

================================================================
== Vivado HLS Report for 'mixer'
================================================================
* Date:           Thu Aug  2 10:17:18 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mixer
* Solution:       mixer
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.35|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   31|   31|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|   2414|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|     54|    5761|   2076|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    166|
|Register         |        -|      -|    3165|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     56|    8926|   4656|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     25|       8|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |mixer_AXILiteS_s_axi_U    |mixer_AXILiteS_s_axi  |        2|      0|  116|  110|
    |mixer_m_V_m_axi_U         |mixer_m_V_m_axi       |        2|      0|  537|  677|
    |mixer_mul_51ns_47bkb_U1   |mixer_mul_51ns_47bkb  |        0|      9|  406|  113|
    |mixer_mul_51ns_48cud_U2   |mixer_mul_51ns_48cud  |        0|      9|  406|  113|
    |mixer_mul_51ns_48cud_U3   |mixer_mul_51ns_48cud  |        0|      9|  406|  113|
    |mixer_mul_51ns_48cud_U4   |mixer_mul_51ns_48cud  |        0|      9|  406|  113|
    |mixer_mul_51ns_48cud_U5   |mixer_mul_51ns_48cud  |        0|      9|  406|  113|
    |mixer_mul_51ns_48cud_U6   |mixer_mul_51ns_48cud  |        0|      9|  406|  113|
    |mixer_sub_97ns_97dEe_U7   |mixer_sub_97ns_97dEe  |        0|      0|  442|  101|
    |mixer_sub_98ns_98eOg_U8   |mixer_sub_98ns_98eOg  |        0|      0|  446|  102|
    |mixer_sub_98ns_98eOg_U9   |mixer_sub_98ns_98eOg  |        0|      0|  446|  102|
    |mixer_sub_98ns_98eOg_U10  |mixer_sub_98ns_98eOg  |        0|      0|  446|  102|
    |mixer_sub_98ns_98eOg_U11  |mixer_sub_98ns_98eOg  |        0|      0|  446|  102|
    |mixer_sub_98ns_98eOg_U12  |mixer_sub_98ns_98eOg  |        0|      0|  446|  102|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        4|     54| 5761| 2076|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |mixer_mul_mul_16ng8j_U14  |mixer_mul_mul_16ng8j  |  i0 * i1  |
    |mixer_mul_mul_16sfYi_U13  |mixer_mul_mul_16sfYi  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_11_1_fu_733_p2         |     +    |      0|  0|  63|          56|          56|
    |p_Val2_11_2_fu_1007_p2        |     +    |      0|  0|  63|          56|          56|
    |p_Val2_11_3_fu_1140_p2        |     +    |      0|  0|  63|          56|          56|
    |p_Val2_11_4_fu_853_p2         |     +    |      0|  0|  63|          56|          56|
    |p_Val2_11_5_fu_1238_p2        |     +    |      0|  0|  63|          56|          56|
    |p_Val2_8_1_fu_561_p2          |     +    |      0|  0|  40|          33|          33|
    |p_Val2_8_2_fu_393_p2          |     +    |      0|  0|  39|          32|          32|
    |p_Val2_8_6_fu_545_p2          |     +    |      0|  0|  40|          33|          33|
    |p_Val2_s_8_fu_899_p2          |     +    |      0|  0|  63|          56|          56|
    |tmp_10_fu_421_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp_19_fu_347_p2              |     +    |      0|  0|  23|          15|          16|
    |tmp_25_fu_480_p2              |     +    |      0|  0|  39|          32|          32|
    |neg_ti1_fu_824_p2             |     -    |      0|  0|  56|           1|          49|
    |neg_ti2_fu_693_p2             |     -    |      0|  0|  56|           1|          49|
    |neg_ti3_fu_973_p2             |     -    |      0|  0|  56|           1|          49|
    |neg_ti4_fu_1053_p2            |     -    |      0|  0|  56|           1|          49|
    |neg_ti9_fu_795_p2             |     -    |      0|  0|  56|           1|          49|
    |neg_ti_fu_1186_p2             |     -    |      0|  0|  56|           1|          49|
    |p_Val2_8_4_fu_529_p2          |     -    |      0|  0|  40|          33|          33|
    |p_Val2_8_8_fu_446_p2          |     -    |      0|  0|  40|          33|          33|
    |p_Val2_8_s_fu_466_p2          |     -    |      0|  0|  40|          33|          33|
    |tmp_28_fu_484_p2              |     -    |      0|  0|  39|          32|          32|
    |tmp_33_fu_505_p2              |     -    |      0|  0|  39|          32|          32|
    |tmp_7_fu_369_p2               |     -    |      0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_01001     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_01001     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage3_11001     |    and   |      0|  0|   8|           1|           1|
    |ap_condition_665              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_675              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_685              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_695              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_705              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_712              |    and   |      0|  0|   8|           1|           1|
    |grp_fu_230_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |grp_fu_236_p2                 |   icmp   |      0|  0|  13|          16|          15|
    |tmp_1_fu_266_p2               |   icmp   |      0|  0|  13|          16|          15|
    |tmp_21_fu_989_p2              |   icmp   |      0|  0|  18|          19|          15|
    |tmp_22_1_fu_830_p2            |   icmp   |      0|  0|  18|          19|          15|
    |tmp_22_2_fu_1122_p2           |   icmp   |      0|  0|  18|          19|          15|
    |tmp_22_3_fu_1220_p2           |   icmp   |      0|  0|  18|          19|          15|
    |tmp_22_4_fu_979_p2            |   icmp   |      0|  0|  18|          19|          15|
    |tmp_22_5_fu_1289_p2           |   icmp   |      0|  0|  18|          19|          15|
    |tmp_2_fu_304_p2               |   icmp   |      0|  0|  13|          16|          15|
    |tmp_fu_261_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001     |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_11001     |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage2_11001     |    or    |      0|  0|   8|           1|           1|
    |tmp_13_fu_300_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp_36_fu_353_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp_3_fu_289_p2               |    or    |      0|  0|   8|           1|           1|
    |tmp_40_fu_1103_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_41_fu_938_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp_42_fu_1208_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_43_fu_1277_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_44_fu_1075_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_45_fu_1310_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_s_fu_249_p2               |    or    |      0|  0|   8|           1|           1|
    |p_Val2_12_1_fu_942_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_12_2_fu_1212_p3        |  select  |      0|  0|  16|           1|          16|
    |p_Val2_12_3_fu_1281_p3        |  select  |      0|  0|  16|           1|          16|
    |p_Val2_12_4_fu_1079_p3        |  select  |      0|  0|  16|           1|          16|
    |p_Val2_12_5_fu_1314_p3        |  select  |      0|  0|  16|           1|          16|
    |p_Val2_1_fu_253_p3            |  select  |      0|  0|  16|           1|          16|
    |p_Val2_5_fu_1107_p3           |  select  |      0|  0|  16|           1|          16|
    |p_Val2_s_fu_293_p3            |  select  |      0|  0|  16|           1|          16|
    |p_regs_in_V_load_1_fu_242_p3  |  select  |      0|  0|  16|           1|          16|
    |p_regs_in_V_load_fu_282_p3    |  select  |      0|  0|  16|           1|          16|
    |phitmp_1_cast_fu_931_p3       |  select  |      0|  0|  15|           1|           1|
    |phitmp_2_cast_fu_1201_p3      |  select  |      0|  0|  15|           1|           1|
    |phitmp_3_cast_fu_1270_p3      |  select  |      0|  0|  15|           1|           1|
    |phitmp_4_cast_fu_1068_p3      |  select  |      0|  0|  15|           1|           1|
    |phitmp_5_cast_fu_1303_p3      |  select  |      0|  0|  15|           1|           1|
    |phitmp_cast_fu_1096_p3        |  select  |      0|  0|  15|           1|           1|
    |tmp_11_fu_886_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_22_fu_720_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_26_fu_994_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_29_fu_1127_p3             |  select  |      0|  0|  49|           1|          49|
    |tmp_31_fu_840_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_34_fu_1225_p3             |  select  |      0|  0|  49|           1|          49|
    |tmp_37_fu_309_p3              |  select  |      0|  0|  16|           1|          16|
    |tmp_38_fu_316_p3              |  select  |      0|  0|  16|           1|          16|
    |tmp_51_fu_817_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_52_fu_375_p3              |  select  |      0|  0|  16|           1|          16|
    |tmp_57_fu_686_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_61_fu_966_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_65_fu_1046_p3             |  select  |      0|  0|  49|           1|          49|
    |tmp_69_fu_788_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_73_fu_1179_p3             |  select  |      0|  0|  49|           1|          49|
    |ap_enable_pp0                 |    xor   |      0|  0|   8|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|2414|         931|        1996|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter0     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5     |   9|          2|    1|          2|
    |ap_sig_ioackin_m_V_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_V_WREADY   |   9|          2|    1|          2|
    |m_V_WDATA                   |  38|          7|   16|        112|
    |m_V_blk_n_AW                |   9|          2|    1|          2|
    |m_V_blk_n_B                 |   9|          2|    1|          2|
    |m_V_blk_n_W                 |   9|          2|    1|          2|
    |regs_in_V_address0          |  27|          5|    2|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 166|         33|   26|        143|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_reg_ioackin_m_V_AWREADY        |   1|   0|    1|          0|
    |ap_reg_ioackin_m_V_WREADY         |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_46_reg_1518  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_52_reg_1451  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_74_reg_1466  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_78_reg_1554  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_82_reg_1565  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_86_reg_1500  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_90_reg_1576  |   1|   0|    1|          0|
    |mul1_reg_1617                     |  98|   0|   98|          0|
    |mul2_reg_1592                     |  97|   0|   97|          0|
    |mul3_reg_1607                     |  98|   0|   98|          0|
    |mul4_reg_1642                     |  98|   0|   98|          0|
    |mul5_reg_1687                     |  98|   0|   98|          0|
    |mul_reg_1743                      |  98|   0|   98|          0|
    |neg_mul1_reg_1657                 |  98|   0|   98|          0|
    |neg_mul2_reg_1627                 |  97|   0|   97|          0|
    |neg_mul3_reg_1722                 |  98|   0|   98|          0|
    |neg_mul4_reg_1652                 |  98|   0|   98|          0|
    |neg_mul5_reg_1784                 |  98|   0|   98|          0|
    |neg_mul_reg_1830                  |  98|   0|   98|          0|
    |neg_ti1_reg_1712                  |  49|   0|   49|          0|
    |neg_ti2_reg_1637                  |  49|   0|   49|          0|
    |neg_ti3_reg_1779                  |  49|   0|   49|          0|
    |neg_ti4_reg_1820                  |  49|   0|   49|          0|
    |neg_ti9_reg_1702                  |  49|   0|   49|          0|
    |neg_ti_reg_1877                   |  49|   0|   49|          0|
    |p_Val2_11_1_reg_1671              |  56|   0|   56|          0|
    |p_Val2_11_2_reg_1799              |  56|   0|   56|          0|
    |p_Val2_11_3_reg_1856              |  56|   0|   56|          0|
    |p_Val2_11_4_reg_1727              |  56|   0|   56|          0|
    |p_Val2_11_5_reg_1892              |  56|   0|   56|          0|
    |p_Val2_12_1_reg_1769              |  16|   0|   16|          0|
    |p_Val2_12_2_reg_1882              |  16|   0|   16|          0|
    |p_Val2_12_3_reg_1908              |  16|   0|   16|          0|
    |p_Val2_12_4_reg_1825              |  16|   0|   16|          0|
    |p_Val2_12_5_reg_1918              |  16|   0|   16|          0|
    |p_Val2_1_reg_1366                 |  16|   0|   16|          0|
    |p_Val2_4_cast_reg_1472            |  18|   0|   32|         14|
    |p_Val2_5_reg_1835                 |  16|   0|   16|          0|
    |p_Val2_8_1_reg_1571               |  33|   0|   33|          0|
    |p_Val2_8_2_reg_1461               |  17|   0|   32|         15|
    |p_Val2_8_4_reg_1549               |  33|   0|   33|          0|
    |p_Val2_8_6_reg_1560               |  33|   0|   33|          0|
    |p_Val2_8_8_reg_1495               |  18|   0|   33|         15|
    |p_Val2_8_s_reg_1513               |  33|   0|   33|          0|
    |p_Val2_s_8_reg_1753               |  56|   0|   56|          0|
    |p_Val2_s_reg_1419                 |  16|   0|   16|          0|
    |p_shl_cast2_reg_1506              |  18|   0|   33|         15|
    |p_shl_reg_1441                    |  16|   0|   31|         15|
    |reg_226                           |  16|   0|   16|          0|
    |regs_in_V_load_3_reg_1398         |  16|   0|   16|          0|
    |regs_in_V_load_reg_1343           |  16|   0|   16|          0|
    |scaled_power_V_1_reg_1676         |  19|   0|   19|          0|
    |scaled_power_V_2_reg_1804         |  19|   0|   19|          0|
    |scaled_power_V_3_reg_1861         |  19|   0|   19|          0|
    |scaled_power_V_4_reg_1732         |  19|   0|   19|          0|
    |scaled_power_V_5_reg_1897         |  19|   0|   19|          0|
    |scaled_power_V_reg_1758           |  19|   0|   19|          0|
    |tmp_10_reg_1479                   |  32|   0|   32|          0|
    |tmp_16_cast_reg_1662              |  16|   0|   56|         40|
    |tmp_17_reg_1405                   |   1|   0|    1|          0|
    |tmp_1_reg_1382                    |   1|   0|    1|          0|
    |tmp_20_reg_1456                   |  16|   0|   31|         15|
    |tmp_21_reg_1794                   |   1|   0|    1|          0|
    |tmp_22_1_reg_1717                 |   1|   0|    1|          0|
    |tmp_22_2_reg_1851                 |   1|   0|    1|          0|
    |tmp_22_3_reg_1887                 |   1|   0|    1|          0|
    |tmp_22_4_reg_1789                 |   1|   0|    1|          0|
    |tmp_22_5_reg_1913                 |   1|   0|    1|          0|
    |tmp_24_reg_1489                   |  32|   0|   32|          0|
    |tmp_25_reg_1524                   |  32|   0|   32|          0|
    |tmp_28_reg_1529                   |  32|   0|   32|          0|
    |tmp_2_reg_1425                    |   1|   0|    1|          0|
    |tmp_33_reg_1539                   |  32|   0|   32|          0|
    |tmp_38_reg_1430                   |  16|   0|   16|          0|
    |tmp_3_cast_reg_1413               |  32|   0|   32|          0|
    |tmp_46_reg_1518                   |   1|   0|    1|          0|
    |tmp_49_reg_1622                   |  32|   0|   32|          0|
    |tmp_4_reg_1350                    |   1|   0|    1|          0|
    |tmp_50_reg_1707                   |  49|   0|   49|          0|
    |tmp_52_reg_1451                   |  16|   0|   16|          0|
    |tmp_53_reg_1763                   |   1|   0|    1|          0|
    |tmp_56_reg_1632                   |  49|   0|   49|          0|
    |tmp_5_reg_1356                    |   1|   0|    1|          0|
    |tmp_60_reg_1774                   |  49|   0|   49|          0|
    |tmp_64_reg_1815                   |  49|   0|   49|          0|
    |tmp_68_reg_1697                   |  49|   0|   49|          0|
    |tmp_6_reg_1435                    |  32|   0|   32|          0|
    |tmp_72_reg_1872                   |  49|   0|   49|          0|
    |tmp_74_reg_1466                   |   1|   0|    1|          0|
    |tmp_76_reg_1597                   |  31|   0|   31|          0|
    |tmp_77_reg_1681                   |   1|   0|    1|          0|
    |tmp_78_reg_1554                   |   1|   0|    1|          0|
    |tmp_7_reg_1446                    |  17|   0|   32|         15|
    |tmp_80_reg_1647                   |  32|   0|   32|          0|
    |tmp_81_reg_1809                   |   1|   0|    1|          0|
    |tmp_82_reg_1565                   |   1|   0|    1|          0|
    |tmp_84_reg_1692                   |  32|   0|   32|          0|
    |tmp_85_reg_1866                   |   1|   0|    1|          0|
    |tmp_86_reg_1500                   |   1|   0|    1|          0|
    |tmp_88_reg_1612                   |  32|   0|   32|          0|
    |tmp_89_reg_1737                   |   1|   0|    1|          0|
    |tmp_8_reg_1387                    |   1|   0|    1|          0|
    |tmp_90_reg_1576                   |   1|   0|    1|          0|
    |tmp_92_reg_1748                   |  32|   0|   32|          0|
    |tmp_93_reg_1902                   |   1|   0|    1|          0|
    |tmp_9_reg_1393                    |   1|   0|    1|          0|
    |tmp_reg_1376                      |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3165|   0| 3309|        144|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     mixer    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     mixer    | return value |
|interrupt               | out |    1| ap_ctrl_hs |     mixer    | return value |
|m_axi_m_V_AWVALID       | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWREADY       |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWADDR        | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWID          | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWLEN         | out |    8|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWSIZE        | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWBURST       | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWLOCK        | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWCACHE       | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWPROT        | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWQOS         | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWREGION      | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWUSER        | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WVALID        | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WREADY        |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WDATA         | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WSTRB         | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WLAST         | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WID           | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WUSER         | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARVALID       | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARREADY       |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARADDR        | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARID          | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARLEN         | out |    8|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARSIZE        | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARBURST       | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARLOCK        | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARCACHE       | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARPROT        | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARQOS         | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARREGION      | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARUSER        | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RVALID        |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RREADY        | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RDATA         |  in |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RLAST         |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RID           |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RUSER         |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RRESP         |  in |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BVALID        |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BREADY        | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BRESP         |  in |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BID           |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BUSER         |  in |    1|    m_axi   |      m_V     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 6, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%regs_in_V_addr_1 = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 1" [mixer.cpp:83]
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%regs_in_V_load_1 = load i16* %regs_in_V_addr_1, align 2" [mixer.cpp:83]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%regs_in_V_addr = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 0"
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%regs_in_V_load = load i16* %regs_in_V_addr, align 2" [mixer.cpp:82]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%regs_in_V_load_1 = load i16* %regs_in_V_addr_1, align 2" [mixer.cpp:83]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 3> : 2.43ns
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%regs_in_V_load = load i16* %regs_in_V_addr, align 2" [mixer.cpp:82]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 39 [1/1] (2.42ns)   --->   "%tmp_4 = icmp slt i16 %regs_in_V_load_1, -32441" [mixer.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.42ns)   --->   "%tmp_5 = icmp sgt i16 %regs_in_V_load_1, 32440" [mixer.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%regs_in_V_addr_2 = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 2" [mixer.cpp:84]
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%regs_in_V_load_2 = load i16* %regs_in_V_addr_2, align 2" [mixer.cpp:84]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%p_regs_in_V_load_1 = select i1 %tmp_4, i16 -32441, i16 32440" [mixer.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%tmp_s = or i1 %tmp_4, %tmp_5" [mixer.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_1 = select i1 %tmp_s, i16 %p_regs_in_V_load_1, i16 %regs_in_V_load_1" [mixer.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (2.32ns)   --->   "%regs_in_V_load_2 = load i16* %regs_in_V_addr_2, align 2" [mixer.cpp:84]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%regs_in_V_addr_3 = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 3" [mixer.cpp:85]
ST_4 : Operation 48 [2/2] (2.32ns)   --->   "%regs_in_V_load_3 = load i16* %regs_in_V_addr_3, align 2" [mixer.cpp:85]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 5> : 3.89ns
ST_5 : Operation 49 [1/1] (2.42ns)   --->   "%tmp = icmp slt i16 %regs_in_V_load, -32441" [mixer.cpp:82]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (2.42ns)   --->   "%tmp_1 = icmp sgt i16 %regs_in_V_load, 32440" [mixer.cpp:82]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.42ns)   --->   "%tmp_8 = icmp slt i16 %regs_in_V_load_2, -32441" [mixer.cpp:84]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (2.42ns)   --->   "%tmp_9 = icmp sgt i16 %regs_in_V_load_2, 32440" [mixer.cpp:84]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/2] (2.32ns)   --->   "%regs_in_V_load_3 = load i16* %regs_in_V_addr_3, align 2" [mixer.cpp:85]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load_3, i32 15)" [mixer.cpp:85]
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i16 %p_Val2_1 to i32" [mixer.cpp:100]
ST_5 : Operation 56 [3/3] (3.89ns)   --->   "%tmp_6 = mul i32 -18919, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 6> : 3.89ns
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_regs_in_V_load = select i1 %tmp, i16 -32441, i16 32440" [mixer.cpp:82]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_3 = or i1 %tmp, %tmp_1" [mixer.cpp:82]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %tmp_3, i16 %p_regs_in_V_load, i16 %regs_in_V_load" [mixer.cpp:82]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_13 = or i1 %tmp_8, %tmp_9" [mixer.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.42ns)   --->   "%tmp_2 = icmp sgt i16 %regs_in_V_load_3, 32440" [mixer.cpp:85]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [2/3] (3.89ns)   --->   "%tmp_6 = mul i32 -18919, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_37 = select i1 %tmp_8, i16 -32441, i16 32440" [mixer.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_38 = select i1 %tmp_13, i16 %tmp_37, i16 %regs_in_V_load_2" [mixer.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [3/3] (3.89ns)   --->   "%tmp_24 = mul i32 18918, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 7> : 3.89ns
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load_3, i32 15)" [mixer.cpp:85]
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_18 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i6.i1.i1.i1.i2.i1.i3(i1 %tmp_17, i6 0, i1 %tmp_17, i1 false, i1 %tmp_17, i2 0, i1 %tmp_17, i3 0)" [mixer.cpp:85]
ST_7 : Operation 68 [1/1] (2.07ns)   --->   "%tmp_19 = add i16 32440, %tmp_18" [mixer.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_36 = or i1 %tmp_15, %tmp_2" [mixer.cpp:85]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/3] (0.00ns)   --->   "%tmp_6 = mul i32 -18919, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_38, i15 0)" [mixer.cpp:100]
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i31 %p_shl to i32" [mixer.cpp:100]
ST_7 : Operation 73 [1/1] (2.52ns)   --->   "%tmp_7 = sub i32 0, %p_shl_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_52 = select i1 %tmp_36, i16 %tmp_19, i16 %regs_in_V_load_3" [mixer.cpp:85]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_20 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %p_Val2_s, i15 0)" [mixer.cpp:100]
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_20_cast1 = sext i31 %tmp_20 to i32" [mixer.cpp:100]
ST_7 : Operation 77 [1/1] (2.52ns)   --->   "%p_Val2_8_2 = add i32 %p_shl_cast, %tmp_20_cast1" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_8_2, i32 31)" [mixer.cpp:100]
ST_7 : Operation 79 [2/3] (3.89ns)   --->   "%tmp_24 = mul i32 18918, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 8> : 4.35ns
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %p_Val2_s, i14 0)" [mixer.cpp:100]
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_4_cast = sext i30 %p_Val2_4 to i32" [mixer.cpp:100]
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i32 %tmp_7 to i33" [mixer.cpp:100]
ST_8 : Operation 83 [1/1] (2.55ns)   --->   "%tmp_10 = add i32 %tmp_6, %p_Val2_4_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i31 %tmp_20 to i33" [mixer.cpp:100]
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_54 = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %p_Val2_8_2, i15 0)" [mixer.cpp:100]
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext3_cast = sext i47 %tmp_54 to i97" [mixer.cpp:100]
ST_8 : Operation 87 [6/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/3] (0.00ns)   --->   "%tmp_24 = mul i32 18918, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (2.55ns)   --->   "%p_Val2_8_8 = sub i33 %tmp_7_cast, %tmp_20_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8_8, i32 32)" [mixer.cpp:100]

 <State 9> : 4.35ns
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl_cast2 = sext i31 %p_shl to i33" [mixer.cpp:100]
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i32 %tmp_10 to i33" [mixer.cpp:100]
ST_9 : Operation 93 [1/1] (2.55ns)   --->   "%p_Val2_8_s = sub i33 %tmp_10_cast, %p_shl_cast2" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8_s, i32 32)" [mixer.cpp:100]
ST_9 : Operation 95 [5/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (2.55ns)   --->   "%tmp_25 = add i32 %p_Val2_4_cast, %tmp_24" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (2.55ns)   --->   "%tmp_28 = sub i32 %tmp_6, %p_Val2_4_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_66 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %p_Val2_8_8, i15 0)" [mixer.cpp:100]
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%sext2_cast = sext i48 %tmp_66 to i98" [mixer.cpp:100]
ST_9 : Operation 100 [6/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (2.55ns)   --->   "%tmp_33 = sub i32 %tmp_24, %p_Val2_4_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.35ns
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_39 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %p_Val2_8_s, i15 0)" [mixer.cpp:100]
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%sext1_cast = sext i48 %tmp_39 to i98" [mixer.cpp:100]
ST_10 : Operation 104 [6/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [4/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i32 %tmp_25 to i33" [mixer.cpp:100]
ST_10 : Operation 107 [1/1] (2.55ns)   --->   "%p_Val2_8_4 = sub i33 %tmp_25_cast, %p_shl_cast2" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8_4, i32 32)" [mixer.cpp:100]
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i32 %tmp_28 to i33" [mixer.cpp:100]
ST_10 : Operation 110 [1/1] (2.55ns)   --->   "%p_Val2_8_6 = add i33 %p_shl_cast2, %tmp_28_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8_6, i32 32)" [mixer.cpp:100]
ST_10 : Operation 112 [5/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i32 %tmp_33 to i33" [mixer.cpp:100]
ST_10 : Operation 114 [1/1] (2.55ns)   --->   "%p_Val2_8_1 = add i33 %p_shl_cast2, %tmp_33_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8_1, i32 32)" [mixer.cpp:100]

 <State 11> : 4.35ns
ST_11 : Operation 116 [5/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [3/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_58 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %p_Val2_8_4, i15 0)" [mixer.cpp:100]
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%sext4_cast = sext i48 %tmp_58 to i98" [mixer.cpp:100]
ST_11 : Operation 120 [6/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [4/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.35ns
ST_12 : Operation 122 [4/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [2/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [5/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_62 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %p_Val2_8_6, i15 0)" [mixer.cpp:100]
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%sext5_cast = sext i48 %tmp_62 to i98" [mixer.cpp:100]
ST_12 : Operation 127 [6/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [3/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.35ns
ST_13 : Operation 129 [3/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_76 = call i31 @_ssdm_op_PartSelect.i31.i97.i32.i32(i97 %mul2, i32 66, i32 96)" [mixer.cpp:100]
ST_13 : Operation 132 [4/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [5/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [2/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_70 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %p_Val2_8_1, i15 0)" [mixer.cpp:100]
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%sext_cast = sext i48 %tmp_70 to i98" [mixer.cpp:100]
ST_13 : Operation 137 [6/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 4.35ns
ST_14 : Operation 138 [2/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [2/2] (3.10ns)   --->   "%neg_mul2 = sub i97 0, %mul2" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [3/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [4/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %mul3, i32 66, i32 97)" [mixer.cpp:100]
ST_14 : Operation 144 [5/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 4.35ns
ST_15 : Operation 145 [1/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %mul1, i32 66, i32 97)" [mixer.cpp:100]
ST_15 : Operation 147 [1/2] (3.10ns)   --->   "%neg_mul2 = sub i97 0, %mul2" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [2/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [3/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [2/2] (3.12ns)   --->   "%neg_mul4 = sub i98 0, %mul3" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [4/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 4.35ns
ST_16 : Operation 152 [2/2] (3.12ns)   --->   "%neg_mul1 = sub i98 0, %mul1" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_75 = call i31 @_ssdm_op_PartSelect.i31.i97.i32.i32(i97 %neg_mul2, i32 66, i32 96)" [mixer.cpp:100]
ST_16 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_55 = sext i31 %tmp_75 to i49" [mixer.cpp:100]
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_56 = sext i31 %tmp_76 to i49" [mixer.cpp:100]
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_57 = select i1 %tmp_74, i49 %tmp_55, i49 %tmp_56" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (2.52ns) (out node of the LUT)   --->   "%neg_ti2 = sub i49 0, %tmp_57" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %mul4, i32 66, i32 97)" [mixer.cpp:100]
ST_16 : Operation 160 [2/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/2] (3.12ns)   --->   "%neg_mul4 = sub i98 0, %mul3" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [3/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 4.35ns
ST_17 : Operation 163 [1/2] (3.12ns)   --->   "%neg_mul1 = sub i98 0, %mul1" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_16 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_52, i15 0)" [mixer.cpp:100]
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i31 %tmp_16 to i56" [mixer.cpp:100]
ST_17 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_1)   --->   "%tmp_22 = select i1 %tmp_74, i49 %neg_ti2, i49 %tmp_56" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_1)   --->   "%tmp_15_1 = sext i49 %tmp_22 to i55" [mixer.cpp:100]
ST_17 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_1)   --->   "%tmp_186_1_cast = zext i55 %tmp_15_1 to i56" [mixer.cpp:100]
ST_17 : Operation 169 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_11_1 = add i56 %tmp_16_cast, %tmp_186_1_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%scaled_power_V_1 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_11_1, i32 15, i32 33)" [mixer.cpp:100]
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_11_1, i32 33)" [mixer.cpp:101]
ST_17 : Operation 172 [2/2] (3.12ns)   --->   "%neg_mul3 = sub i98 0, %mul4" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %mul5, i32 66, i32 97)" [mixer.cpp:100]
ST_17 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_87 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %neg_mul4, i32 66, i32 97)" [mixer.cpp:100]
ST_17 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_67 = sext i32 %tmp_87 to i49" [mixer.cpp:100]
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_68 = sext i32 %tmp_88 to i49" [mixer.cpp:100]
ST_17 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_69 = select i1 %tmp_86, i49 %tmp_67, i49 %tmp_68" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (2.55ns) (out node of the LUT)   --->   "%neg_ti9 = sub i49 0, %tmp_69" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 4.35ns
ST_18 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %neg_mul1, i32 66, i32 97)" [mixer.cpp:100]
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_48 = sext i32 %tmp_47 to i49" [mixer.cpp:100]
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_50 = sext i32 %tmp_49 to i49" [mixer.cpp:100]
ST_18 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_51 = select i1 %tmp_46, i49 %tmp_48, i49 %tmp_50" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (2.55ns) (out node of the LUT)   --->   "%neg_ti1 = sub i49 0, %tmp_51" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (2.43ns)   --->   "%tmp_22_1 = icmp sgt i19 %scaled_power_V_1, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [1/2] (3.12ns)   --->   "%neg_mul3 = sub i98 0, %mul4" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [2/2] (3.12ns)   --->   "%neg_mul5 = sub i98 0, %mul5" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_4)   --->   "%tmp_31 = select i1 %tmp_86, i49 %neg_ti9, i49 %tmp_68" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_4)   --->   "%tmp_15_4 = sext i49 %tmp_31 to i55" [mixer.cpp:100]
ST_18 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_4)   --->   "%tmp_186_4_cast = zext i55 %tmp_15_4 to i56" [mixer.cpp:100]
ST_18 : Operation 192 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_11_4 = add i56 %tmp_16_cast, %tmp_186_4_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%scaled_power_V_4 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_11_4, i32 15, i32 33)" [mixer.cpp:100]
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_11_4, i32 33)" [mixer.cpp:101]
ST_18 : Operation 195 [1/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %mul, i32 66, i32 97)" [mixer.cpp:100]

 <State 19> : 3.29ns
ST_19 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_8)   --->   "%tmp_11 = select i1 %tmp_46, i49 %neg_ti1, i49 %tmp_50" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_8)   --->   "%tmp_14 = sext i49 %tmp_11 to i55" [mixer.cpp:100]
ST_19 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_8)   --->   "%tmp_17_cast = zext i55 %tmp_14 to i56" [mixer.cpp:100]
ST_19 : Operation 200 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_s_8 = add i56 %tmp_16_cast, %tmp_17_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%scaled_power_V = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_s_8, i32 15, i32 33)" [mixer.cpp:100]
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_s_8, i32 33)" [mixer.cpp:101]
ST_19 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_1)   --->   "%tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_11_1, i32 15, i32 30)" [mixer.cpp:101]
ST_19 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_1)   --->   "%phitmp_1_cast = select i1 %tmp_77, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_1)   --->   "%tmp_41 = or i1 %tmp_77, %tmp_22_1" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_12_1 = select i1 %tmp_41, i16 %phitmp_1_cast, i16 %tmp_23" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_79 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %neg_mul3, i32 66, i32 97)" [mixer.cpp:100]
ST_19 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_59 = sext i32 %tmp_79 to i49" [mixer.cpp:100]
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_60 = sext i32 %tmp_80 to i49" [mixer.cpp:100]
ST_19 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_61 = select i1 %tmp_78, i49 %tmp_59, i49 %tmp_60" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (2.55ns) (out node of the LUT)   --->   "%neg_ti3 = sub i49 0, %tmp_61" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [1/2] (3.12ns)   --->   "%neg_mul5 = sub i98 0, %mul5" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/1] (2.43ns)   --->   "%tmp_22_4 = icmp sgt i19 %scaled_power_V_4, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [2/2] (3.12ns)   --->   "%neg_mul = sub i98 0, %mul" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.29ns
ST_20 : Operation 215 [1/1] (2.43ns)   --->   "%tmp_21 = icmp sgt i19 %scaled_power_V, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_2)   --->   "%tmp_26 = select i1 %tmp_78, i49 %neg_ti3, i49 %tmp_60" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_2)   --->   "%tmp_15_2 = sext i49 %tmp_26 to i55" [mixer.cpp:100]
ST_20 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_2)   --->   "%tmp_186_2_cast = zext i55 %tmp_15_2 to i56" [mixer.cpp:100]
ST_20 : Operation 219 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_11_2 = add i56 %tmp_16_cast, %tmp_186_2_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%scaled_power_V_2 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_11_2, i32 15, i32 33)" [mixer.cpp:100]
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_11_2, i32 33)" [mixer.cpp:101]
ST_20 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_83 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %neg_mul5, i32 66, i32 97)" [mixer.cpp:100]
ST_20 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_63 = sext i32 %tmp_83 to i49" [mixer.cpp:100]
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_64 = sext i32 %tmp_84 to i49" [mixer.cpp:100]
ST_20 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_65 = select i1 %tmp_82, i49 %tmp_63, i49 %tmp_64" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (2.55ns) (out node of the LUT)   --->   "%neg_ti4 = sub i49 0, %tmp_65" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_4)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_11_4, i32 15, i32 30)" [mixer.cpp:101]
ST_20 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_4)   --->   "%phitmp_4_cast = select i1 %tmp_89, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_4)   --->   "%tmp_44 = or i1 %tmp_89, %tmp_22_4" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 230 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_12_4 = select i1 %tmp_44, i16 %phitmp_4_cast, i16 %tmp_32" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 231 [1/2] (3.12ns)   --->   "%neg_mul = sub i98 0, %mul" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 3.50ns
ST_21 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_12 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_s_8, i32 15, i32 30)" [mixer.cpp:101]
ST_21 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%phitmp_cast = select i1 %tmp_53, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_40 = or i1 %tmp_53, %tmp_21" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %tmp_40, i16 %phitmp_cast, i16 %tmp_12" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr i16* %m_V, i64 536872984"
ST_21 : Operation 237 [1/1] (3.50ns)   --->   "%m_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %m_V_addr, i32 6)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 238 [1/1] (2.43ns)   --->   "%tmp_22_2 = icmp sgt i19 %scaled_power_V_2, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_3)   --->   "%tmp_29 = select i1 %tmp_82, i49 %neg_ti4, i49 %tmp_64" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_3)   --->   "%tmp_15_3 = sext i49 %tmp_29 to i55" [mixer.cpp:100]
ST_21 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_3)   --->   "%tmp_186_3_cast = zext i55 %tmp_15_3 to i56" [mixer.cpp:100]
ST_21 : Operation 242 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_11_3 = add i56 %tmp_16_cast, %tmp_186_3_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%scaled_power_V_3 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_11_3, i32 15, i32 33)" [mixer.cpp:100]
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_11_3, i32 33)" [mixer.cpp:101]
ST_21 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_91 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %neg_mul, i32 66, i32 97)" [mixer.cpp:100]
ST_21 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_71 = sext i32 %tmp_91 to i49" [mixer.cpp:100]
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_72 = sext i32 %tmp_92 to i49" [mixer.cpp:100]
ST_21 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_73 = select i1 %tmp_90, i49 %tmp_71, i49 %tmp_72" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 249 [1/1] (2.55ns) (out node of the LUT)   --->   "%neg_ti = sub i49 0, %tmp_73" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 3.50ns
ST_22 : Operation 250 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_5, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_2)   --->   "%tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_11_2, i32 15, i32 30)" [mixer.cpp:101]
ST_22 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_2)   --->   "%phitmp_2_cast = select i1 %tmp_81, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_2)   --->   "%tmp_42 = or i1 %tmp_81, %tmp_22_2" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_12_2 = select i1 %tmp_42, i16 %phitmp_2_cast, i16 %tmp_27" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 255 [1/1] (2.43ns)   --->   "%tmp_22_3 = icmp sgt i19 %scaled_power_V_3, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_5)   --->   "%tmp_34 = select i1 %tmp_90, i49 %neg_ti, i49 %tmp_72" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_5)   --->   "%tmp_15_5 = sext i49 %tmp_34 to i55" [mixer.cpp:100]
ST_22 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_5)   --->   "%tmp_186_5_cast = zext i55 %tmp_15_5 to i56" [mixer.cpp:100]
ST_22 : Operation 259 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_11_5 = add i56 %tmp_16_cast, %tmp_186_5_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%scaled_power_V_5 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_11_5, i32 15, i32 33)" [mixer.cpp:100]
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_11_5, i32 33)" [mixer.cpp:101]

 <State 23> : 3.50ns
ST_23 : Operation 262 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_12_1, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_3)   --->   "%tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_11_3, i32 15, i32 30)" [mixer.cpp:101]
ST_23 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_3)   --->   "%phitmp_3_cast = select i1 %tmp_85, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_3)   --->   "%tmp_43 = or i1 %tmp_85, %tmp_22_3" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_12_3 = select i1 %tmp_43, i16 %phitmp_3_cast, i16 %tmp_30" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (2.43ns)   --->   "%tmp_22_5 = icmp sgt i19 %scaled_power_V_5, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 3.50ns
ST_24 : Operation 268 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_12_2, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_5)   --->   "%tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_11_5, i32 15, i32 30)" [mixer.cpp:101]
ST_24 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_5)   --->   "%phitmp_5_cast = select i1 %tmp_93, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_5)   --->   "%tmp_45 = or i1 %tmp_93, %tmp_22_5" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 272 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_12_5 = select i1 %tmp_45, i16 %phitmp_5_cast, i16 %tmp_35" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 25> : 3.50ns
ST_25 : Operation 273 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_12_3, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 274 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_12_4, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 275 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_12_5, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 276 [5/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 277 [4/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 278 [3/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 279 [2/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 3.50ns
ST_32 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i16]* %regs_in_V), !map !84"
ST_32 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %m_V), !map !90"
ST_32 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @mixer_str) nounwind"
ST_32 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer.cpp:77]
ST_32 : Operation 284 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i16]* %regs_in_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_32 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i16]* %regs_in_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"
ST_32 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %m_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_32 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mixer.cpp:80]
ST_32 : Operation 288 [1/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 289 [1/1] (0.00ns)   --->   "ret void" [mixer.cpp:103]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ regs_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
regs_in_V_addr_1   (getelementptr ) [ 001000000000000000000000000000000]
regs_in_V_addr     (getelementptr ) [ 000100000000000000000000000000000]
regs_in_V_load_1   (load          ) [ 000110000000000000000000000000000]
regs_in_V_load     (load          ) [ 000011100000000000000000000000000]
tmp_4              (icmp          ) [ 000010000000000000000000000000000]
tmp_5              (icmp          ) [ 000010000000000000000000000000000]
regs_in_V_addr_2   (getelementptr ) [ 000010000000000000000000000000000]
p_regs_in_V_load_1 (select        ) [ 000000000000000000000000000000000]
tmp_s              (or            ) [ 000000000000000000000000000000000]
p_Val2_1           (select        ) [ 000001000000000000000000000000000]
regs_in_V_load_2   (load          ) [ 000001100000000000000000000000000]
regs_in_V_addr_3   (getelementptr ) [ 000001000000000000000000000000000]
tmp                (icmp          ) [ 000000100000000000000000000000000]
tmp_1              (icmp          ) [ 000000100000000000000000000000000]
tmp_8              (icmp          ) [ 000000100000000000000000000000000]
tmp_9              (icmp          ) [ 000000100000000000000000000000000]
regs_in_V_load_3   (load          ) [ 010000110000000000000000000000000]
tmp_17             (bitselect     ) [ 010000110000000000000000000000000]
tmp_3_cast         (sext          ) [ 011000111000000000000000000000000]
p_regs_in_V_load   (select        ) [ 000000000000000000000000000000000]
tmp_3              (or            ) [ 000000000000000000000000000000000]
p_Val2_s           (select        ) [ 011000011000000000000000000000000]
tmp_13             (or            ) [ 000000000000000000000000000000000]
tmp_2              (icmp          ) [ 010000010000000000000000000000000]
tmp_37             (select        ) [ 000000000000000000000000000000000]
tmp_38             (select        ) [ 010000010000000000000000000000000]
tmp_15             (bitselect     ) [ 000000000000000000000000000000000]
tmp_18             (bitconcatenate) [ 000000000000000000000000000000000]
tmp_19             (add           ) [ 000000000000000000000000000000000]
tmp_36             (or            ) [ 000000000000000000000000000000000]
tmp_6              (mul           ) [ 001100001100000000000000000000000]
p_shl              (bitconcatenate) [ 001100001100000000000000000000000]
p_shl_cast         (sext          ) [ 000000000000000000000000000000000]
tmp_7              (sub           ) [ 001000001000000000000000000000000]
tmp_52             (select        ) [ 011111101111111111000000000000000]
tmp_20             (bitconcatenate) [ 001000001000000000000000000000000]
tmp_20_cast1       (sext          ) [ 000000000000000000000000000000000]
p_Val2_8_2         (add           ) [ 001000001000000000000000000000000]
tmp_74             (bitselect     ) [ 011111101111111111000000000000000]
p_Val2_4           (bitconcatenate) [ 000000000000000000000000000000000]
p_Val2_4_cast      (sext          ) [ 000100000100000000000000000000000]
tmp_7_cast         (sext          ) [ 000000000000000000000000000000000]
tmp_10             (add           ) [ 000100000100000000000000000000000]
tmp_20_cast        (sext          ) [ 000000000000000000000000000000000]
tmp_54             (bitconcatenate) [ 000000000000000000000000000000000]
sext3_cast         (sext          ) [ 010111100111110000000000000000000]
tmp_24             (mul           ) [ 000100000100000000000000000000000]
p_Val2_8_8         (sub           ) [ 000100000100000000000000000000000]
tmp_86             (bitselect     ) [ 011111100111111111100000000000000]
p_shl_cast2        (sext          ) [ 000010000010000000000000000000000]
tmp_10_cast        (sext          ) [ 000000000000000000000000000000000]
p_Val2_8_s         (sub           ) [ 000010000010000000000000000000000]
tmp_46             (bitselect     ) [ 011111100011111111110000000000000]
tmp_25             (add           ) [ 000010000010000000000000000000000]
tmp_28             (sub           ) [ 000010000010000000000000000000000]
tmp_66             (bitconcatenate) [ 000000000000000000000000000000000]
sext2_cast         (sext          ) [ 011011100011111000000000000000000]
tmp_33             (sub           ) [ 000010000010000000000000000000000]
tmp_39             (bitconcatenate) [ 000000000000000000000000000000000]
sext1_cast         (sext          ) [ 011101100001111100000000000000000]
tmp_25_cast        (sext          ) [ 000000000000000000000000000000000]
p_Val2_8_4         (sub           ) [ 000001000001000000000000000000000]
tmp_78             (bitselect     ) [ 011111100001111111111000000000000]
tmp_28_cast        (sext          ) [ 000000000000000000000000000000000]
p_Val2_8_6         (add           ) [ 000001100001100000000000000000000]
tmp_82             (bitselect     ) [ 011111100001111111111100000000000]
tmp_33_cast        (sext          ) [ 000000000000000000000000000000000]
p_Val2_8_1         (add           ) [ 010001100001110000000000000000000]
tmp_90             (bitselect     ) [ 011111100001111111111110000000000]
tmp_58             (bitconcatenate) [ 000000000000000000000000000000000]
sext4_cast         (sext          ) [ 011110100000111110000000000000000]
tmp_62             (bitconcatenate) [ 000000000000000000000000000000000]
sext5_cast         (sext          ) [ 011111000000011111000000000000000]
mul2               (mul           ) [ 001100000000001100000000000000000]
tmp_76             (partselect    ) [ 001110000000001110000000000000000]
tmp_70             (bitconcatenate) [ 000000000000000000000000000000000]
sext_cast          (sext          ) [ 001111100000001111100000000000000]
mul3               (mul           ) [ 000110000000000110000000000000000]
tmp_88             (partselect    ) [ 000111000000000111000000000000000]
mul1               (mul           ) [ 000011000000000011000000000000000]
tmp_49             (partselect    ) [ 000011100000000011100000000000000]
neg_mul2           (sub           ) [ 000010000000000010000000000000000]
tmp_75             (partselect    ) [ 000000000000000000000000000000000]
tmp_55             (sext          ) [ 000000000000000000000000000000000]
tmp_56             (sext          ) [ 000001000000000001000000000000000]
tmp_57             (select        ) [ 000000000000000000000000000000000]
neg_ti2            (sub           ) [ 000001000000000001000000000000000]
mul4               (mul           ) [ 000001100000000001100000000000000]
tmp_80             (partselect    ) [ 010001100000000001110000000000000]
neg_mul4           (sub           ) [ 000001000000000001000000000000000]
neg_mul1           (sub           ) [ 000000100000000000100000000000000]
tmp_16             (bitconcatenate) [ 000000000000000000000000000000000]
tmp_16_cast        (zext          ) [ 011110100000000000111110000000000]
tmp_22             (select        ) [ 000000000000000000000000000000000]
tmp_15_1           (sext          ) [ 000000000000000000000000000000000]
tmp_186_1_cast     (zext          ) [ 000000000000000000000000000000000]
p_Val2_11_1        (add           ) [ 010000100000000000110000000000000]
scaled_power_V_1   (partselect    ) [ 000000100000000000100000000000000]
tmp_77             (bitselect     ) [ 010000100000000000110000000000000]
mul5               (mul           ) [ 010000100000000000110000000000000]
tmp_84             (partselect    ) [ 011000100000000000111000000000000]
tmp_87             (partselect    ) [ 000000000000000000000000000000000]
tmp_67             (sext          ) [ 000000000000000000000000000000000]
tmp_68             (sext          ) [ 000000100000000000100000000000000]
tmp_69             (select        ) [ 000000000000000000000000000000000]
neg_ti9            (sub           ) [ 000000100000000000100000000000000]
tmp_47             (partselect    ) [ 000000000000000000000000000000000]
tmp_48             (sext          ) [ 000000000000000000000000000000000]
tmp_50             (sext          ) [ 010000000000000000010000000000000]
tmp_51             (select        ) [ 000000000000000000000000000000000]
neg_ti1            (sub           ) [ 010000000000000000010000000000000]
tmp_22_1           (icmp          ) [ 010000000000000000010000000000000]
neg_mul3           (sub           ) [ 010000000000000000010000000000000]
tmp_31             (select        ) [ 000000000000000000000000000000000]
tmp_15_4           (sext          ) [ 000000000000000000000000000000000]
tmp_186_4_cast     (zext          ) [ 000000000000000000000000000000000]
p_Val2_11_4        (add           ) [ 011000000000000000011000000000000]
scaled_power_V_4   (partselect    ) [ 010000000000000000010000000000000]
tmp_89             (bitselect     ) [ 011000000000000000011000000000000]
mul                (mul           ) [ 011000000000000000011000000000000]
tmp_92             (partselect    ) [ 011100000000000000011100000000000]
tmp_11             (select        ) [ 000000000000000000000000000000000]
tmp_14             (sext          ) [ 000000000000000000000000000000000]
tmp_17_cast        (zext          ) [ 000000000000000000000000000000000]
p_Val2_s_8         (add           ) [ 001100000000000000001100000000000]
scaled_power_V     (partselect    ) [ 001000000000000000001000000000000]
tmp_53             (bitselect     ) [ 001100000000000000001100000000000]
tmp_23             (partselect    ) [ 000000000000000000000000000000000]
phitmp_1_cast      (select        ) [ 000000000000000000000000000000000]
tmp_41             (or            ) [ 000000000000000000000000000000000]
p_Val2_12_1        (select        ) [ 001111000000000000001111000000000]
tmp_79             (partselect    ) [ 000000000000000000000000000000000]
tmp_59             (sext          ) [ 000000000000000000000000000000000]
tmp_60             (sext          ) [ 001000000000000000001000000000000]
tmp_61             (select        ) [ 000000000000000000000000000000000]
neg_ti3            (sub           ) [ 001000000000000000001000000000000]
neg_mul5           (sub           ) [ 001000000000000000001000000000000]
tmp_22_4           (icmp          ) [ 001000000000000000001000000000000]
tmp_21             (icmp          ) [ 000100000000000000000100000000000]
tmp_26             (select        ) [ 000000000000000000000000000000000]
tmp_15_2           (sext          ) [ 000000000000000000000000000000000]
tmp_186_2_cast     (zext          ) [ 000000000000000000000000000000000]
p_Val2_11_2        (add           ) [ 000110000000000000000110000000000]
scaled_power_V_2   (partselect    ) [ 000100000000000000000100000000000]
tmp_81             (bitselect     ) [ 000110000000000000000110000000000]
tmp_83             (partselect    ) [ 000000000000000000000000000000000]
tmp_63             (sext          ) [ 000000000000000000000000000000000]
tmp_64             (sext          ) [ 000100000000000000000100000000000]
tmp_65             (select        ) [ 000000000000000000000000000000000]
neg_ti4            (sub           ) [ 000100000000000000000100000000000]
tmp_32             (partselect    ) [ 000000000000000000000000000000000]
phitmp_4_cast      (select        ) [ 000000000000000000000000000000000]
tmp_44             (or            ) [ 000000000000000000000000000000000]
p_Val2_12_4        (select        ) [ 011111100000000000000111111000000]
neg_mul            (sub           ) [ 000100000000000000000100000000000]
tmp_12             (partselect    ) [ 000000000000000000000000000000000]
phitmp_cast        (select        ) [ 000000000000000000000000000000000]
tmp_40             (or            ) [ 000000000000000000000000000000000]
p_Val2_5           (select        ) [ 000010000000000000000010000000000]
m_V_addr           (getelementptr ) [ 011111100000000000000011111111111]
m_V_addr_req       (writereq      ) [ 000000000000000000000000000000000]
tmp_22_2           (icmp          ) [ 000010000000000000000010000000000]
tmp_29             (select        ) [ 000000000000000000000000000000000]
tmp_15_3           (sext          ) [ 000000000000000000000000000000000]
tmp_186_3_cast     (zext          ) [ 000000000000000000000000000000000]
p_Val2_11_3        (add           ) [ 000011000000000000000011000000000]
scaled_power_V_3   (partselect    ) [ 000010000000000000000010000000000]
tmp_85             (bitselect     ) [ 000011000000000000000011000000000]
tmp_91             (partselect    ) [ 000000000000000000000000000000000]
tmp_71             (sext          ) [ 000000000000000000000000000000000]
tmp_72             (sext          ) [ 000010000000000000000010000000000]
tmp_73             (select        ) [ 000000000000000000000000000000000]
neg_ti             (sub           ) [ 000010000000000000000010000000000]
StgValue_250       (write         ) [ 000000000000000000000000000000000]
tmp_27             (partselect    ) [ 000000000000000000000000000000000]
phitmp_2_cast      (select        ) [ 000000000000000000000000000000000]
tmp_42             (or            ) [ 000000000000000000000000000000000]
p_Val2_12_2        (select        ) [ 000001100000000000000001100000000]
tmp_22_3           (icmp          ) [ 000001000000000000000001000000000]
tmp_34             (select        ) [ 000000000000000000000000000000000]
tmp_15_5           (sext          ) [ 000000000000000000000000000000000]
tmp_186_5_cast     (zext          ) [ 000000000000000000000000000000000]
p_Val2_11_5        (add           ) [ 000001100000000000000001100000000]
scaled_power_V_5   (partselect    ) [ 000001000000000000000001000000000]
tmp_93             (bitselect     ) [ 000001100000000000000001100000000]
StgValue_262       (write         ) [ 000000000000000000000000000000000]
tmp_30             (partselect    ) [ 000000000000000000000000000000000]
phitmp_3_cast      (select        ) [ 000000000000000000000000000000000]
tmp_43             (or            ) [ 000000000000000000000000000000000]
p_Val2_12_3        (select        ) [ 010000100000000000000000110000000]
tmp_22_5           (icmp          ) [ 000000100000000000000000100000000]
StgValue_268       (write         ) [ 000000000000000000000000000000000]
tmp_35             (partselect    ) [ 000000000000000000000000000000000]
phitmp_5_cast      (select        ) [ 000000000000000000000000000000000]
tmp_45             (or            ) [ 000000000000000000000000000000000]
p_Val2_12_5        (select        ) [ 011100000000000000000000011100000]
StgValue_273       (write         ) [ 000000000000000000000000000000000]
StgValue_274       (write         ) [ 000000000000000000000000000000000]
StgValue_275       (write         ) [ 000000000000000000000000000000000]
StgValue_280       (specbitsmap   ) [ 000000000000000000000000000000000]
StgValue_281       (specbitsmap   ) [ 000000000000000000000000000000000]
StgValue_282       (spectopmodule ) [ 000000000000000000000000000000000]
StgValue_283       (specinterface ) [ 000000000000000000000000000000000]
empty              (specmemcore   ) [ 000000000000000000000000000000000]
StgValue_285       (specinterface ) [ 000000000000000000000000000000000]
StgValue_286       (specinterface ) [ 000000000000000000000000000000000]
StgValue_287       (specpipeline  ) [ 000000000000000000000000000000000]
m_V_addr_resp      (writeresp     ) [ 000000000000000000000000000000000]
StgValue_289       (ret           ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="regs_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i6.i1.i1.i1.i2.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i16.i15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i16.i14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i32.i15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i33.i15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i97.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i56.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mixer_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="grp_writeresp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="m_V_addr_req/21 m_V_addr_resp/28 "/>
</bind>
</comp>

<comp id="137" class="1004" name="StgValue_250_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="1"/>
<pin id="140" dir="0" index="2" bw="16" slack="1"/>
<pin id="141" dir="0" index="3" bw="1" slack="0"/>
<pin id="142" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_250/22 "/>
</bind>
</comp>

<comp id="145" class="1004" name="StgValue_262_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="2"/>
<pin id="148" dir="0" index="2" bw="16" slack="4"/>
<pin id="149" dir="0" index="3" bw="1" slack="0"/>
<pin id="150" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_262/23 "/>
</bind>
</comp>

<comp id="153" class="1004" name="StgValue_268_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="3"/>
<pin id="156" dir="0" index="2" bw="16" slack="2"/>
<pin id="157" dir="0" index="3" bw="1" slack="0"/>
<pin id="158" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_268/24 "/>
</bind>
</comp>

<comp id="161" class="1004" name="StgValue_273_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="4"/>
<pin id="164" dir="0" index="2" bw="16" slack="2"/>
<pin id="165" dir="0" index="3" bw="1" slack="0"/>
<pin id="166" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_273/25 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_274_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="5"/>
<pin id="172" dir="0" index="2" bw="16" slack="6"/>
<pin id="173" dir="0" index="3" bw="1" slack="0"/>
<pin id="174" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_274/26 "/>
</bind>
</comp>

<comp id="177" class="1004" name="StgValue_275_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="6"/>
<pin id="180" dir="0" index="2" bw="16" slack="3"/>
<pin id="181" dir="0" index="3" bw="1" slack="0"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_275/27 "/>
</bind>
</comp>

<comp id="186" class="1004" name="regs_in_V_addr_1_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_in_V_addr_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="197" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_in_V_load_1/1 regs_in_V_load/2 regs_in_V_load_2/3 regs_in_V_load_3/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="regs_in_V_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_in_V_addr/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="regs_in_V_addr_2_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_in_V_addr_2/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="regs_in_V_addr_3_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_in_V_addr_3/4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_V_load_1 regs_in_V_load_2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 tmp_8/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 tmp_9/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_regs_in_V_load_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="16" slack="0"/>
<pin id="246" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_regs_in_V_load_1/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="1" slack="1"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_Val2_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="0" index="2" bw="16" slack="2"/>
<pin id="257" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="2"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="2"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_17_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_3_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_regs_in_V_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="16" slack="0"/>
<pin id="286" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_regs_in_V_load/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="1" slack="1"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Val2_s_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="0" index="2" bw="16" slack="3"/>
<pin id="297" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_13_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="1" slack="1"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="1"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_37_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="16" slack="0"/>
<pin id="313" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_38_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="0" index="2" bw="16" slack="2"/>
<pin id="320" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_15_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="2"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_18_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="2"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="0" index="3" bw="1" slack="2"/>
<pin id="336" dir="0" index="4" bw="1" slack="0"/>
<pin id="337" dir="0" index="5" bw="1" slack="2"/>
<pin id="338" dir="0" index="6" bw="1" slack="0"/>
<pin id="339" dir="0" index="7" bw="1" slack="2"/>
<pin id="340" dir="0" index="8" bw="1" slack="0"/>
<pin id="341" dir="1" index="9" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_19_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="0"/>
<pin id="350" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_36_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="1"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_36/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_shl_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="1"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_shl_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="31" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="31" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_52_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="0" index="2" bw="16" slack="2"/>
<pin id="379" dir="1" index="3" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_20_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="31" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="1"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_20_cast1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="31" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast1/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Val2_8_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="0"/>
<pin id="395" dir="0" index="1" bw="31" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8_2/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_74_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_Val2_4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="30" slack="0"/>
<pin id="409" dir="0" index="1" bw="16" slack="2"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_4/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Val2_4_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="30" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_4_cast/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_7_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_10_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="30" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_20_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="1"/>
<pin id="428" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_54_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="47" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="1"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext3_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="47" slack="0"/>
<pin id="438" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext3_cast/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="51" slack="0"/>
<pin id="442" dir="0" index="1" bw="47" slack="0"/>
<pin id="443" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_Val2_8_8_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="31" slack="0"/>
<pin id="449" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_8/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_86_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="33" slack="0"/>
<pin id="455" dir="0" index="2" bw="7" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_shl_cast2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="31" slack="2"/>
<pin id="462" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast2/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_10_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Val2_8_s_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="31" slack="0"/>
<pin id="469" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_s/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_46_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="33" slack="0"/>
<pin id="475" dir="0" index="2" bw="7" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_25_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="30" slack="1"/>
<pin id="482" dir="0" index="1" bw="32" slack="1"/>
<pin id="483" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_28_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2"/>
<pin id="486" dir="0" index="1" bw="30" slack="1"/>
<pin id="487" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_66_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="48" slack="0"/>
<pin id="490" dir="0" index="1" bw="33" slack="1"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext2_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="48" slack="0"/>
<pin id="497" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext2_cast/9 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="51" slack="0"/>
<pin id="501" dir="0" index="1" bw="48" slack="0"/>
<pin id="502" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul3/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_33_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="0" index="1" bw="30" slack="1"/>
<pin id="508" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_33/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_39_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="48" slack="0"/>
<pin id="511" dir="0" index="1" bw="33" slack="1"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext1_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="48" slack="0"/>
<pin id="518" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext1_cast/10 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="51" slack="0"/>
<pin id="522" dir="0" index="1" bw="48" slack="0"/>
<pin id="523" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul1/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_25_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_Val2_8_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="31" slack="1"/>
<pin id="532" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_4/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_78_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="33" slack="0"/>
<pin id="537" dir="0" index="2" bw="7" slack="0"/>
<pin id="538" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_28_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_Val2_8_6_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="1"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8_6/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_82_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="33" slack="0"/>
<pin id="553" dir="0" index="2" bw="7" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_33_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_cast/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_Val2_8_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="31" slack="1"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8_1/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_90_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="33" slack="0"/>
<pin id="569" dir="0" index="2" bw="7" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_58_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="48" slack="0"/>
<pin id="576" dir="0" index="1" bw="33" slack="1"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58/11 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext4_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="48" slack="0"/>
<pin id="583" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext4_cast/11 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="51" slack="0"/>
<pin id="587" dir="0" index="1" bw="48" slack="0"/>
<pin id="588" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_62_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="48" slack="0"/>
<pin id="593" dir="0" index="1" bw="33" slack="2"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/12 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sext5_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="48" slack="0"/>
<pin id="600" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext5_cast/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="51" slack="0"/>
<pin id="604" dir="0" index="1" bw="48" slack="0"/>
<pin id="605" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul5/12 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_76_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="31" slack="0"/>
<pin id="610" dir="0" index="1" bw="97" slack="0"/>
<pin id="611" dir="0" index="2" bw="8" slack="0"/>
<pin id="612" dir="0" index="3" bw="8" slack="0"/>
<pin id="613" dir="1" index="4" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/13 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_70_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="48" slack="0"/>
<pin id="620" dir="0" index="1" bw="33" slack="3"/>
<pin id="621" dir="0" index="2" bw="1" slack="0"/>
<pin id="622" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/13 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="48" slack="0"/>
<pin id="627" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/13 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="51" slack="0"/>
<pin id="631" dir="0" index="1" bw="48" slack="0"/>
<pin id="632" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/13 "/>
</bind>
</comp>

<comp id="635" class="1004" name="grp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="97" slack="1"/>
<pin id="638" dir="1" index="2" bw="97" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul2/14 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_88_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="98" slack="0"/>
<pin id="643" dir="0" index="2" bw="8" slack="0"/>
<pin id="644" dir="0" index="3" bw="8" slack="0"/>
<pin id="645" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_88/14 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_49_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="98" slack="0"/>
<pin id="653" dir="0" index="2" bw="8" slack="0"/>
<pin id="654" dir="0" index="3" bw="8" slack="0"/>
<pin id="655" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/15 "/>
</bind>
</comp>

<comp id="660" class="1004" name="grp_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="98" slack="1"/>
<pin id="663" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul4/15 "/>
</bind>
</comp>

<comp id="665" class="1004" name="grp_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="98" slack="1"/>
<pin id="668" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul1/16 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_75_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="31" slack="0"/>
<pin id="672" dir="0" index="1" bw="97" slack="1"/>
<pin id="673" dir="0" index="2" bw="8" slack="0"/>
<pin id="674" dir="0" index="3" bw="8" slack="0"/>
<pin id="675" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_75/16 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_55_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="31" slack="0"/>
<pin id="681" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_55/16 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_56_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="31" slack="3"/>
<pin id="685" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56/16 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_57_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="9"/>
<pin id="688" dir="0" index="1" bw="49" slack="0"/>
<pin id="689" dir="0" index="2" bw="49" slack="0"/>
<pin id="690" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_57/16 "/>
</bind>
</comp>

<comp id="693" class="1004" name="neg_ti2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="31" slack="0"/>
<pin id="696" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti2/16 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_80_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="98" slack="0"/>
<pin id="702" dir="0" index="2" bw="8" slack="0"/>
<pin id="703" dir="0" index="3" bw="8" slack="0"/>
<pin id="704" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/16 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_16_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="31" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="10"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/17 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_16_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="31" slack="0"/>
<pin id="718" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/17 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_22_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="10"/>
<pin id="722" dir="0" index="1" bw="49" slack="1"/>
<pin id="723" dir="0" index="2" bw="49" slack="1"/>
<pin id="724" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/17 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_15_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="33" slack="0"/>
<pin id="727" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_1/17 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_186_1_cast_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="33" slack="0"/>
<pin id="731" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_186_1_cast/17 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_Val2_11_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="31" slack="0"/>
<pin id="735" dir="0" index="1" bw="55" slack="0"/>
<pin id="736" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11_1/17 "/>
</bind>
</comp>

<comp id="739" class="1004" name="scaled_power_V_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="19" slack="0"/>
<pin id="741" dir="0" index="1" bw="56" slack="0"/>
<pin id="742" dir="0" index="2" bw="5" slack="0"/>
<pin id="743" dir="0" index="3" bw="7" slack="0"/>
<pin id="744" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="scaled_power_V_1/17 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_77_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="56" slack="0"/>
<pin id="752" dir="0" index="2" bw="7" slack="0"/>
<pin id="753" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/17 "/>
</bind>
</comp>

<comp id="757" class="1004" name="grp_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="98" slack="1"/>
<pin id="760" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul3/17 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_84_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="0" index="1" bw="98" slack="0"/>
<pin id="765" dir="0" index="2" bw="8" slack="0"/>
<pin id="766" dir="0" index="3" bw="8" slack="0"/>
<pin id="767" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/17 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_87_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="98" slack="1"/>
<pin id="775" dir="0" index="2" bw="8" slack="0"/>
<pin id="776" dir="0" index="3" bw="8" slack="0"/>
<pin id="777" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_87/17 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_67_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_67/17 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_68_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="3"/>
<pin id="787" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_68/17 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_69_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="9"/>
<pin id="790" dir="0" index="1" bw="49" slack="0"/>
<pin id="791" dir="0" index="2" bw="49" slack="0"/>
<pin id="792" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_69/17 "/>
</bind>
</comp>

<comp id="795" class="1004" name="neg_ti9_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti9/17 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_47_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="98" slack="1"/>
<pin id="804" dir="0" index="2" bw="8" slack="0"/>
<pin id="805" dir="0" index="3" bw="8" slack="0"/>
<pin id="806" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/18 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_48_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_48/18 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_50_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="3"/>
<pin id="816" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_50/18 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_51_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="9"/>
<pin id="819" dir="0" index="1" bw="49" slack="0"/>
<pin id="820" dir="0" index="2" bw="49" slack="0"/>
<pin id="821" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_51/18 "/>
</bind>
</comp>

<comp id="824" class="1004" name="neg_ti1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti1/18 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_22_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="19" slack="1"/>
<pin id="832" dir="0" index="1" bw="19" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_1/18 "/>
</bind>
</comp>

<comp id="835" class="1004" name="grp_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="98" slack="1"/>
<pin id="838" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul5/18 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_31_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="10"/>
<pin id="842" dir="0" index="1" bw="49" slack="1"/>
<pin id="843" dir="0" index="2" bw="49" slack="1"/>
<pin id="844" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/18 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_15_4_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="34" slack="0"/>
<pin id="847" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_4/18 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_186_4_cast_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="34" slack="0"/>
<pin id="851" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_186_4_cast/18 "/>
</bind>
</comp>

<comp id="853" class="1004" name="p_Val2_11_4_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="31" slack="1"/>
<pin id="855" dir="0" index="1" bw="55" slack="0"/>
<pin id="856" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11_4/18 "/>
</bind>
</comp>

<comp id="858" class="1004" name="scaled_power_V_4_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="19" slack="0"/>
<pin id="860" dir="0" index="1" bw="56" slack="0"/>
<pin id="861" dir="0" index="2" bw="5" slack="0"/>
<pin id="862" dir="0" index="3" bw="7" slack="0"/>
<pin id="863" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="scaled_power_V_4/18 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_89_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="56" slack="0"/>
<pin id="871" dir="0" index="2" bw="7" slack="0"/>
<pin id="872" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/18 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_92_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="0" index="1" bw="98" slack="0"/>
<pin id="879" dir="0" index="2" bw="8" slack="0"/>
<pin id="880" dir="0" index="3" bw="8" slack="0"/>
<pin id="881" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_92/18 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_11_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="10"/>
<pin id="888" dir="0" index="1" bw="49" slack="1"/>
<pin id="889" dir="0" index="2" bw="49" slack="1"/>
<pin id="890" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/19 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_14_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="34" slack="0"/>
<pin id="893" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/19 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_17_cast_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="34" slack="0"/>
<pin id="897" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/19 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_Val2_s_8_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="31" slack="2"/>
<pin id="901" dir="0" index="1" bw="55" slack="0"/>
<pin id="902" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s_8/19 "/>
</bind>
</comp>

<comp id="904" class="1004" name="scaled_power_V_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="19" slack="0"/>
<pin id="906" dir="0" index="1" bw="56" slack="0"/>
<pin id="907" dir="0" index="2" bw="5" slack="0"/>
<pin id="908" dir="0" index="3" bw="7" slack="0"/>
<pin id="909" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="scaled_power_V/19 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_53_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="56" slack="0"/>
<pin id="917" dir="0" index="2" bw="7" slack="0"/>
<pin id="918" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/19 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_23_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="0"/>
<pin id="924" dir="0" index="1" bw="56" slack="2"/>
<pin id="925" dir="0" index="2" bw="5" slack="0"/>
<pin id="926" dir="0" index="3" bw="6" slack="0"/>
<pin id="927" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/19 "/>
</bind>
</comp>

<comp id="931" class="1004" name="phitmp_1_cast_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="2"/>
<pin id="933" dir="0" index="1" bw="16" slack="0"/>
<pin id="934" dir="0" index="2" bw="16" slack="0"/>
<pin id="935" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_1_cast/19 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_41_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="2"/>
<pin id="940" dir="0" index="1" bw="1" slack="1"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_41/19 "/>
</bind>
</comp>

<comp id="942" class="1004" name="p_Val2_12_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="16" slack="0"/>
<pin id="945" dir="0" index="2" bw="16" slack="0"/>
<pin id="946" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12_1/19 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_79_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="0" index="1" bw="98" slack="1"/>
<pin id="953" dir="0" index="2" bw="8" slack="0"/>
<pin id="954" dir="0" index="3" bw="8" slack="0"/>
<pin id="955" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/19 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_59_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_59/19 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_60_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="3"/>
<pin id="965" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_60/19 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_61_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="9"/>
<pin id="968" dir="0" index="1" bw="49" slack="0"/>
<pin id="969" dir="0" index="2" bw="49" slack="0"/>
<pin id="970" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_61/19 "/>
</bind>
</comp>

<comp id="973" class="1004" name="neg_ti3_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti3/19 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_22_4_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="19" slack="1"/>
<pin id="981" dir="0" index="1" bw="19" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_4/19 "/>
</bind>
</comp>

<comp id="984" class="1004" name="grp_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="98" slack="1"/>
<pin id="987" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/19 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_21_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="19" slack="1"/>
<pin id="991" dir="0" index="1" bw="19" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/20 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_26_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="10"/>
<pin id="996" dir="0" index="1" bw="49" slack="1"/>
<pin id="997" dir="0" index="2" bw="49" slack="1"/>
<pin id="998" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/20 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_15_2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="34" slack="0"/>
<pin id="1001" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_2/20 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_186_2_cast_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="34" slack="0"/>
<pin id="1005" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_186_2_cast/20 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="p_Val2_11_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="31" slack="3"/>
<pin id="1009" dir="0" index="1" bw="55" slack="0"/>
<pin id="1010" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11_2/20 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="scaled_power_V_2_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="19" slack="0"/>
<pin id="1014" dir="0" index="1" bw="56" slack="0"/>
<pin id="1015" dir="0" index="2" bw="5" slack="0"/>
<pin id="1016" dir="0" index="3" bw="7" slack="0"/>
<pin id="1017" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="scaled_power_V_2/20 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_81_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="56" slack="0"/>
<pin id="1025" dir="0" index="2" bw="7" slack="0"/>
<pin id="1026" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/20 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_83_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="0"/>
<pin id="1032" dir="0" index="1" bw="98" slack="1"/>
<pin id="1033" dir="0" index="2" bw="8" slack="0"/>
<pin id="1034" dir="0" index="3" bw="8" slack="0"/>
<pin id="1035" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_83/20 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_63_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="0"/>
<pin id="1041" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_63/20 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_64_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="3"/>
<pin id="1045" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_64/20 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_65_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="10"/>
<pin id="1048" dir="0" index="1" bw="49" slack="0"/>
<pin id="1049" dir="0" index="2" bw="49" slack="0"/>
<pin id="1050" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_65/20 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="neg_ti4_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="32" slack="0"/>
<pin id="1056" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti4/20 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_32_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="16" slack="0"/>
<pin id="1061" dir="0" index="1" bw="56" slack="2"/>
<pin id="1062" dir="0" index="2" bw="5" slack="0"/>
<pin id="1063" dir="0" index="3" bw="6" slack="0"/>
<pin id="1064" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/20 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="phitmp_4_cast_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="2"/>
<pin id="1070" dir="0" index="1" bw="16" slack="0"/>
<pin id="1071" dir="0" index="2" bw="16" slack="0"/>
<pin id="1072" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_4_cast/20 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_44_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="2"/>
<pin id="1077" dir="0" index="1" bw="1" slack="1"/>
<pin id="1078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_44/20 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="p_Val2_12_4_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="16" slack="0"/>
<pin id="1082" dir="0" index="2" bw="16" slack="0"/>
<pin id="1083" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12_4/20 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_12_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="0"/>
<pin id="1089" dir="0" index="1" bw="56" slack="2"/>
<pin id="1090" dir="0" index="2" bw="5" slack="0"/>
<pin id="1091" dir="0" index="3" bw="6" slack="0"/>
<pin id="1092" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/21 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="phitmp_cast_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="2"/>
<pin id="1098" dir="0" index="1" bw="16" slack="0"/>
<pin id="1099" dir="0" index="2" bw="16" slack="0"/>
<pin id="1100" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_cast/21 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp_40_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="2"/>
<pin id="1105" dir="0" index="1" bw="1" slack="1"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_40/21 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="p_Val2_5_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="16" slack="0"/>
<pin id="1110" dir="0" index="2" bw="16" slack="0"/>
<pin id="1111" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/21 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="m_V_addr_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/21 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp_22_2_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="19" slack="1"/>
<pin id="1124" dir="0" index="1" bw="19" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_2/21 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_29_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="11"/>
<pin id="1129" dir="0" index="1" bw="49" slack="1"/>
<pin id="1130" dir="0" index="2" bw="49" slack="1"/>
<pin id="1131" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/21 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_15_3_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="34" slack="0"/>
<pin id="1134" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_3/21 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_186_3_cast_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="34" slack="0"/>
<pin id="1138" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_186_3_cast/21 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="p_Val2_11_3_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="31" slack="4"/>
<pin id="1142" dir="0" index="1" bw="55" slack="0"/>
<pin id="1143" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11_3/21 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="scaled_power_V_3_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="19" slack="0"/>
<pin id="1147" dir="0" index="1" bw="56" slack="0"/>
<pin id="1148" dir="0" index="2" bw="5" slack="0"/>
<pin id="1149" dir="0" index="3" bw="7" slack="0"/>
<pin id="1150" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="scaled_power_V_3/21 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_85_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="56" slack="0"/>
<pin id="1158" dir="0" index="2" bw="7" slack="0"/>
<pin id="1159" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/21 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="tmp_91_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="0"/>
<pin id="1165" dir="0" index="1" bw="98" slack="1"/>
<pin id="1166" dir="0" index="2" bw="8" slack="0"/>
<pin id="1167" dir="0" index="3" bw="8" slack="0"/>
<pin id="1168" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_91/21 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="tmp_71_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="0"/>
<pin id="1174" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_71/21 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="tmp_72_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="3"/>
<pin id="1178" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72/21 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_73_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="11"/>
<pin id="1181" dir="0" index="1" bw="49" slack="0"/>
<pin id="1182" dir="0" index="2" bw="49" slack="0"/>
<pin id="1183" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_73/21 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="neg_ti_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="32" slack="0"/>
<pin id="1189" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/21 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_27_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="16" slack="0"/>
<pin id="1194" dir="0" index="1" bw="56" slack="2"/>
<pin id="1195" dir="0" index="2" bw="5" slack="0"/>
<pin id="1196" dir="0" index="3" bw="6" slack="0"/>
<pin id="1197" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/22 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="phitmp_2_cast_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="2"/>
<pin id="1203" dir="0" index="1" bw="16" slack="0"/>
<pin id="1204" dir="0" index="2" bw="16" slack="0"/>
<pin id="1205" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_2_cast/22 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp_42_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="2"/>
<pin id="1210" dir="0" index="1" bw="1" slack="1"/>
<pin id="1211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_42/22 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="p_Val2_12_2_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="0"/>
<pin id="1214" dir="0" index="1" bw="16" slack="0"/>
<pin id="1215" dir="0" index="2" bw="16" slack="0"/>
<pin id="1216" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12_2/22 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_22_3_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="19" slack="1"/>
<pin id="1222" dir="0" index="1" bw="19" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_3/22 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="tmp_34_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="12"/>
<pin id="1227" dir="0" index="1" bw="49" slack="1"/>
<pin id="1228" dir="0" index="2" bw="49" slack="1"/>
<pin id="1229" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/22 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_15_5_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="34" slack="0"/>
<pin id="1232" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_5/22 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="tmp_186_5_cast_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="34" slack="0"/>
<pin id="1236" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_186_5_cast/22 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="p_Val2_11_5_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="31" slack="5"/>
<pin id="1240" dir="0" index="1" bw="55" slack="0"/>
<pin id="1241" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11_5/22 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="scaled_power_V_5_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="19" slack="0"/>
<pin id="1245" dir="0" index="1" bw="56" slack="0"/>
<pin id="1246" dir="0" index="2" bw="5" slack="0"/>
<pin id="1247" dir="0" index="3" bw="7" slack="0"/>
<pin id="1248" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="scaled_power_V_5/22 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="tmp_93_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="56" slack="0"/>
<pin id="1256" dir="0" index="2" bw="7" slack="0"/>
<pin id="1257" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/22 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="tmp_30_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="16" slack="0"/>
<pin id="1263" dir="0" index="1" bw="56" slack="2"/>
<pin id="1264" dir="0" index="2" bw="5" slack="0"/>
<pin id="1265" dir="0" index="3" bw="6" slack="0"/>
<pin id="1266" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/23 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="phitmp_3_cast_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="2"/>
<pin id="1272" dir="0" index="1" bw="16" slack="0"/>
<pin id="1273" dir="0" index="2" bw="16" slack="0"/>
<pin id="1274" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_3_cast/23 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="tmp_43_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="2"/>
<pin id="1279" dir="0" index="1" bw="1" slack="1"/>
<pin id="1280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_43/23 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="p_Val2_12_3_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="0"/>
<pin id="1283" dir="0" index="1" bw="16" slack="0"/>
<pin id="1284" dir="0" index="2" bw="16" slack="0"/>
<pin id="1285" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12_3/23 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="tmp_22_5_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="19" slack="1"/>
<pin id="1291" dir="0" index="1" bw="19" slack="0"/>
<pin id="1292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_5/23 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="tmp_35_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="16" slack="0"/>
<pin id="1296" dir="0" index="1" bw="56" slack="2"/>
<pin id="1297" dir="0" index="2" bw="5" slack="0"/>
<pin id="1298" dir="0" index="3" bw="6" slack="0"/>
<pin id="1299" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/24 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="phitmp_5_cast_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="2"/>
<pin id="1305" dir="0" index="1" bw="16" slack="0"/>
<pin id="1306" dir="0" index="2" bw="16" slack="0"/>
<pin id="1307" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_5_cast/24 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_45_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="2"/>
<pin id="1312" dir="0" index="1" bw="1" slack="1"/>
<pin id="1313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_45/24 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="p_Val2_12_5_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="0"/>
<pin id="1316" dir="0" index="1" bw="16" slack="0"/>
<pin id="1317" dir="0" index="2" bw="16" slack="0"/>
<pin id="1318" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12_5/24 "/>
</bind>
</comp>

<comp id="1322" class="1007" name="grp_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="0"/>
<pin id="1324" dir="0" index="1" bw="16" slack="0"/>
<pin id="1325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="1328" class="1007" name="grp_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="0"/>
<pin id="1330" dir="0" index="1" bw="16" slack="1"/>
<pin id="1331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="regs_in_V_addr_1_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="2" slack="1"/>
<pin id="1335" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_V_addr_1 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="regs_in_V_addr_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="2" slack="1"/>
<pin id="1340" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_V_addr "/>
</bind>
</comp>

<comp id="1343" class="1005" name="regs_in_V_load_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="16" slack="2"/>
<pin id="1345" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="regs_in_V_load "/>
</bind>
</comp>

<comp id="1350" class="1005" name="tmp_4_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="1"/>
<pin id="1352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_5_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="1"/>
<pin id="1358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="regs_in_V_addr_2_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="2" slack="1"/>
<pin id="1363" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_V_addr_2 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="p_Val2_1_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="16" slack="1"/>
<pin id="1368" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="regs_in_V_addr_3_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="2" slack="1"/>
<pin id="1373" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_V_addr_3 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="tmp_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="1"/>
<pin id="1378" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_1_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="1"/>
<pin id="1384" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp_8_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="1"/>
<pin id="1389" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="tmp_9_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="1"/>
<pin id="1395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="regs_in_V_load_3_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="16" slack="1"/>
<pin id="1400" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_V_load_3 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="tmp_17_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="2"/>
<pin id="1407" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="tmp_3_cast_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="32" slack="1"/>
<pin id="1415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="1419" class="1005" name="p_Val2_s_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="16" slack="1"/>
<pin id="1421" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1425" class="1005" name="tmp_2_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="1"/>
<pin id="1427" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="tmp_38_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="16" slack="1"/>
<pin id="1432" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="tmp_6_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="1"/>
<pin id="1437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="p_shl_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="31" slack="2"/>
<pin id="1443" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="p_shl "/>
</bind>
</comp>

<comp id="1446" class="1005" name="tmp_7_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="1"/>
<pin id="1448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="tmp_52_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="16" slack="10"/>
<pin id="1453" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="tmp_20_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="31" slack="1"/>
<pin id="1458" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="p_Val2_8_2_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="1"/>
<pin id="1463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_2 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmp_74_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="7"/>
<pin id="1468" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="p_Val2_4_cast_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="1"/>
<pin id="1474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4_cast "/>
</bind>
</comp>

<comp id="1479" class="1005" name="tmp_10_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="1"/>
<pin id="1481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="sext3_cast_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="97" slack="1"/>
<pin id="1486" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="sext3_cast "/>
</bind>
</comp>

<comp id="1489" class="1005" name="tmp_24_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="1"/>
<pin id="1491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="p_Val2_8_8_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="33" slack="1"/>
<pin id="1497" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_8 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="tmp_86_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="1" slack="7"/>
<pin id="1502" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="p_shl_cast2_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="33" slack="1"/>
<pin id="1508" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_shl_cast2 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="p_Val2_8_s_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="33" slack="1"/>
<pin id="1515" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_s "/>
</bind>
</comp>

<comp id="1518" class="1005" name="tmp_46_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="1" slack="7"/>
<pin id="1520" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="tmp_25_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="1"/>
<pin id="1526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="tmp_28_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="1"/>
<pin id="1531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="sext2_cast_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="98" slack="1"/>
<pin id="1536" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="sext2_cast "/>
</bind>
</comp>

<comp id="1539" class="1005" name="tmp_33_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="32" slack="1"/>
<pin id="1541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="sext1_cast_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="98" slack="1"/>
<pin id="1546" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="sext1_cast "/>
</bind>
</comp>

<comp id="1549" class="1005" name="p_Val2_8_4_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="33" slack="1"/>
<pin id="1551" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_4 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="tmp_78_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="7"/>
<pin id="1556" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="p_Val2_8_6_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="33" slack="2"/>
<pin id="1562" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_8_6 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="tmp_82_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="8"/>
<pin id="1567" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="p_Val2_8_1_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="33" slack="3"/>
<pin id="1573" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_8_1 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="tmp_90_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="9"/>
<pin id="1578" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="sext4_cast_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="98" slack="1"/>
<pin id="1584" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="sext4_cast "/>
</bind>
</comp>

<comp id="1587" class="1005" name="sext5_cast_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="98" slack="1"/>
<pin id="1589" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="sext5_cast "/>
</bind>
</comp>

<comp id="1592" class="1005" name="mul2_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="97" slack="1"/>
<pin id="1594" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="tmp_76_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="31" slack="3"/>
<pin id="1599" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="sext_cast_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="98" slack="1"/>
<pin id="1604" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="1607" class="1005" name="mul3_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="98" slack="1"/>
<pin id="1609" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="tmp_88_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="3"/>
<pin id="1614" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="mul1_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="98" slack="1"/>
<pin id="1619" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="tmp_49_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="3"/>
<pin id="1624" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="neg_mul2_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="97" slack="1"/>
<pin id="1629" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="neg_mul2 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="tmp_56_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="49" slack="1"/>
<pin id="1634" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="neg_ti2_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="49" slack="1"/>
<pin id="1639" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti2 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="mul4_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="98" slack="1"/>
<pin id="1644" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="tmp_80_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="32" slack="3"/>
<pin id="1649" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="neg_mul4_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="98" slack="1"/>
<pin id="1654" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="neg_mul4 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="neg_mul1_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="98" slack="1"/>
<pin id="1659" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="neg_mul1 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="tmp_16_cast_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="56" slack="1"/>
<pin id="1664" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_cast "/>
</bind>
</comp>

<comp id="1671" class="1005" name="p_Val2_11_1_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="56" slack="2"/>
<pin id="1673" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_11_1 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="scaled_power_V_1_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="19" slack="1"/>
<pin id="1678" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="scaled_power_V_1 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="tmp_77_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="1" slack="2"/>
<pin id="1683" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="mul5_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="98" slack="1"/>
<pin id="1689" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="tmp_84_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="3"/>
<pin id="1694" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="tmp_68_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="49" slack="1"/>
<pin id="1699" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="neg_ti9_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="49" slack="1"/>
<pin id="1704" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti9 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="tmp_50_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="49" slack="1"/>
<pin id="1709" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="neg_ti1_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="49" slack="1"/>
<pin id="1714" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti1 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="tmp_22_1_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="1" slack="1"/>
<pin id="1719" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_1 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="neg_mul3_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="98" slack="1"/>
<pin id="1724" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="neg_mul3 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="p_Val2_11_4_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="56" slack="2"/>
<pin id="1729" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_11_4 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="scaled_power_V_4_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="19" slack="1"/>
<pin id="1734" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="scaled_power_V_4 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="tmp_89_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="2"/>
<pin id="1739" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="mul_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="98" slack="1"/>
<pin id="1745" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1748" class="1005" name="tmp_92_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="32" slack="3"/>
<pin id="1750" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="p_Val2_s_8_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="56" slack="2"/>
<pin id="1755" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s_8 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="scaled_power_V_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="19" slack="1"/>
<pin id="1760" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="scaled_power_V "/>
</bind>
</comp>

<comp id="1763" class="1005" name="tmp_53_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="2"/>
<pin id="1765" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="p_Val2_12_1_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="16" slack="4"/>
<pin id="1771" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_12_1 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="tmp_60_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="49" slack="1"/>
<pin id="1776" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="neg_ti3_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="49" slack="1"/>
<pin id="1781" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti3 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="neg_mul5_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="98" slack="1"/>
<pin id="1786" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="neg_mul5 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="tmp_22_4_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="1" slack="1"/>
<pin id="1791" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_4 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="tmp_21_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="1" slack="1"/>
<pin id="1796" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="p_Val2_11_2_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="56" slack="2"/>
<pin id="1801" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_11_2 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="scaled_power_V_2_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="19" slack="1"/>
<pin id="1806" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="scaled_power_V_2 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="tmp_81_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="1" slack="2"/>
<pin id="1811" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="tmp_64_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="49" slack="1"/>
<pin id="1817" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="neg_ti4_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="49" slack="1"/>
<pin id="1822" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti4 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="p_Val2_12_4_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="16" slack="6"/>
<pin id="1827" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="p_Val2_12_4 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="neg_mul_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="98" slack="1"/>
<pin id="1832" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="neg_mul "/>
</bind>
</comp>

<comp id="1835" class="1005" name="p_Val2_5_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="16" slack="1"/>
<pin id="1837" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="m_V_addr_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="16" slack="1"/>
<pin id="1842" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr "/>
</bind>
</comp>

<comp id="1851" class="1005" name="tmp_22_2_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="1" slack="1"/>
<pin id="1853" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_2 "/>
</bind>
</comp>

<comp id="1856" class="1005" name="p_Val2_11_3_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="56" slack="2"/>
<pin id="1858" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_11_3 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="scaled_power_V_3_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="19" slack="1"/>
<pin id="1863" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="scaled_power_V_3 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="tmp_85_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="1" slack="2"/>
<pin id="1868" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="tmp_72_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="49" slack="1"/>
<pin id="1874" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="neg_ti_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="49" slack="1"/>
<pin id="1879" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti "/>
</bind>
</comp>

<comp id="1882" class="1005" name="p_Val2_12_2_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="16" slack="2"/>
<pin id="1884" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_12_2 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="tmp_22_3_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="1" slack="1"/>
<pin id="1889" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_3 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="p_Val2_11_5_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="56" slack="2"/>
<pin id="1894" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_11_5 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="scaled_power_V_5_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="19" slack="1"/>
<pin id="1899" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="scaled_power_V_5 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="tmp_93_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="1" slack="2"/>
<pin id="1904" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="p_Val2_12_3_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="16" slack="2"/>
<pin id="1910" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_12_3 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="tmp_22_5_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="1"/>
<pin id="1915" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_5 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="p_Val2_12_5_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="16" slack="3"/>
<pin id="1920" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_12_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="92" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="94" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="96" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="98" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="151"><net_src comp="96" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="98" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="159"><net_src comp="96" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="98" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="98" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="175"><net_src comp="96" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="98" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="183"><net_src comp="96" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="98" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="185"><net_src comp="100" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="229"><net_src comp="194" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="226" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="242" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="226" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="194" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="282" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="300" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="309" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="226" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="16" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="342"><net_src comp="24" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="28" pin="0"/><net_sink comp="331" pin=4"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="331" pin=6"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="331" pin=8"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="331" pin="9"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="324" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="34" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="36" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="353" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="347" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="365" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="40" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="44" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="414" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="434"><net_src comp="48" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="36" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="50" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="418" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="426" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="460" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="52" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="36" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="498"><net_src comp="488" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="58" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="514"><net_src comp="56" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="36" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="519"><net_src comp="509" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="58" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="533"><net_src comp="526" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="52" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="54" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="52" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="54" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="56" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="36" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="584"><net_src comp="574" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="58" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="56" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="36" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="601"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="58" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="598" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="614"><net_src comp="60" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="440" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="64" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="623"><net_src comp="56" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="36" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="628"><net_src comp="618" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="58" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="66" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="646"><net_src comp="68" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="499" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="62" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="70" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="656"><net_src comp="68" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="520" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="62" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="70" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="664"><net_src comp="72" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="72" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="676"><net_src comp="60" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="62" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="678"><net_src comp="64" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="682"><net_src comp="670" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="691"><net_src comp="679" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="692"><net_src comp="683" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="74" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="686" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="705"><net_src comp="68" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="585" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="62" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="70" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="714"><net_src comp="34" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="36" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="719"><net_src comp="709" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="728"><net_src comp="720" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="716" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="745"><net_src comp="76" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="733" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="18" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="78" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="754"><net_src comp="80" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="733" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="78" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="72" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="768"><net_src comp="68" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="602" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="62" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="70" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="778"><net_src comp="68" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="62" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="780"><net_src comp="70" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="784"><net_src comp="772" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="793"><net_src comp="781" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="794"><net_src comp="785" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="74" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="788" pin="3"/><net_sink comp="795" pin=1"/></net>

<net id="807"><net_src comp="68" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="62" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="809"><net_src comp="70" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="813"><net_src comp="801" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="822"><net_src comp="810" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="823"><net_src comp="814" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="828"><net_src comp="74" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="817" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="82" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="839"><net_src comp="72" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="848"><net_src comp="840" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="845" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="864"><net_src comp="76" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="853" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="18" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="78" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="873"><net_src comp="80" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="853" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="78" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="882"><net_src comp="68" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="629" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="62" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="70" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="894"><net_src comp="886" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="891" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="895" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="910"><net_src comp="76" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="899" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="912"><net_src comp="18" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="913"><net_src comp="78" pin="0"/><net_sink comp="904" pin=3"/></net>

<net id="919"><net_src comp="80" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="899" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="78" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="928"><net_src comp="84" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="18" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="930"><net_src comp="86" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="936"><net_src comp="88" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="937"><net_src comp="10" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="947"><net_src comp="938" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="931" pin="3"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="922" pin="4"/><net_sink comp="942" pin=2"/></net>

<net id="956"><net_src comp="68" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="62" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="958"><net_src comp="70" pin="0"/><net_sink comp="950" pin=3"/></net>

<net id="962"><net_src comp="950" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="971"><net_src comp="959" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="963" pin="1"/><net_sink comp="966" pin=2"/></net>

<net id="977"><net_src comp="74" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="966" pin="3"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="82" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="72" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="993"><net_src comp="82" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="1002"><net_src comp="994" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1018"><net_src comp="76" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="1007" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="18" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1021"><net_src comp="78" pin="0"/><net_sink comp="1012" pin=3"/></net>

<net id="1027"><net_src comp="80" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="1007" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="78" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1036"><net_src comp="68" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="62" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1038"><net_src comp="70" pin="0"/><net_sink comp="1030" pin=3"/></net>

<net id="1042"><net_src comp="1030" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1051"><net_src comp="1039" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1052"><net_src comp="1043" pin="1"/><net_sink comp="1046" pin=2"/></net>

<net id="1057"><net_src comp="74" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1046" pin="3"/><net_sink comp="1053" pin=1"/></net>

<net id="1065"><net_src comp="84" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="18" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1067"><net_src comp="86" pin="0"/><net_sink comp="1059" pin=3"/></net>

<net id="1073"><net_src comp="88" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1074"><net_src comp="10" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1084"><net_src comp="1075" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="1068" pin="3"/><net_sink comp="1079" pin=1"/></net>

<net id="1086"><net_src comp="1059" pin="4"/><net_sink comp="1079" pin=2"/></net>

<net id="1093"><net_src comp="84" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="18" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1095"><net_src comp="86" pin="0"/><net_sink comp="1087" pin=3"/></net>

<net id="1101"><net_src comp="88" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1102"><net_src comp="10" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1112"><net_src comp="1103" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="1096" pin="3"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="1087" pin="4"/><net_sink comp="1107" pin=2"/></net>

<net id="1119"><net_src comp="2" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="90" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1121"><net_src comp="1115" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="1126"><net_src comp="82" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1135"><net_src comp="1127" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1139"><net_src comp="1132" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1144"><net_src comp="1136" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1151"><net_src comp="76" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1152"><net_src comp="1140" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1153"><net_src comp="18" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1154"><net_src comp="78" pin="0"/><net_sink comp="1145" pin=3"/></net>

<net id="1160"><net_src comp="80" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="1140" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="78" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1169"><net_src comp="68" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="62" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1171"><net_src comp="70" pin="0"/><net_sink comp="1163" pin=3"/></net>

<net id="1175"><net_src comp="1163" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1184"><net_src comp="1172" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1185"><net_src comp="1176" pin="1"/><net_sink comp="1179" pin=2"/></net>

<net id="1190"><net_src comp="74" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="1179" pin="3"/><net_sink comp="1186" pin=1"/></net>

<net id="1198"><net_src comp="84" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1199"><net_src comp="18" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1200"><net_src comp="86" pin="0"/><net_sink comp="1192" pin=3"/></net>

<net id="1206"><net_src comp="88" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1207"><net_src comp="10" pin="0"/><net_sink comp="1201" pin=2"/></net>

<net id="1217"><net_src comp="1208" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1218"><net_src comp="1201" pin="3"/><net_sink comp="1212" pin=1"/></net>

<net id="1219"><net_src comp="1192" pin="4"/><net_sink comp="1212" pin=2"/></net>

<net id="1224"><net_src comp="82" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1233"><net_src comp="1225" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1237"><net_src comp="1230" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1242"><net_src comp="1234" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1249"><net_src comp="76" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="1238" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1251"><net_src comp="18" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1252"><net_src comp="78" pin="0"/><net_sink comp="1243" pin=3"/></net>

<net id="1258"><net_src comp="80" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1259"><net_src comp="1238" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1260"><net_src comp="78" pin="0"/><net_sink comp="1253" pin=2"/></net>

<net id="1267"><net_src comp="84" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1268"><net_src comp="18" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1269"><net_src comp="86" pin="0"/><net_sink comp="1261" pin=3"/></net>

<net id="1275"><net_src comp="88" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1276"><net_src comp="10" pin="0"/><net_sink comp="1270" pin=2"/></net>

<net id="1286"><net_src comp="1277" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1287"><net_src comp="1270" pin="3"/><net_sink comp="1281" pin=1"/></net>

<net id="1288"><net_src comp="1261" pin="4"/><net_sink comp="1281" pin=2"/></net>

<net id="1293"><net_src comp="82" pin="0"/><net_sink comp="1289" pin=1"/></net>

<net id="1300"><net_src comp="84" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1301"><net_src comp="18" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1302"><net_src comp="86" pin="0"/><net_sink comp="1294" pin=3"/></net>

<net id="1308"><net_src comp="88" pin="0"/><net_sink comp="1303" pin=1"/></net>

<net id="1309"><net_src comp="10" pin="0"/><net_sink comp="1303" pin=2"/></net>

<net id="1319"><net_src comp="1310" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1320"><net_src comp="1303" pin="3"/><net_sink comp="1314" pin=1"/></net>

<net id="1321"><net_src comp="1294" pin="4"/><net_sink comp="1314" pin=2"/></net>

<net id="1326"><net_src comp="20" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="279" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="22" pin="0"/><net_sink comp="1328" pin=0"/></net>

<net id="1336"><net_src comp="186" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1341"><net_src comp="199" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1346"><net_src comp="194" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1349"><net_src comp="1343" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1353"><net_src comp="230" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1359"><net_src comp="236" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1364"><net_src comp="208" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1369"><net_src comp="253" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1374"><net_src comp="217" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="1379"><net_src comp="261" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1385"><net_src comp="266" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1390"><net_src comp="230" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1396"><net_src comp="236" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1401"><net_src comp="194" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1404"><net_src comp="1398" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1408"><net_src comp="271" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1410"><net_src comp="1405" pin="1"/><net_sink comp="331" pin=3"/></net>

<net id="1411"><net_src comp="1405" pin="1"/><net_sink comp="331" pin=5"/></net>

<net id="1412"><net_src comp="1405" pin="1"/><net_sink comp="331" pin=7"/></net>

<net id="1416"><net_src comp="279" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1422"><net_src comp="293" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1424"><net_src comp="1419" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1428"><net_src comp="304" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1433"><net_src comp="316" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1438"><net_src comp="1322" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1444"><net_src comp="358" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1449"><net_src comp="369" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1454"><net_src comp="375" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1459"><net_src comp="382" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1464"><net_src comp="393" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1469"><net_src comp="399" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1475"><net_src comp="414" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1478"><net_src comp="1472" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1482"><net_src comp="421" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1487"><net_src comp="436" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1492"><net_src comp="1328" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1498"><net_src comp="446" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1503"><net_src comp="452" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1509"><net_src comp="460" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1511"><net_src comp="1506" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1512"><net_src comp="1506" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1516"><net_src comp="466" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1521"><net_src comp="472" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1523"><net_src comp="1518" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1527"><net_src comp="480" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1532"><net_src comp="484" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1537"><net_src comp="495" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1542"><net_src comp="505" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1547"><net_src comp="516" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1552"><net_src comp="529" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1557"><net_src comp="534" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1563"><net_src comp="545" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1568"><net_src comp="550" pin="3"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1570"><net_src comp="1565" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1574"><net_src comp="561" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1579"><net_src comp="566" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1581"><net_src comp="1576" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1585"><net_src comp="581" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1590"><net_src comp="598" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1595"><net_src comp="440" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1600"><net_src comp="608" pin="4"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1605"><net_src comp="625" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1610"><net_src comp="499" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1615"><net_src comp="640" pin="4"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1620"><net_src comp="520" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1625"><net_src comp="650" pin="4"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1630"><net_src comp="635" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1635"><net_src comp="683" pin="1"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1640"><net_src comp="693" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1645"><net_src comp="585" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1650"><net_src comp="699" pin="4"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1655"><net_src comp="660" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1660"><net_src comp="665" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1665"><net_src comp="716" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1667"><net_src comp="1662" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1668"><net_src comp="1662" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1669"><net_src comp="1662" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1670"><net_src comp="1662" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1674"><net_src comp="733" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1679"><net_src comp="739" pin="4"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1684"><net_src comp="749" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1686"><net_src comp="1681" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1690"><net_src comp="602" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1695"><net_src comp="762" pin="4"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1700"><net_src comp="785" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="840" pin=2"/></net>

<net id="1705"><net_src comp="795" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1710"><net_src comp="814" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="1715"><net_src comp="824" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1720"><net_src comp="830" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1725"><net_src comp="757" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1730"><net_src comp="853" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1735"><net_src comp="858" pin="4"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1740"><net_src comp="868" pin="3"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1742"><net_src comp="1737" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1746"><net_src comp="629" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1751"><net_src comp="876" pin="4"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1756"><net_src comp="899" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1761"><net_src comp="904" pin="4"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1766"><net_src comp="914" pin="3"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1768"><net_src comp="1763" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1772"><net_src comp="942" pin="3"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="1777"><net_src comp="963" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="994" pin=2"/></net>

<net id="1782"><net_src comp="973" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1787"><net_src comp="835" pin="2"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1792"><net_src comp="979" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1797"><net_src comp="989" pin="2"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1802"><net_src comp="1007" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1807"><net_src comp="1012" pin="4"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1812"><net_src comp="1022" pin="3"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1814"><net_src comp="1809" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1818"><net_src comp="1043" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="1127" pin=2"/></net>

<net id="1823"><net_src comp="1053" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1828"><net_src comp="1079" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1833"><net_src comp="984" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1838"><net_src comp="1107" pin="3"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1843"><net_src comp="1115" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="1845"><net_src comp="1840" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1846"><net_src comp="1840" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="1847"><net_src comp="1840" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="1848"><net_src comp="1840" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="1849"><net_src comp="1840" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1850"><net_src comp="1840" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="1854"><net_src comp="1122" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1859"><net_src comp="1140" pin="2"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1864"><net_src comp="1145" pin="4"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1869"><net_src comp="1155" pin="3"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1871"><net_src comp="1866" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1875"><net_src comp="1176" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1225" pin=2"/></net>

<net id="1880"><net_src comp="1186" pin="2"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1885"><net_src comp="1212" pin="3"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1890"><net_src comp="1220" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1895"><net_src comp="1238" pin="2"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1900"><net_src comp="1243" pin="4"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1905"><net_src comp="1253" pin="3"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1907"><net_src comp="1902" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1911"><net_src comp="1281" pin="3"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1916"><net_src comp="1289" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="1921"><net_src comp="1314" pin="3"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="177" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_V | {21 22 23 24 25 26 27 28 29 30 31 32 }
 - Input state : 
	Port: mixer : regs_in_V | {1 2 3 4 5 }
  - Chain level:
	State 1
		regs_in_V_load_1 : 1
	State 2
		regs_in_V_load : 1
	State 3
		regs_in_V_load_2 : 1
	State 4
		regs_in_V_load_3 : 1
	State 5
		tmp_17 : 1
		tmp_6 : 1
	State 6
		tmp_38 : 1
	State 7
		tmp_19 : 1
		tmp_36 : 1
		p_shl_cast : 1
		tmp_7 : 2
		tmp_52 : 2
		tmp_20_cast1 : 1
		p_Val2_8_2 : 2
		tmp_74 : 3
	State 8
		p_Val2_4_cast : 1
		tmp_10 : 2
		sext3_cast : 1
		mul2 : 2
		p_Val2_8_8 : 1
		tmp_86 : 2
	State 9
		p_Val2_8_s : 1
		tmp_46 : 2
		sext2_cast : 1
		mul3 : 2
	State 10
		sext1_cast : 1
		mul1 : 2
		p_Val2_8_4 : 1
		tmp_78 : 2
		p_Val2_8_6 : 1
		tmp_82 : 2
		p_Val2_8_1 : 1
		tmp_90 : 2
	State 11
		sext4_cast : 1
		mul4 : 2
	State 12
		sext5_cast : 1
		mul5 : 2
	State 13
		tmp_76 : 1
		sext_cast : 1
		mul : 2
	State 14
		tmp_88 : 1
	State 15
		tmp_49 : 1
	State 16
		tmp_55 : 1
		tmp_57 : 2
		neg_ti2 : 3
		tmp_80 : 1
	State 17
		tmp_16_cast : 1
		tmp_15_1 : 1
		tmp_186_1_cast : 2
		p_Val2_11_1 : 3
		scaled_power_V_1 : 4
		tmp_77 : 4
		tmp_84 : 1
		tmp_67 : 1
		tmp_69 : 2
		neg_ti9 : 3
	State 18
		tmp_48 : 1
		tmp_51 : 2
		neg_ti1 : 3
		tmp_15_4 : 1
		tmp_186_4_cast : 2
		p_Val2_11_4 : 3
		scaled_power_V_4 : 4
		tmp_89 : 4
		tmp_92 : 1
	State 19
		tmp_14 : 1
		tmp_17_cast : 2
		p_Val2_s_8 : 3
		scaled_power_V : 4
		tmp_53 : 4
		tmp_59 : 1
		tmp_61 : 2
		neg_ti3 : 3
	State 20
		tmp_15_2 : 1
		tmp_186_2_cast : 2
		p_Val2_11_2 : 3
		scaled_power_V_2 : 4
		tmp_81 : 4
		tmp_63 : 1
		tmp_65 : 2
		neg_ti4 : 3
	State 21
		m_V_addr_req : 1
		tmp_15_3 : 1
		tmp_186_3_cast : 2
		p_Val2_11_3 : 3
		scaled_power_V_3 : 4
		tmp_85 : 4
		tmp_71 : 1
		tmp_73 : 2
		neg_ti : 3
	State 22
		tmp_15_5 : 1
		tmp_186_5_cast : 2
		p_Val2_11_5 : 3
		scaled_power_V_5 : 4
		tmp_93 : 4
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_7_fu_369       |    0    |    0    |    38   |
|          |     p_Val2_8_8_fu_446     |    0    |    0    |    39   |
|          |     p_Val2_8_s_fu_466     |    0    |    0    |    39   |
|          |       tmp_28_fu_484       |    0    |    0    |    39   |
|          |       tmp_33_fu_505       |    0    |    0    |    39   |
|          |     p_Val2_8_4_fu_529     |    0    |    0    |    39   |
|          |         grp_fu_635        |    0    |   442   |   101   |
|          |         grp_fu_660        |    0    |   446   |   102   |
|    sub   |         grp_fu_665        |    0    |   446   |   102   |
|          |       neg_ti2_fu_693      |    0    |    0    |    38   |
|          |         grp_fu_757        |    0    |   446   |   102   |
|          |       neg_ti9_fu_795      |    0    |    0    |    39   |
|          |       neg_ti1_fu_824      |    0    |    0    |    39   |
|          |         grp_fu_835        |    0    |   446   |   102   |
|          |       neg_ti3_fu_973      |    0    |    0    |    39   |
|          |         grp_fu_984        |    0    |   446   |   102   |
|          |      neg_ti4_fu_1053      |    0    |    0    |    39   |
|          |       neg_ti_fu_1186      |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_440        |    9    |   406   |   113   |
|          |         grp_fu_499        |    9    |   406   |   113   |
|          |         grp_fu_520        |    9    |   406   |   113   |
|    mul   |         grp_fu_585        |    9    |   406   |   113   |
|          |         grp_fu_602        |    9    |   406   |   113   |
|          |         grp_fu_629        |    9    |   406   |   113   |
|          |        grp_fu_1322        |    1    |    0    |    0    |
|          |        grp_fu_1328        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | p_regs_in_V_load_1_fu_242 |    0    |    0    |    16   |
|          |      p_Val2_1_fu_253      |    0    |    0    |    16   |
|          |  p_regs_in_V_load_fu_282  |    0    |    0    |    16   |
|          |      p_Val2_s_fu_293      |    0    |    0    |    16   |
|          |       tmp_37_fu_309       |    0    |    0    |    16   |
|          |       tmp_38_fu_316       |    0    |    0    |    16   |
|          |       tmp_52_fu_375       |    0    |    0    |    16   |
|          |       tmp_57_fu_686       |    0    |    0    |    49   |
|          |       tmp_22_fu_720       |    0    |    0    |    49   |
|          |       tmp_69_fu_788       |    0    |    0    |    49   |
|          |       tmp_51_fu_817       |    0    |    0    |    49   |
|          |       tmp_31_fu_840       |    0    |    0    |    49   |
|          |       tmp_11_fu_886       |    0    |    0    |    49   |
|          |    phitmp_1_cast_fu_931   |    0    |    0    |    16   |
|          |     p_Val2_12_1_fu_942    |    0    |    0    |    16   |
|  select  |       tmp_61_fu_966       |    0    |    0    |    49   |
|          |       tmp_26_fu_994       |    0    |    0    |    49   |
|          |       tmp_65_fu_1046      |    0    |    0    |    49   |
|          |   phitmp_4_cast_fu_1068   |    0    |    0    |    16   |
|          |    p_Val2_12_4_fu_1079    |    0    |    0    |    16   |
|          |    phitmp_cast_fu_1096    |    0    |    0    |    16   |
|          |      p_Val2_5_fu_1107     |    0    |    0    |    16   |
|          |       tmp_29_fu_1127      |    0    |    0    |    49   |
|          |       tmp_73_fu_1179      |    0    |    0    |    49   |
|          |   phitmp_2_cast_fu_1201   |    0    |    0    |    16   |
|          |    p_Val2_12_2_fu_1212    |    0    |    0    |    16   |
|          |       tmp_34_fu_1225      |    0    |    0    |    49   |
|          |   phitmp_3_cast_fu_1270   |    0    |    0    |    16   |
|          |    p_Val2_12_3_fu_1281    |    0    |    0    |    16   |
|          |   phitmp_5_cast_fu_1303   |    0    |    0    |    16   |
|          |    p_Val2_12_5_fu_1314    |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_19_fu_347       |    0    |    0    |    23   |
|          |     p_Val2_8_2_fu_393     |    0    |    0    |    38   |
|          |       tmp_10_fu_421       |    0    |    0    |    39   |
|          |       tmp_25_fu_480       |    0    |    0    |    39   |
|          |     p_Val2_8_6_fu_545     |    0    |    0    |    39   |
|    add   |     p_Val2_8_1_fu_561     |    0    |    0    |    39   |
|          |     p_Val2_11_1_fu_733    |    0    |    0    |    62   |
|          |     p_Val2_11_4_fu_853    |    0    |    0    |    62   |
|          |     p_Val2_s_8_fu_899     |    0    |    0    |    62   |
|          |    p_Val2_11_2_fu_1007    |    0    |    0    |    62   |
|          |    p_Val2_11_3_fu_1140    |    0    |    0    |    62   |
|          |    p_Val2_11_5_fu_1238    |    0    |    0    |    62   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_230        |    0    |    0    |    13   |
|          |         grp_fu_236        |    0    |    0    |    13   |
|          |         tmp_fu_261        |    0    |    0    |    13   |
|          |        tmp_1_fu_266       |    0    |    0    |    13   |
|          |        tmp_2_fu_304       |    0    |    0    |    13   |
|   icmp   |      tmp_22_1_fu_830      |    0    |    0    |    18   |
|          |      tmp_22_4_fu_979      |    0    |    0    |    18   |
|          |       tmp_21_fu_989       |    0    |    0    |    18   |
|          |      tmp_22_2_fu_1122     |    0    |    0    |    18   |
|          |      tmp_22_3_fu_1220     |    0    |    0    |    18   |
|          |      tmp_22_5_fu_1289     |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_s_fu_249       |    0    |    0    |    8    |
|          |        tmp_3_fu_289       |    0    |    0    |    8    |
|          |       tmp_13_fu_300       |    0    |    0    |    8    |
|          |       tmp_36_fu_353       |    0    |    0    |    8    |
|    or    |       tmp_41_fu_938       |    0    |    0    |    8    |
|          |       tmp_44_fu_1075      |    0    |    0    |    8    |
|          |       tmp_40_fu_1103      |    0    |    0    |    8    |
|          |       tmp_42_fu_1208      |    0    |    0    |    8    |
|          |       tmp_43_fu_1277      |    0    |    0    |    8    |
|          |       tmp_45_fu_1310      |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_130   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | StgValue_250_write_fu_137 |    0    |    0    |    0    |
|          | StgValue_262_write_fu_145 |    0    |    0    |    0    |
|   write  | StgValue_268_write_fu_153 |    0    |    0    |    0    |
|          | StgValue_273_write_fu_161 |    0    |    0    |    0    |
|          | StgValue_274_write_fu_169 |    0    |    0    |    0    |
|          | StgValue_275_write_fu_177 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_17_fu_271       |    0    |    0    |    0    |
|          |       tmp_15_fu_324       |    0    |    0    |    0    |
|          |       tmp_74_fu_399       |    0    |    0    |    0    |
|          |       tmp_86_fu_452       |    0    |    0    |    0    |
|          |       tmp_46_fu_472       |    0    |    0    |    0    |
|          |       tmp_78_fu_534       |    0    |    0    |    0    |
| bitselect|       tmp_82_fu_550       |    0    |    0    |    0    |
|          |       tmp_90_fu_566       |    0    |    0    |    0    |
|          |       tmp_77_fu_749       |    0    |    0    |    0    |
|          |       tmp_89_fu_868       |    0    |    0    |    0    |
|          |       tmp_53_fu_914       |    0    |    0    |    0    |
|          |       tmp_81_fu_1022      |    0    |    0    |    0    |
|          |       tmp_85_fu_1155      |    0    |    0    |    0    |
|          |       tmp_93_fu_1253      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_3_cast_fu_279     |    0    |    0    |    0    |
|          |     p_shl_cast_fu_365     |    0    |    0    |    0    |
|          |    tmp_20_cast1_fu_389    |    0    |    0    |    0    |
|          |    p_Val2_4_cast_fu_414   |    0    |    0    |    0    |
|          |     tmp_7_cast_fu_418     |    0    |    0    |    0    |
|          |     tmp_20_cast_fu_426    |    0    |    0    |    0    |
|          |     sext3_cast_fu_436     |    0    |    0    |    0    |
|          |     p_shl_cast2_fu_460    |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_463    |    0    |    0    |    0    |
|          |     sext2_cast_fu_495     |    0    |    0    |    0    |
|          |     sext1_cast_fu_516     |    0    |    0    |    0    |
|          |     tmp_25_cast_fu_526    |    0    |    0    |    0    |
|          |     tmp_28_cast_fu_542    |    0    |    0    |    0    |
|          |     tmp_33_cast_fu_558    |    0    |    0    |    0    |
|          |     sext4_cast_fu_581     |    0    |    0    |    0    |
|          |     sext5_cast_fu_598     |    0    |    0    |    0    |
|          |      sext_cast_fu_625     |    0    |    0    |    0    |
|   sext   |       tmp_55_fu_679       |    0    |    0    |    0    |
|          |       tmp_56_fu_683       |    0    |    0    |    0    |
|          |      tmp_15_1_fu_725      |    0    |    0    |    0    |
|          |       tmp_67_fu_781       |    0    |    0    |    0    |
|          |       tmp_68_fu_785       |    0    |    0    |    0    |
|          |       tmp_48_fu_810       |    0    |    0    |    0    |
|          |       tmp_50_fu_814       |    0    |    0    |    0    |
|          |      tmp_15_4_fu_845      |    0    |    0    |    0    |
|          |       tmp_14_fu_891       |    0    |    0    |    0    |
|          |       tmp_59_fu_959       |    0    |    0    |    0    |
|          |       tmp_60_fu_963       |    0    |    0    |    0    |
|          |      tmp_15_2_fu_999      |    0    |    0    |    0    |
|          |       tmp_63_fu_1039      |    0    |    0    |    0    |
|          |       tmp_64_fu_1043      |    0    |    0    |    0    |
|          |      tmp_15_3_fu_1132     |    0    |    0    |    0    |
|          |       tmp_71_fu_1172      |    0    |    0    |    0    |
|          |       tmp_72_fu_1176      |    0    |    0    |    0    |
|          |      tmp_15_5_fu_1230     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_18_fu_331       |    0    |    0    |    0    |
|          |        p_shl_fu_358       |    0    |    0    |    0    |
|          |       tmp_20_fu_382       |    0    |    0    |    0    |
|          |      p_Val2_4_fu_407      |    0    |    0    |    0    |
|          |       tmp_54_fu_429       |    0    |    0    |    0    |
|bitconcatenate|       tmp_66_fu_488       |    0    |    0    |    0    |
|          |       tmp_39_fu_509       |    0    |    0    |    0    |
|          |       tmp_58_fu_574       |    0    |    0    |    0    |
|          |       tmp_62_fu_591       |    0    |    0    |    0    |
|          |       tmp_70_fu_618       |    0    |    0    |    0    |
|          |       tmp_16_fu_709       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_76_fu_608       |    0    |    0    |    0    |
|          |       tmp_88_fu_640       |    0    |    0    |    0    |
|          |       tmp_49_fu_650       |    0    |    0    |    0    |
|          |       tmp_75_fu_670       |    0    |    0    |    0    |
|          |       tmp_80_fu_699       |    0    |    0    |    0    |
|          |  scaled_power_V_1_fu_739  |    0    |    0    |    0    |
|          |       tmp_84_fu_762       |    0    |    0    |    0    |
|          |       tmp_87_fu_772       |    0    |    0    |    0    |
|          |       tmp_47_fu_801       |    0    |    0    |    0    |
|          |  scaled_power_V_4_fu_858  |    0    |    0    |    0    |
|          |       tmp_92_fu_876       |    0    |    0    |    0    |
|partselect|   scaled_power_V_fu_904   |    0    |    0    |    0    |
|          |       tmp_23_fu_922       |    0    |    0    |    0    |
|          |       tmp_79_fu_950       |    0    |    0    |    0    |
|          |  scaled_power_V_2_fu_1012 |    0    |    0    |    0    |
|          |       tmp_83_fu_1030      |    0    |    0    |    0    |
|          |       tmp_32_fu_1059      |    0    |    0    |    0    |
|          |       tmp_12_fu_1087      |    0    |    0    |    0    |
|          |  scaled_power_V_3_fu_1145 |    0    |    0    |    0    |
|          |       tmp_91_fu_1163      |    0    |    0    |    0    |
|          |       tmp_27_fu_1192      |    0    |    0    |    0    |
|          |  scaled_power_V_5_fu_1243 |    0    |    0    |    0    |
|          |       tmp_30_fu_1261      |    0    |    0    |    0    |
|          |       tmp_35_fu_1294      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_16_cast_fu_716    |    0    |    0    |    0    |
|          |   tmp_186_1_cast_fu_729   |    0    |    0    |    0    |
|          |   tmp_186_4_cast_fu_849   |    0    |    0    |    0    |
|   zext   |     tmp_17_cast_fu_895    |    0    |    0    |    0    |
|          |   tmp_186_2_cast_fu_1003  |    0    |    0    |    0    |
|          |   tmp_186_3_cast_fu_1136  |    0    |    0    |    0    |
|          |   tmp_186_5_cast_fu_1234  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    56   |   5108  |   3489  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    m_V_addr_reg_1840    |   16   |
|      mul1_reg_1617      |   98   |
|      mul2_reg_1592      |   97   |
|      mul3_reg_1607      |   98   |
|      mul4_reg_1642      |   98   |
|      mul5_reg_1687      |   98   |
|       mul_reg_1743      |   98   |
|    neg_mul1_reg_1657    |   98   |
|    neg_mul2_reg_1627    |   97   |
|    neg_mul3_reg_1722    |   98   |
|    neg_mul4_reg_1652    |   98   |
|    neg_mul5_reg_1784    |   98   |
|     neg_mul_reg_1830    |   98   |
|     neg_ti1_reg_1712    |   49   |
|     neg_ti2_reg_1637    |   49   |
|     neg_ti3_reg_1779    |   49   |
|     neg_ti4_reg_1820    |   49   |
|     neg_ti9_reg_1702    |   49   |
|     neg_ti_reg_1877     |   49   |
|   p_Val2_11_1_reg_1671  |   56   |
|   p_Val2_11_2_reg_1799  |   56   |
|   p_Val2_11_3_reg_1856  |   56   |
|   p_Val2_11_4_reg_1727  |   56   |
|   p_Val2_11_5_reg_1892  |   56   |
|   p_Val2_12_1_reg_1769  |   16   |
|   p_Val2_12_2_reg_1882  |   16   |
|   p_Val2_12_3_reg_1908  |   16   |
|   p_Val2_12_4_reg_1825  |   16   |
|   p_Val2_12_5_reg_1918  |   16   |
|    p_Val2_1_reg_1366    |   16   |
|  p_Val2_4_cast_reg_1472 |   32   |
|    p_Val2_5_reg_1835    |   16   |
|   p_Val2_8_1_reg_1571   |   33   |
|   p_Val2_8_2_reg_1461   |   32   |
|   p_Val2_8_4_reg_1549   |   33   |
|   p_Val2_8_6_reg_1560   |   33   |
|   p_Val2_8_8_reg_1495   |   33   |
|   p_Val2_8_s_reg_1513   |   33   |
|   p_Val2_s_8_reg_1753   |   56   |
|    p_Val2_s_reg_1419    |   16   |
|   p_shl_cast2_reg_1506  |   33   |
|      p_shl_reg_1441     |   31   |
|         reg_226         |   16   |
|regs_in_V_addr_1_reg_1333|    2   |
|regs_in_V_addr_2_reg_1361|    2   |
|regs_in_V_addr_3_reg_1371|    2   |
| regs_in_V_addr_reg_1338 |    2   |
|regs_in_V_load_3_reg_1398|   16   |
| regs_in_V_load_reg_1343 |   16   |
|scaled_power_V_1_reg_1676|   19   |
|scaled_power_V_2_reg_1804|   19   |
|scaled_power_V_3_reg_1861|   19   |
|scaled_power_V_4_reg_1732|   19   |
|scaled_power_V_5_reg_1897|   19   |
| scaled_power_V_reg_1758 |   19   |
|   sext1_cast_reg_1544   |   98   |
|   sext2_cast_reg_1534   |   98   |
|   sext3_cast_reg_1484   |   97   |
|   sext4_cast_reg_1582   |   98   |
|   sext5_cast_reg_1587   |   98   |
|    sext_cast_reg_1602   |   98   |
|     tmp_10_reg_1479     |   32   |
|   tmp_16_cast_reg_1662  |   56   |
|     tmp_17_reg_1405     |    1   |
|      tmp_1_reg_1382     |    1   |
|     tmp_20_reg_1456     |   31   |
|     tmp_21_reg_1794     |    1   |
|    tmp_22_1_reg_1717    |    1   |
|    tmp_22_2_reg_1851    |    1   |
|    tmp_22_3_reg_1887    |    1   |
|    tmp_22_4_reg_1789    |    1   |
|    tmp_22_5_reg_1913    |    1   |
|     tmp_24_reg_1489     |   32   |
|     tmp_25_reg_1524     |   32   |
|     tmp_28_reg_1529     |   32   |
|      tmp_2_reg_1425     |    1   |
|     tmp_33_reg_1539     |   32   |
|     tmp_38_reg_1430     |   16   |
|   tmp_3_cast_reg_1413   |   32   |
|     tmp_46_reg_1518     |    1   |
|     tmp_49_reg_1622     |   32   |
|      tmp_4_reg_1350     |    1   |
|     tmp_50_reg_1707     |   49   |
|     tmp_52_reg_1451     |   16   |
|     tmp_53_reg_1763     |    1   |
|     tmp_56_reg_1632     |   49   |
|      tmp_5_reg_1356     |    1   |
|     tmp_60_reg_1774     |   49   |
|     tmp_64_reg_1815     |   49   |
|     tmp_68_reg_1697     |   49   |
|      tmp_6_reg_1435     |   32   |
|     tmp_72_reg_1872     |   49   |
|     tmp_74_reg_1466     |    1   |
|     tmp_76_reg_1597     |   31   |
|     tmp_77_reg_1681     |    1   |
|     tmp_78_reg_1554     |    1   |
|      tmp_7_reg_1446     |   32   |
|     tmp_80_reg_1647     |   32   |
|     tmp_81_reg_1809     |    1   |
|     tmp_82_reg_1565     |    1   |
|     tmp_84_reg_1692     |   32   |
|     tmp_85_reg_1866     |    1   |
|     tmp_86_reg_1500     |    1   |
|     tmp_88_reg_1612     |   32   |
|     tmp_89_reg_1737     |    1   |
|      tmp_8_reg_1387     |    1   |
|     tmp_90_reg_1576     |    1   |
|     tmp_92_reg_1748     |   32   |
|     tmp_93_reg_1902     |    1   |
|      tmp_9_reg_1393     |    1   |
|       tmp_reg_1376      |    1   |
+-------------------------+--------+
|          Total          |  3884  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_130 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_130 |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_194  |  p0  |   8  |   2  |   16   ||    41   |
|      grp_fu_440      |  p1  |   2  |  47  |   94   ||    9    |
|      grp_fu_499      |  p1  |   2  |  48  |   96   ||    9    |
|      grp_fu_520      |  p1  |   2  |  48  |   96   ||    9    |
|      grp_fu_585      |  p1  |   2  |  48  |   96   ||    9    |
|      grp_fu_602      |  p1  |   2  |  48  |   96   ||    9    |
|      grp_fu_629      |  p1  |   2  |  48  |   96   ||    9    |
|      grp_fu_1322     |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   656  || 17.9224 ||   113   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   56   |    -   |  5108  |  3489  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   113  |
|  Register |    -   |    -   |  3884  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   56   |   17   |  8992  |  3602  |
+-----------+--------+--------+--------+--------+
