 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : system_TOP
Version: K-2015.06
Date   : Thu Aug 29 00:22:05 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: alu/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[6]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[6]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/alu_out_reg[7]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[7]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[5]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[5]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/alu_out_reg[6]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[6]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[4]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[4]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/alu_out_reg[5]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[5]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[3]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/alu_out_reg[4]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[4]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[2]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/alu_out_reg[3]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/out_valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[15]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[15]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/out_valid_reg/SI (SDFFRQX2M)         0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/out_valid_reg/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[14]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[14]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/alu_out_reg[15]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[15]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[13]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[13]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/alu_out_reg[14]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[14]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[12]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[12]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/alu_out_reg[13]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[13]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[11]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[11]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/alu_out_reg[12]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[12]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[10]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[10]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/alu_out_reg[11]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[11]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[9]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[9]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/alu_out_reg[10]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[10]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[1]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/alu_out_reg[2]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[0]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/alu_out_reg[1]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: alu/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[7]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[7]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/alu_out_reg[8]/SI (SDFFRQX1M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[8]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: alu/alu_out_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[8]/CK (SDFFRQX1M)        0.00       0.00 r
  alu/alu_out_reg[8]/Q (SDFFRQX1M)         0.39       0.39 r
  alu/alu_out_reg[9]/SI (SDFFRQX2M)        0.00       0.39 r
  data arrival time                                   0.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[9]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.19      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: alu/alu_out_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[12]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[12]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/U124/Y (AOI22X1M)                    0.11       0.48 f
  alu/U123/Y (NAND2X2M)                    0.06       0.54 r
  alu/alu_out_reg[12]/D (SDFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[12]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: alu/alu_out_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[10]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[10]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/U122/Y (AOI22X1M)                    0.11       0.48 f
  alu/U121/Y (NAND2X2M)                    0.06       0.54 r
  alu/alu_out_reg[10]/D (SDFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[10]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: alu/alu_out_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[14]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[14]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/U126/Y (AOI22X1M)                    0.11       0.48 f
  alu/U125/Y (NAND2X2M)                    0.06       0.54 r
  alu/alu_out_reg[14]/D (SDFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[14]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: alu/alu_out_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[9]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[9]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/U120/Y (AOI22X1M)                    0.11       0.48 f
  alu/U119/Y (NAND2X2M)                    0.06       0.54 r
  alu/alu_out_reg[9]/D (SDFFRQX2M)         0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[9]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: alu/alu_out_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[15]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[15]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/U128/Y (AOI22X1M)                    0.11       0.48 f
  alu/U127/Y (NAND2X2M)                    0.06       0.54 r
  alu/alu_out_reg[15]/D (SDFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[15]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: alu/alu_out_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[13]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[13]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/U92/Y (AOI22X1M)                     0.11       0.48 f
  alu/U91/Y (NAND2X2M)                     0.06       0.54 r
  alu/alu_out_reg[13]/D (SDFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[13]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: alu/alu_out_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[11]/CK (SDFFRQX2M)       0.00       0.00 r
  alu/alu_out_reg[11]/Q (SDFFRQX2M)        0.37       0.37 r
  alu/U90/Y (AOI22X1M)                     0.11       0.48 f
  alu/U89/Y (NAND2X2M)                     0.06       0.54 r
  alu/alu_out_reg[11]/D (SDFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[11]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: alu/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[1]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/U88/Y (AOI222X1M)                    0.10       0.46 f
  alu/U49/Y (NAND4X2M)                     0.08       0.54 r
  alu/alu_out_reg[1]/D (SDFFRQX2M)         0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: alu/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[0]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/U87/Y (AOI222X1M)                    0.10       0.46 f
  alu/U99/Y (NAND4X2M)                     0.08       0.54 r
  alu/alu_out_reg[0]/D (SDFFRQX2M)         0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[0]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: alu/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[6]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[6]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/U97/Y (AOI22X1M)                     0.11       0.48 f
  alu/U53/Y (NAND4X2M)                     0.08       0.55 r
  alu/alu_out_reg[6]/D (SDFFRQX2M)         0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[6]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: alu/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[5]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[5]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/U96/Y (AOI22X1M)                     0.11       0.48 f
  alu/U115/Y (NAND4X2M)                    0.08       0.55 r
  alu/alu_out_reg[5]/D (SDFFRQX2M)         0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[5]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: alu/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[4]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[4]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/U95/Y (AOI22X1M)                     0.11       0.48 f
  alu/U111/Y (NAND4X2M)                    0.08       0.55 r
  alu/alu_out_reg[4]/D (SDFFRQX2M)         0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[4]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: alu/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[3]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/U94/Y (AOI22X1M)                     0.11       0.48 f
  alu/U107/Y (NAND4X2M)                    0.08       0.55 r
  alu/alu_out_reg[3]/D (SDFFRQX2M)         0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: alu/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[2]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/U93/Y (AOI22X1M)                     0.11       0.48 f
  alu/U103/Y (NAND4X2M)                    0.08       0.55 r
  alu/alu_out_reg[2]/D (SDFFRQX2M)         0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: alu/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[7]/CK (SDFFRQX2M)        0.00       0.00 r
  alu/alu_out_reg[7]/Q (SDFFRQX2M)         0.37       0.37 r
  alu/U98/Y (AOI22X1M)                     0.10       0.46 f
  alu/U129/Y (NAND4BX1M)                   0.09       0.56 r
  alu/alu_out_reg[7]/D (SDFFRQX2M)         0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[7]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: alu/alu_out_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: alu/alu_out_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu/alu_out_reg[8]/CK (SDFFRQX1M)        0.00       0.00 r
  alu/alu_out_reg[8]/Q (SDFFRQX1M)         0.39       0.39 r
  alu/U133/Y (OAI2B11X2M)                  0.21       0.60 r
  alu/alu_out_reg[8]/D (SDFFRQX1M)         0.00       0.60 r
  data arrival time                                   0.60

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  alu/alu_out_reg[8]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: sys_ctrl/address_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: sys_ctrl/address_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/address_reg[0]/CK (SDFFRX1M)                   0.00       0.00 r
  sys_ctrl/address_reg[0]/QN (SDFFRX1M)                   0.30       0.30 r
  sys_ctrl/address_reg[1]/SI (SDFFRQX2M)                  0.00       0.30 r
  data arrival time                                                  0.30

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl/address_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: sys_ctrl/address_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: sys_ctrl/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/address_reg[3]/CK (SDFFRX1M)                   0.00       0.00 r
  sys_ctrl/address_reg[3]/QN (SDFFRX1M)                   0.30       0.30 r
  sys_ctrl/current_state_reg[0]/SI (SDFFRQX2M)            0.00       0.30 r
  data arrival time                                                  0.30

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_ctrl/current_state_reg[0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: async_fifo/dut2/fifo_reg[15][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[15][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[15][1]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[15][1]/Q (SDFFRQX2M)           0.37       0.37 r
  async_fifo/dut2/fifo_reg[15][2]/SI (SDFFRHQX8M)         0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[15][2]/CK (SDFFRHQX8M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: async_fifo/dut2/fifo_reg[4][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[5][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[4][7]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[4][7]/Q (SDFFRQX2M)            0.37       0.37 r
  async_fifo/dut2/fifo_reg[5][0]/SI (SDFFRHQX8M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[5][0]/CK (SDFFRHQX8M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: register_file/reg_file_reg[12][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: register_file/reg_file_reg[12][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[12][4]/CK (SDFFRQX2M)        0.00       0.00 r
  register_file/reg_file_reg[12][4]/Q (SDFFRQX2M)         0.37       0.37 r
  register_file/reg_file_reg[12][5]/SI (SDFFRHQX8M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/reg_file_reg[12][5]/CK (SDFFRHQX8M)       0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: data_sync/dut1/enable_sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: data_sync/dut1/enable_sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/dut1/enable_sync_reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  data_sync/dut1/enable_sync_reg_reg[1]/Q (SDFFRQX2M)     0.34       0.34 r
  data_sync/dut1/enable_sync_reg_reg[0]/D (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/dut1/enable_sync_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: async_fifo/dut4/q1_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q2_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[4]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q1_reg[4]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut4/q2_reg[4]/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[4]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: async_fifo/dut4/q1_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q2_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[3]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q1_reg[3]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut4/q2_reg[3]/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[3]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: async_fifo/dut4/q1_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q2_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[2]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q1_reg[2]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut4/q2_reg[2]/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[2]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: async_fifo/dut4/q1_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q2_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[1]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q1_reg[1]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut4/q2_reg[1]/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: async_fifo/dut4/q1_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q2_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q1_reg[0]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut4/q2_reg[0]/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[0]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: async_fifo/dut5/q1_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q2_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q1_reg[0]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut5/q2_reg[0]/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[0]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: async_fifo/dut5/q1_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q2_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[1]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q1_reg[1]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut5/q2_reg[1]/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: async_fifo/dut5/q1_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q2_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[4]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q1_reg[4]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut5/q2_reg[4]/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[4]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: async_fifo/dut5/q1_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q2_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[3]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q1_reg[3]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut5/q2_reg[3]/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[3]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: async_fifo/dut5/q1_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q2_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[2]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q1_reg[2]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut5/q2_reg[2]/D (SDFFRQX2M)                 0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[2]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: pulse_gen/out_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: pulse_gen/q_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock SCAN_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pulse_gen/out_reg/CK (SDFFRQX2M)         0.00       0.00 r
  pulse_gen/out_reg/Q (SDFFRQX2M)          0.33       0.33 r
  pulse_gen/q_reg/SI (SDFFRQX2M)           0.00       0.33 r
  data arrival time                                   0.33

  clock SCAN_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  pulse_gen/q_reg/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ref_clk_rst_sync/syn_rst_reg_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ref_clk_rst_sync/syn_rst_reg_reg[2]/CK (SDFFRQX2M)      0.00       0.00 r
  ref_clk_rst_sync/syn_rst_reg_reg[2]/Q (SDFFRQX2M)       0.34       0.34 r
  ref_clk_rst_sync/test_so (rst_synchronizer_test_0)      0.00       0.34 r
  register_file/test_si1 (RF_test_1)                      0.00       0.34 r
  register_file/rddata_reg[0]/SI (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: data_sync/dut1/enable_sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: data_sync/dut2/out_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/dut1/enable_sync_reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  data_sync/dut1/enable_sync_reg_reg[1]/Q (SDFFRQX2M)     0.34       0.34 r
  data_sync/dut1/test_so (enable_sync_test_1)             0.00       0.34 r
  data_sync/dut2/test_si (pulse_gen_test_0)               0.00       0.34 r
  data_sync/dut2/out_reg/SI (SDFFRQX2M)                   0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/dut2/out_reg/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: async_fifo/dut4/q1_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q2_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[4]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q1_reg[4]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut4/q2_reg[0]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[0]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: async_fifo/dut4/q1_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q1_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[3]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q1_reg[3]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut4/q1_reg[4]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q1_reg[4]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: async_fifo/dut4/q1_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q1_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[2]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q1_reg[2]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut4/q1_reg[3]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q1_reg[3]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: async_fifo/dut4/q1_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q1_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[1]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q1_reg[1]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut4/q1_reg[2]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q1_reg[2]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: async_fifo/dut4/q1_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q1_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q1_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q1_reg[0]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut4/q1_reg[1]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q1_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: async_fifo/dut5/q1_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q2_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[4]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q1_reg[4]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut5/q2_reg[0]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[0]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: async_fifo/dut5/q1_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q1_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[3]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q1_reg[3]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut5/q1_reg[4]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q1_reg[4]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: async_fifo/dut5/q1_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q1_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[2]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q1_reg[2]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut5/q1_reg[3]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q1_reg[3]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: async_fifo/dut5/q1_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q1_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[1]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q1_reg[1]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut5/q1_reg[2]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q1_reg[2]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: async_fifo/dut5/q1_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q1_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q1_reg[0]/Q (SDFFRQX2M)                 0.34       0.34 r
  async_fifo/dut5/q1_reg[1]/SI (SDFFRQX2M)                0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q1_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: data_sync/dut1/enable_sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: data_sync/dut2/q_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/dut1/enable_sync_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  data_sync/dut1/enable_sync_reg_reg[0]/Q (SDFFRQX2M)     0.35       0.35 r
  data_sync/dut1/sync_bus_enable (enable_sync_test_1)     0.00       0.35 r
  data_sync/dut2/in (pulse_gen_test_0)                    0.00       0.35 r
  data_sync/dut2/q_reg/D (SDFFRQX2M)                      0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/dut2/q_reg/CK (SDFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ref_clk_rst_sync/syn_rst_reg_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: ref_clk_rst_sync/syn_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ref_clk_rst_sync/syn_rst_reg_reg[2]/CK (SDFFRQX2M)      0.00       0.00 r
  ref_clk_rst_sync/syn_rst_reg_reg[2]/Q (SDFFRQX2M)       0.34       0.34 r
  ref_clk_rst_sync/syn_rst_reg_reg[1]/D (SDFFRQX1M)       0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ref_clk_rst_sync/syn_rst_reg_reg[1]/CK (SDFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: uart_clk_rst_sync/syn_rst_reg_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: uart_clk_rst_sync/syn_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_clk_rst_sync/syn_rst_reg_reg[2]/CK (SDFFRQX2M)     0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[2]/Q (SDFFRQX2M)      0.34       0.34 r
  uart_clk_rst_sync/syn_rst_reg_reg[1]/D (SDFFRQX1M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_clk_rst_sync/syn_rst_reg_reg[1]/CK (SDFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: q1_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: q2_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock SCAN_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  q1_reg/CK (SDFFRQX2M)                    0.00       0.00 r
  q1_reg/Q (SDFFRQX2M)                     0.34       0.34 r
  q2_reg/D (SDFFRX1M)                      0.00       0.34 r
  data arrival time                                   0.34

  clock SCAN_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  q2_reg/CK (SDFFRX1M)                     0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ref_clk_rst_sync/syn_rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: ref_clk_rst_sync/syn_rst_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ref_clk_rst_sync/syn_rst_reg_reg[1]/CK (SDFFRQX1M)      0.00       0.00 r
  ref_clk_rst_sync/syn_rst_reg_reg[1]/Q (SDFFRQX1M)       0.36       0.36 r
  ref_clk_rst_sync/syn_rst_reg_reg[0]/D (SDFFRQX2M)       0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ref_clk_rst_sync/syn_rst_reg_reg[0]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: uart_clk_rst_sync/syn_rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: uart_clk_rst_sync/syn_rst_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_clk_rst_sync/syn_rst_reg_reg[1]/CK (SDFFRQX1M)     0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[1]/Q (SDFFRQX1M)      0.36       0.36 r
  uart_clk_rst_sync/syn_rst_reg_reg[0]/D (SDFFRQX2M)      0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_clk_rst_sync/syn_rst_reg_reg[0]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: data_sync/dut1/enable_sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: data_sync/dut1/enable_sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/dut1/enable_sync_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  data_sync/dut1/enable_sync_reg_reg[0]/Q (SDFFRQX2M)     0.35       0.35 r
  data_sync/dut1/enable_sync_reg_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/dut1/enable_sync_reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: register_file/rddata_reg[6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[6]/CK (SDFFRQX2M)              0.00       0.00 r
  register_file/rddata_reg[6]/Q (SDFFRQX2M)               0.36       0.36 r
  register_file/rddata_reg[7]/SI (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[7]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: register_file/rddata_reg[5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[5]/CK (SDFFRQX2M)              0.00       0.00 r
  register_file/rddata_reg[5]/Q (SDFFRQX2M)               0.36       0.36 r
  register_file/rddata_reg[6]/SI (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[6]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: register_file/rddata_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[4]/CK (SDFFRQX2M)              0.00       0.00 r
  register_file/rddata_reg[4]/Q (SDFFRQX2M)               0.36       0.36 r
  register_file/rddata_reg[5]/SI (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: register_file/rddata_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[3]/CK (SDFFRQX2M)              0.00       0.00 r
  register_file/rddata_reg[3]/Q (SDFFRQX2M)               0.36       0.36 r
  register_file/rddata_reg[4]/SI (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: register_file/rddata_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[2]/CK (SDFFRQX2M)              0.00       0.00 r
  register_file/rddata_reg[2]/Q (SDFFRQX2M)               0.36       0.36 r
  register_file/rddata_reg[3]/SI (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: register_file/rddata_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  register_file/rddata_reg[1]/Q (SDFFRQX2M)               0.36       0.36 r
  register_file/rddata_reg[2]/SI (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: register_file/rddata_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: register_file/rddata_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  register_file/rddata_reg[0]/Q (SDFFRQX2M)               0.36       0.36 r
  register_file/rddata_reg[1]/SI (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_reg[1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: register_file/rddata_reg[7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: register_file/rddata_valid_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/rddata_reg[7]/CK (SDFFRQX2M)              0.00       0.00 r
  register_file/rddata_reg[7]/Q (SDFFRQX2M)               0.36       0.36 r
  register_file/rddata_valid_reg/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  register_file/rddata_valid_reg/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ref_clk_rst_sync/syn_rst_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: ref_clk_rst_sync/syn_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ref_clk_rst_sync/syn_rst_reg_reg[0]/CK (SDFFRQX2M)      0.00       0.00 r
  ref_clk_rst_sync/syn_rst_reg_reg[0]/Q (SDFFRQX2M)       0.34       0.34 r
  ref_clk_rst_sync/syn_rst_reg_reg[1]/SI (SDFFRQX1M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ref_clk_rst_sync/syn_rst_reg_reg[1]/CK (SDFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: uart_clk_rst_sync/syn_rst_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: uart_clk_rst_sync/syn_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_clk_rst_sync/syn_rst_reg_reg[0]/CK (SDFFRQX2M)     0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[0]/Q (SDFFRQX2M)      0.34       0.34 r
  uart_clk_rst_sync/syn_rst_reg_reg[1]/SI (SDFFRQX1M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_clk_rst_sync/syn_rst_reg_reg[1]/CK (SDFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: pulse_gen/q_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: q1_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/q_reg/CK (SDFFRQX2M)                          0.00       0.00 r
  pulse_gen/q_reg/Q (SDFFRQX2M)                           0.36       0.36 r
  pulse_gen/test_so (pulse_gen_test_1)                    0.00       0.36 r
  q1_reg/SI (SDFFRQX2M)                                   0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  q1_reg/CK (SDFFRQX2M)                                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: data_sync/dut2/q_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: data_sync/dut3/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/dut2/q_reg/CK (SDFFRQX2M)                     0.00       0.00 r
  data_sync/dut2/q_reg/Q (SDFFRQX2M)                      0.36       0.36 r
  data_sync/dut2/test_so (pulse_gen_test_0)               0.00       0.36 r
  data_sync/dut3/test_si (enabled_ff_test_1)              0.00       0.36 r
  data_sync/dut3/sync_bus_reg[0]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/dut3/sync_bus_reg[0]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: async_fifo/dut4/q2_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q2_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q2_reg[3]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q2_reg[3]/Q (SDFFRQX2M)                 0.36       0.36 r
  async_fifo/dut4/q2_reg[4]/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[4]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: async_fifo/dut4/q2_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q2_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q2_reg[2]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q2_reg[2]/Q (SDFFRQX2M)                 0.36       0.36 r
  async_fifo/dut4/q2_reg[3]/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[3]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: async_fifo/dut4/q2_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q2_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q2_reg[1]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q2_reg[1]/Q (SDFFRQX2M)                 0.36       0.36 r
  async_fifo/dut4/q2_reg[2]/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[2]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: async_fifo/dut4/q2_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut4/q2_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q2_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q2_reg[0]/Q (SDFFRQX2M)                 0.36       0.36 r
  async_fifo/dut4/q2_reg[1]/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut4/q2_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: async_fifo/dut4/q2_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q1_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut4/q2_reg[4]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut4/q2_reg[4]/Q (SDFFRQX2M)                 0.36       0.36 r
  async_fifo/dut4/q2[4] (synchronizer_test_0)             0.00       0.36 r
  async_fifo/dut5/test_si (synchronizer_test_1)           0.00       0.36 r
  async_fifo/dut5/q1_reg[0]/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q1_reg[0]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: uart_clk_rst_sync/syn_rst_reg_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: uart_RX/dut6/stop_error_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_clk_rst_sync/syn_rst_reg_reg[2]/CK (SDFFRQX2M)     0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[2]/Q (SDFFRQX2M)      0.34       0.34 r
  uart_clk_rst_sync/test_so (rst_synchronizer_test_1)     0.00       0.34 r
  uart_RX/test_si2 (RX_TOP_MODULE_test_1)                 0.00       0.34 r
  uart_RX/dut6/test_si (stop_check_test_1)                0.00       0.34 r
  uart_RX/dut6/stop_error_reg/SI (SDFFRX1M)               0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_RX/dut6/stop_error_reg/CK (SDFFRX1M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: q1_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: q2_reg (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock SCAN_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  q1_reg/CK (SDFFRQX2M)                    0.00       0.00 r
  q1_reg/Q (SDFFRQX2M)                     0.34       0.34 r
  q2_reg/SI (SDFFRX1M)                     0.00       0.34 r
  data arrival time                                   0.34

  clock SCAN_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  q2_reg/CK (SDFFRX1M)                     0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ref_clk_rst_sync/syn_rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: ref_clk_rst_sync/syn_rst_reg_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ref_clk_rst_sync/syn_rst_reg_reg[1]/CK (SDFFRQX1M)      0.00       0.00 r
  ref_clk_rst_sync/syn_rst_reg_reg[1]/Q (SDFFRQX1M)       0.36       0.36 r
  ref_clk_rst_sync/syn_rst_reg_reg[2]/SI (SDFFRQX2M)      0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ref_clk_rst_sync/syn_rst_reg_reg[2]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: uart_clk_rst_sync/syn_rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: uart_clk_rst_sync/syn_rst_reg_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_clk_rst_sync/syn_rst_reg_reg[1]/CK (SDFFRQX1M)     0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[1]/Q (SDFFRQX1M)      0.36       0.36 r
  uart_clk_rst_sync/syn_rst_reg_reg[2]/SI (SDFFRQX2M)     0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  uart_clk_rst_sync/syn_rst_reg_reg[2]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: async_fifo/dut5/q2_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q2_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q2_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q2_reg[0]/Q (SDFFRQX2M)                 0.36       0.36 r
  async_fifo/dut5/q2_reg[1]/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[0]/Q (SDFFRQX2M)     0.36       0.36 r
  UART_tx/uut1/parallel_data_reg_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[5]/Q (SDFFRQX2M)     0.36       0.36 r
  UART_tx/uut1/parallel_data_reg_reg[6]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[4]/Q (SDFFRQX2M)     0.36       0.36 r
  UART_tx/uut1/parallel_data_reg_reg[5]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[3]/Q (SDFFRQX2M)     0.36       0.36 r
  UART_tx/uut1/parallel_data_reg_reg[4]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[4]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[2]/Q (SDFFRQX2M)     0.36       0.36 r
  UART_tx/uut1/parallel_data_reg_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[1]/Q (SDFFRQX2M)     0.36       0.36 r
  UART_tx/uut1/parallel_data_reg_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[6]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[6]/Q (SDFFRQX2M)     0.36       0.36 r
  UART_tx/uut1/parallel_data_reg_reg[7]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut1/parallel_data_reg_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: async_fifo/dut5/q2_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q2_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q2_reg[1]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q2_reg[1]/Q (SDFFRQX2M)                 0.36       0.36 r
  async_fifo/dut5/q2_reg[2]/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[2]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_tx/uut1/parallel_data_reg_reg[7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_tx/uut2/parity_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/parallel_data_reg_reg[7]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_tx/uut1/parallel_data_reg_reg[7]/Q (SDFFRQX2M)     0.36       0.36 r
  UART_tx/uut1/test_so (serilaizer_test_1)                0.00       0.36 r
  UART_tx/uut2/test_si (parity_calc_test_1)               0.00       0.36 r
  UART_tx/uut2/parity_bit_reg/SI (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_tx/uut2/parity_bit_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: async_fifo/dut5/q2_reg[4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: data_sync/dut1/enable_sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q2_reg[4]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q2_reg[4]/Q (SDFFRQX2M)                 0.36       0.36 r
  async_fifo/dut5/q2[4] (synchronizer_test_1)             0.00       0.36 r
  async_fifo/test_so3 (fifo_top_test_1)                   0.00       0.36 r
  data_sync/test_si (data_sync_top_module_test_1)         0.00       0.36 r
  data_sync/dut1/test_si (enable_sync_test_1)             0.00       0.36 r
  data_sync/dut1/enable_sync_reg_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/dut1/enable_sync_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut5/q2_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q2_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q2_reg[3]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q2_reg[3]/Q (SDFFRQX2M)                 0.36       0.36 r
  async_fifo/dut5/q2_reg[4]/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[4]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut5/q2_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut5/q2_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q2_reg[2]/CK (SDFFRQX2M)                0.00       0.00 r
  async_fifo/dut5/q2_reg[2]/Q (SDFFRQX2M)                 0.36       0.36 r
  async_fifo/dut5/q2_reg[3]/SI (SDFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut5/q2_reg[3]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][7]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][7]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[3][0]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[3][0]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[6][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[7][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][7]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][7]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[7][0]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[7][0]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[10][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[11][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][7]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][7]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[11][0]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[11][0]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[2][6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[2][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][6]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][6]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[2][7]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][7]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[2][5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[2][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][5]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][5]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[2][6]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][6]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[2][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[2][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][4]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][4]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[2][5]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][5]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[2][3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[2][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][3]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][3]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[2][4]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][4]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[2][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[2][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][2]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][2]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[2][3]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][3]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[2][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][1]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][1]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[2][2]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][2]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[2][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[2][0]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[2][0]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[2][1]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[2][1]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[6][6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[6][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][6]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][6]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[6][7]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][7]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[6][5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[6][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][5]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][5]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[6][6]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][6]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[6][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[6][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][4]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][4]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[6][5]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][5]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[6][3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[6][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][3]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][3]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[6][4]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][4]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[6][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[6][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][2]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][2]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[6][3]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][3]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[6][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[6][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][1]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][1]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[6][2]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][2]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[6][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[6][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[6][0]/CK (SDFFRQX2M)           0.00       0.00 r
  async_fifo/dut2/fifo_reg[6][0]/Q (SDFFRQX2M)            0.36       0.36 r
  async_fifo/dut2/fifo_reg[6][1]/SI (SDFFRQX2M)           0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[6][1]/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[10][6]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[10][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][6]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][6]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[10][7]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][7]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[10][5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[10][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][5]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][5]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[10][6]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][6]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[10][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[10][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][4]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][4]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[10][5]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][5]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[10][3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[10][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][3]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][3]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[10][4]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][4]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[10][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[10][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][2]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][2]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[10][3]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][3]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[10][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[10][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][1]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][1]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[10][2]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][2]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[10][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[10][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[10][0]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[10][0]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[10][1]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[10][1]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[14][5]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[14][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][5]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][5]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[14][6]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][6]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[14][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[14][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][4]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][4]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[14][5]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][5]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[14][3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[14][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][3]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][3]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[14][4]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][4]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[14][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[14][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][2]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][2]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[14][3]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][3]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[14][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[14][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][1]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][1]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[14][2]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][2]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: async_fifo/dut2/fifo_reg[14][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: async_fifo/dut2/fifo_reg[14][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut2/fifo_reg[14][0]/CK (SDFFRQX2M)          0.00       0.00 r
  async_fifo/dut2/fifo_reg[14][0]/Q (SDFFRQX2M)           0.36       0.36 r
  async_fifo/dut2/fifo_reg[14][1]/SI (SDFFRQX2M)          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  async_fifo/dut2/fifo_reg[14][1]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


1
