# 32-bit-Brent-Kung-Parallel-Prefix-Adder
Verilog implementation of a 32 bit Brent Kung parallel prefix adder with both single and modular (4Ã—8-bit) architectures, including testbench for functional verification.
