Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Programas/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03b70120d5014101861076d8e961f52d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_neanderv2_behav xil_defaultlib.tb_neanderv2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.memoria
Compiling architecture behavioral of entity xil_defaultlib.neanderv2 [neanderv2_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neanderv2
Built simulation snapshot tb_neanderv2_behav
