// Seed: 1378087405
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout supply0 id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1  -  1 'b0 : -1] id_13;
  ;
  assign module_1.id_1 = 0;
  initial $clog2(16);
  ;
  assign id_11 = -1;
  wire id_14;
  assign id_13 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    output supply1 id_5
);
  tri id_7 = (-1);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
