INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project8/juego_project8.srcs/sources_1/new/clkdiv_asynccntr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_asynccntr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project8/juego_project8.srcs/sim_1/new/clkdiv_asyncTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_asyncTb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project8/juego_project8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
