/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell SVT periphery */
/*# Library Name   : ts1n28hpcpsvtb16384x36m8sso (user specify : TS1N28HPCPSVTB16384X36M8SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 15:16:52										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcpsvtb16384x36m8sso_tt0p9v85c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.900000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 85.000000 ;
    nom_voltage : 0.900000 ;
    operating_conditions ( "tt0p9v85c" ) {
        process : 1 ;
        temperature : 85 ;
        voltage : 0.900000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p9v85c ;
    default_max_transition : 0.363000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
        index_2 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_13_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 14 ;
    bit_from : 13 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_35_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 36 ;
    bit_from : 35 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPSVTB16384X36M8SSO ) {
    memory () {
        type : ram ;
        address_width : 14 ;
        word_width : 36 ;
    }
    area : 121799.317950 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002532 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "3.168261" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "213.813000" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "10.145680, 10.154080, 10.158180, 10.166180, 10.178880" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.740144, 0.747056, 0.750080, 0.755264, 1.134375" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "10.145680, 10.154080, 10.158180, 10.166180, 10.178880" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000914 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.221732" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "13.743090" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.958473, 0.964573, 0.970273, 0.979573, 1.008373" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.740144, 0.747056, 0.750080, 0.755264, 1.134375" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.958473, 0.964573, 0.970273, 0.979573, 1.008373" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_35_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.008550, 0.008550, 0.008550, 0.008550, 0.008550" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006300, 0.006300, 0.006300, 0.006300, 0.006300" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "2.555927, 2.581327, 2.616127, 2.749527, 3.089427",\
              "2.560927, 2.586327, 2.621127, 2.754527, 3.094427",\
              "2.568027, 2.593427, 2.628227, 2.761627, 3.101527",\
              "2.582527, 2.607927, 2.642727, 2.776127, 3.116027",\
              "2.621327, 2.646727, 2.681527, 2.814927, 3.154827"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.017100, 0.023600, 0.034900, 0.088400, 0.221200" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "2.555927, 2.581327, 2.616127, 2.749527, 3.089427",\
              "2.560927, 2.586327, 2.621127, 2.754527, 3.094427",\
              "2.568027, 2.593427, 2.628227, 2.761627, 3.101527",\
              "2.582527, 2.607927, 2.642727, 2.776127, 3.116027",\
              "2.621327, 2.646727, 2.681527, 2.814927, 3.154827"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.017100, 0.023200, 0.033600, 0.087000, 0.220800" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.484773, 0.494853, 0.506013, 0.546333, 0.648303",\
              "0.489543, 0.499623, 0.510783, 0.551103, 0.653073",\
              "0.492783, 0.502863, 0.514023, 0.554343, 0.656313",\
              "0.495933, 0.506013, 0.517173, 0.557493, 0.659463",\
              "0.497823, 0.507903, 0.519063, 0.559383, 0.661353"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.484773, 0.494853, 0.506013, 0.546333, 0.648303",\
              "0.489543, 0.499623, 0.510783, 0.551103, 0.653073",\
              "0.492783, 0.502863, 0.514023, 0.554343, 0.656313",\
              "0.495933, 0.506013, 0.517173, 0.557493, 0.659463",\
              "0.497823, 0.507903, 0.519063, 0.559383, 0.661353"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.009800, 0.027600, 0.052700, 0.149500, 0.398000" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.009800, 0.027600, 0.052700, 0.149500, 0.398000" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.740144, 0.753860, 0.774272, 0.858512, 1.071380",\
              "0.747056, 0.760772, 0.781184, 0.865424, 1.078292",\
              "0.750080, 0.763796, 0.784208, 0.868448, 1.081316",\
              "0.755264, 0.768980, 0.789392, 0.873632, 1.086500",\
              "0.755480, 0.769196, 0.789608, 0.873848, 1.086716"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.012200, 0.044400, 0.087100, 0.259400, 0.693200" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.740144, 0.753860, 0.774272, 0.858512, 1.071380",\
              "0.747056, 0.760772, 0.781184, 0.865424, 1.078292",\
              "0.750080, 0.763796, 0.784208, 0.868448, 1.081316",\
              "0.755264, 0.768980, 0.789392, 0.873632, 1.086500",\
              "0.755480, 0.769196, 0.789608, 0.873848, 1.086716"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.012200, 0.044400, 0.087100, 0.259400, 0.693200" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.363000 ;
        capacitance : 0.045415 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.106701, 0.112042, 0.116620, 0.147500, 0.453750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.128669, 0.135319, 0.143493, 0.156028, 0.453750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.740144, 0.747056, 0.750080, 0.755264, 1.134375" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.740144, 0.747056, 0.750080, 0.755264, 1.134375" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "13.103640" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "16.211880" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.080730" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000821 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.043650" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.045090" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.106342, 0.111907, 0.117367, 0.124192, 0.138892",\
              "0.106237, 0.111802, 0.117262, 0.124087, 0.138787",\
              "0.106342, 0.111907, 0.117367, 0.124192, 0.138892",\
              "0.106342, 0.111907, 0.117367, 0.124192, 0.138892",\
              "0.106342, 0.111907, 0.117367, 0.124192, 0.138892"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.106342, 0.111907, 0.117367, 0.124192, 0.138892",\
              "0.106237, 0.111802, 0.117262, 0.124087, 0.138787",\
              "0.106342, 0.111907, 0.117367, 0.124192, 0.138892",\
              "0.106342, 0.111907, 0.117367, 0.124192, 0.138892",\
              "0.106342, 0.111907, 0.117367, 0.124192, 0.138892"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077870, 0.072590, 0.068850, 0.064120, 0.056640",\
              "0.083700, 0.078420, 0.074680, 0.069950, 0.062470",\
              "0.087990, 0.082710, 0.078970, 0.074240, 0.066760",\
              "0.092280, 0.087000, 0.083260, 0.078530, 0.071050",\
              "0.094920, 0.089640, 0.085900, 0.081170, 0.073690"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077870, 0.072590, 0.068850, 0.064120, 0.056640",\
              "0.083700, 0.078420, 0.074680, 0.069950, 0.062470",\
              "0.087990, 0.082710, 0.078970, 0.074240, 0.066760",\
              "0.092280, 0.087000, 0.083260, 0.078530, 0.071050",\
              "0.094920, 0.089640, 0.085900, 0.081170, 0.073690"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001023 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.018900" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.021240" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.059665, 0.064705, 0.068800, 0.073630, 0.086230",\
              "0.059665, 0.064705, 0.068800, 0.073630, 0.086230",\
              "0.059770, 0.064810, 0.068905, 0.073735, 0.086335",\
              "0.059770, 0.064810, 0.068905, 0.073735, 0.086335",\
              "0.059665, 0.064705, 0.068800, 0.073630, 0.086230"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.059665, 0.064705, 0.068800, 0.073630, 0.086230",\
              "0.059665, 0.064705, 0.068800, 0.073630, 0.086230",\
              "0.059770, 0.064810, 0.068905, 0.073735, 0.086335",\
              "0.059770, 0.064810, 0.068905, 0.073735, 0.086335",\
              "0.059665, 0.064705, 0.068800, 0.073630, 0.086230"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080410, 0.076560, 0.073480, 0.070620, 0.066440",\
              "0.086240, 0.082390, 0.079310, 0.076450, 0.072270",\
              "0.090530, 0.086680, 0.083600, 0.080740, 0.076560",\
              "0.094820, 0.090970, 0.087890, 0.085030, 0.080850",\
              "0.097460, 0.093610, 0.090530, 0.087670, 0.083490"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080410, 0.076560, 0.073480, 0.070620, 0.066440",\
              "0.086240, 0.082390, 0.079310, 0.076450, 0.072270",\
              "0.090530, 0.086680, 0.083600, 0.080740, 0.076560",\
              "0.094820, 0.090970, 0.087890, 0.085030, 0.080850",\
              "0.097460, 0.093610, 0.090530, 0.087670, 0.083490"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_13_to_0 ;
        direction : input ;
        capacitance : 0.000749 ;
        pin ( A[13:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.009540" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011610" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081648, 0.086478, 0.090363, 0.096558, 0.110523",\
              "0.081753, 0.086583, 0.090468, 0.096663, 0.110628",\
              "0.081648, 0.086478, 0.090363, 0.096558, 0.110523",\
              "0.081753, 0.086583, 0.090468, 0.096663, 0.110628",\
              "0.081648, 0.086478, 0.090363, 0.096558, 0.110523"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081648, 0.086478, 0.090363, 0.096558, 0.110523",\
              "0.081753, 0.086583, 0.090468, 0.096663, 0.110628",\
              "0.081648, 0.086478, 0.090363, 0.096558, 0.110523",\
              "0.081753, 0.086583, 0.090468, 0.096663, 0.110628",\
              "0.081648, 0.086478, 0.090363, 0.096558, 0.110523"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081890, 0.079800, 0.078150, 0.078150, 0.082880",\
              "0.087610, 0.085520, 0.083870, 0.083870, 0.088600",\
              "0.091900, 0.089810, 0.088160, 0.088160, 0.092890",\
              "0.096300, 0.094210, 0.092560, 0.092560, 0.097290",\
              "0.098830, 0.096740, 0.095090, 0.095090, 0.099820"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081890, 0.079800, 0.078150, 0.078150, 0.082880",\
              "0.087610, 0.085520, 0.083870, 0.083870, 0.088600",\
              "0.091900, 0.089810, 0.088160, 0.088160, 0.092890",\
              "0.096300, 0.094210, 0.092560, 0.092560, 0.097290",\
              "0.098830, 0.096740, 0.095090, 0.095090, 0.099820"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000845 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.009810" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010980" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.050485, 0.055315, 0.058650, 0.064400, 0.077625",\
              "0.045195, 0.050025, 0.053360, 0.059110, 0.072335",\
              "0.039675, 0.044505, 0.047840, 0.053590, 0.066815",\
              "0.031855, 0.036685, 0.040020, 0.045770, 0.058995",\
              "0.031500, 0.031500, 0.032775, 0.038525, 0.051750"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.050485, 0.055315, 0.058650, 0.064400, 0.077625",\
              "0.045195, 0.050025, 0.053360, 0.059110, 0.072335",\
              "0.039675, 0.044505, 0.047840, 0.053590, 0.066815",\
              "0.031855, 0.036685, 0.040020, 0.045770, 0.058995",\
              "0.031500, 0.031500, 0.032775, 0.038525, 0.051750"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.081149, 0.076204, 0.072524, 0.067694, 0.057574",\
              "0.086669, 0.081724, 0.078044, 0.073214, 0.063094",\
              "0.092764, 0.087819, 0.084139, 0.079309, 0.069189",\
              "0.100469, 0.095524, 0.091844, 0.087014, 0.076894",\
              "0.108404, 0.103459, 0.099779, 0.094949, 0.084829"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081149, 0.076204, 0.072524, 0.067694, 0.057574",\
              "0.086669, 0.081724, 0.078044, 0.073214, 0.063094",\
              "0.092764, 0.087819, 0.084139, 0.079309, 0.069189",\
              "0.100469, 0.095524, 0.091844, 0.087014, 0.076894",\
              "0.108404, 0.103459, 0.099779, 0.094949, 0.084829"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 156.608100 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 744.380100 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 1196.694000 ;
    }
}
}
