Model {
  Name			  "sampleModel689"
  System {
    Name		    "sampleModel689"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "32"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Difference"
      SourceType	      "Difference"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      OutputDataTypeScalingMode	"Inherit via back propagation"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^-10"
      LockScale		      off
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "30"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk11"
      SID		      "31"
      Ports		      [1, 1]
      Position		      [30, 180, 90, 240]
      ZOrder		      11
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk12"
      SID		      "32"
      Ports		      [1, 1]
      Position		      [190, 180, 250, 240]
      ZOrder		      12
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [2, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "2.31"
      SourceBlock	      "pid_lib/PID Controller (2DOF)"
      SourceType	      "PID 2dof"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Controller	      "PID"
      Form		      "Parallel"
      TimeDomain	      "Discrete-time"
      UseExternalTs	      off
      SampleTime	      "1"
      IntegratorMethod	      "Forward Euler"
      FilterMethod	      "Forward Euler"
      ControllerParametersSource "internal"
      P			      "1"
      I			      "1"
      D			      "0"
      UseFilter		      on
      N			      "100"
      b			      "1"
      c			      "1"
      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
      ZeroCross		      on
      InitialConditionSource  "internal"
      InitialConditionForIntegrator "0"
      InitialConditionForFilter	"0"
      DifferentiatorICPrevScaledInput "0"
      ExternalReset	      "none"
      IgnoreLimit	      off
      TrackingMode	      off
      Kt		      "1"
      LimitOutput	      off
      SatLimitsSource	      "internal"
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      LinearizeAsGain	      off
      AntiWindupMode	      "none"
      Kb		      "1"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LockScale		      off
      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      POutMin		      "[]"
      POutMax		      "[]"
      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      IOutMin		      "[]"
      IOutMax		      "[]"
      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      DOutMin		      "[]"
      DOutMax		      "[]"
      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      NOutMin		      "[]"
      NOutMax		      "[]"
      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      bOutMin		      "[]"
      bOutMax		      "[]"
      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      cOutMin		      "[]"
      cOutMax		      "[]"
      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
      SumOutMin		      "[]"
      SumOutMax		      "[]"
      SaturationOutDataTypeStr "Inherit: Same as input"
      SaturationOutMin	      "[]"
      SaturationOutMax	      "[]"
      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
      PParamMin		      "[]"
      PParamMax		      "[]"
      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
      IParamMin		      "[]"
      IParamMax		      "[]"
      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
      DParamMin		      "[]"
      DParamMax		      "[]"
      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
      NParamMin		      "[]"
      NParamMax		      "[]"
      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
      bParamMin		      "[]"
      bParamMax		      "[]"
      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
      cParamMin		      "[]"
      cParamMax		      "[]"
      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
      KbParamMin	      "[]"
      KbParamMax	      "[]"
      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
      KtParamMin	      "[]"
      KtParamMax	      "[]"
      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
      KbOutMin		      "[]"
      KbOutMax		      "[]"
      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
      KtOutMin		      "[]"
      KtOutMax		      "[]"
      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
      IntegratorOutMin	      "[]"
      IntegratorOutMax	      "[]"
      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
      FilterOutMin	      "[]"
      FilterOutMax	      "[]"
      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI1OutMin	      "[]"
      SumI1OutMax	      "[]"
      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI2OutMin	      "[]"
      SumI2OutMax	      "[]"
      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI3OutMin	      "[]"
      SumI3OutMax	      "[]"
      SumI4OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI4OutMin	      "[]"
      SumI4OutMax	      "[]"
      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
      SumDOutMin	      "[]"
      SumDOutMax	      "[]"
      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
      Sum1OutMin	      "[]"
      Sum1OutMax	      "[]"
      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
      Sum2OutMin	      "[]"
      Sum2OutMax	      "[]"
      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
      Sum3OutMin	      "[]"
      Sum3OutMax	      "[]"
      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
      DifferentiatorOutMin    "[]"
      DifferentiatorOutMax    "[]"
      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffOutCoefMin    "[]"
      FilterDiffOutCoefMax    "[]"
      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
      ReciprocalOutMin	      "[]"
      ReciprocalOutMax	      "[]"
      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumDenOutMin	      "[]"
      SumDenOutMax	      "[]"
      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumNumOutMin	      "[]"
      SumNumOutMax	      "[]"
      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
      DivideOutMin	      "[]"
      DivideOutMax	      "[]"
      UdiffTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
      UdiffTsProdOutMin	      "[]"
      UdiffTsProdOutMax	      "[]"
      NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
      NTsProdOutMin	      "[]"
      NTsProdOutMax	      "[]"
      UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
      UintegralTsProdOutMin   "[]"
      UintegralTsProdOutMax   "[]"
      UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
      UngainTsProdOutMin      "[]"
      UngainTsProdOutMax      "[]"
      IntegratorContinuousStateAttributes "''"
      IntegratorStateMustResolveToSignalObject off
      IntegratorRTWStateStorageClass "Auto"
      FilterContinuousStateAttributes "''"
      FilterStateMustResolveToSignalObject off
      FilterRTWStateStorageClass "Auto"
      ParallelPVariant	      "InternalParameters"
      IdealPVariant	      "Disabled"
      IVariant		      "InternalParameters"
      DVariant		      "InternalParameters"
      bVariant		      "InternalParameters"
      cVariant		      "InternalParameters"
      IntegratorVariant	      "Discrete"
      SatVariant	      "Disabled"
      AWVariant		      "Passthrough"
      PCopyVariant	      "Disabled"
      TRVariant		      "Disabled"
      FdbkBlocksVariant	      "Forward"
      IdealPFdbkVariant	      "Disabled"
      SatFdbkVariant	      "Disabled"
      DerivativeFilterVariant "ForwardEulerFilter"
      NVariant		      "InternalParameters"
      NCopyVariant	      "Disabled"
      FilterICVariant	      "InternalICsFilter"
      IntegratorICVariant     "InternalICs"
      ExternalResetVariant    "Disabled"
      TRSumVariant	      "Passthrough"
      SumFdbkVariant	      "Disabled"
      SumVariant	      "Sum_PID"
      TsampFilterVariant      "InternalTs"
      TsampNgainVariant	      "Passthrough"
      TsampIntegralVariant    "Passthrough"
      ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
      InitialConditionSetting "Auto"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
      SourceType	      "Transfer Fcn Real Zero"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ZeroZ		      "0.75"
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Polyval
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Coefs		      "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -"
      "8.087801117e+001 ]"
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Value		      "[850920476.106836]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Sin
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [0, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      Amplitude		      "[820928670.167456]"
      Bias		      "[128214380.550515]"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [3, 3]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "8"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk6"
	  SID			  "13"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "14"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "3"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk3"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  MinMax
	  Name			  "cfblk4"
	  SID			  "11"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  Inputs		  "2"
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "cfblk5"
	  SID			  "12"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "9"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk8"
	  SID			  "15"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk9"
	  SID			  "16"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 475, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 45; -720, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 470, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    6
	    Points		    [40, 0; 0, -15]
	    DstBlock		    "cfblk4"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    9
	    Points		    [40, 0; 0, 15]
	    DstBlock		    "cfblk4"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 485, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "17"
      Ports		      [5, 1]
      Position		      [1150, 34, 1210, 96]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "18"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "25"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "26"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "27"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk11"
	  SID			  "28"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "20"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "21"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "22"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk6"
	  SID			  "23"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Value			  "[-883025216.975362]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk7"
	  SID			  "24"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Value			  "[940527384.734782]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "19"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 35; 490, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -1040, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk9"
      SID		      "29"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [40, 0; 0, -20]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      18
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			17
	Points			[0, 40; -240, 0]
	DstBlock		"cfblk7"
	DstPort			3
      }
      Branch {
	ZOrder			19
	Points			[40, 0; 0, -5]
	DstBlock		"cfblk9"
	DstPort			1
      }
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			3
	Points			[0, 35; -560, 0]
	DstBlock		"cfblk2"
	DstPort			1
      }
      Branch {
	ZOrder			12
	Points			[90, 0; 0, 35; 310, 0]
	DstBlock		"cfblk8"
	DstPort			4
      }
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, -15; -885, 0; 0, 50]
      DstBlock		      "cfblk2"
      DstPort		      2
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk7"
      SrcPort		      2
      Points		      [5, 0; 0, -35; -565, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 165, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      13
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			7
	Points			[0, -35; 645, 0]
	DstBlock		"cfblk8"
	DstPort			1
      }
      Branch {
	ZOrder			14
	Points			[0, 35; 645, 0]
	DstBlock		"cfblk8"
	DstPort			5
      }
    }
    Line {
      ZOrder		      20
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -45; -1360, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      21
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 1125, 0]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      22
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, -35; -565, 0; 0, 35]
      DstBlock		      "cfblk7"
      DstPort		      2
    }
    Line {
      ZOrder		      23
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [0, 115; -560, 0]
      DstBlock		      "cfblk11"
      DstPort		      1
    }
    Line {
      ZOrder		      24
      SrcBlock		      "cfblk11"
      SrcPort		      1
      Points		      [1035, 0; 0, -155]
      DstBlock		      "cfblk8"
      DstPort		      2
    }
    Line {
      ZOrder		      25
      SrcBlock		      "cfblk7"
      SrcPort		      3
      Points		      [0, 95; -880, 0]
      DstBlock		      "cfblk12"
      DstPort		      1
    }
    Line {
      ZOrder		      26
      SrcBlock		      "cfblk12"
      SrcPort		      1
      Points		      [875, 0; 0, -145]
      DstBlock		      "cfblk8"
      DstPort		      3
    }
  }
}
