* Z:\mnt\design.r\spice\examples\4644-1.asc
V1 IN 0 12
R1 IN N002 150K
R2 N002 0 100K
C1 OUT1 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload1 OUT1 0 .825
C2 N003 0 .001µ
Rload2 OUT2 0 .625
R4 N004 0 19.1K
C4 N005 0 .001µ
Rload3 OUT3 0 .375
C6 N007 0 .001µ
Rload4 OUT4 0 .3
C8 N009 0 .001µ
C3 OUT2 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
C5 OUT3 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
C7 OUT4 0 47µ x2 V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
XU1 NC_01 IN 0 N001 N003 NC_02 N002 NC_03 OUT1 0 NC_04 0 IN IN IN IN IN NC_05 N002 N004 NC_06 N005 NC_07 NC_08 OUT2 N002 0 N006 N007 NC_09 NC_10 OUT3 0 IN IN NC_11 N002 N008 N009 NC_12 NC_13 OUT4 0 NC_14 LTM4644-1
R7 OUT2 N004 60.4K
R8 N006 0 40.2K
R9 OUT3 N006 60.4K
R10 N008 0 60.4K
R11 OUT4 N008 60.4K
R12 N001 0 13.3K
R13 OUT1 N001 60.4K
.tran .3m startup
.lib LTM4644-1.sub
.backanno
.end
