ARM GAS  /tmp/ccchS3QT.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_Base_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_TIM_Base_MspInit:
  25              	.LVL0:
  26              	.LFB67:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM3 init function */
  31:Core/Src/tim.c **** void MX_TIM3_Init(void)
ARM GAS  /tmp/ccchS3QT.s 			page 2


  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  45:Core/Src/tim.c ****   htim3.Instance = TIM3;
  46:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  47:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  48:Core/Src/tim.c ****   htim3.Init.Period = 2;
  49:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_2);
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  82:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c **** }
  85:Core/Src/tim.c **** /* TIM4 init function */
  86:Core/Src/tim.c **** void MX_TIM4_Init(void)
  87:Core/Src/tim.c **** {
  88:Core/Src/tim.c **** 
ARM GAS  /tmp/ccchS3QT.s 			page 3


  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  94:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  95:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 100:Core/Src/tim.c ****   htim4.Instance = TIM4;
 101:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 102:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 103:Core/Src/tim.c ****   htim4.Init.Period = 2;
 104:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 105:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 106:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 111:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 112:Core/Src/tim.c ****   {
 113:Core/Src/tim.c ****     Error_Handler();
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 120:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 121:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 122:Core/Src/tim.c ****   {
 123:Core/Src/tim.c ****     Error_Handler();
 124:Core/Src/tim.c ****   }
 125:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 126:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
 127:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 128:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 129:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 130:Core/Src/tim.c ****   {
 131:Core/Src/tim.c ****     Error_Handler();
 132:Core/Src/tim.c ****   }
 133:Core/Src/tim.c ****   __HAL_TIM_DISABLE_OCxPRELOAD(&htim4, TIM_CHANNEL_3);
 134:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 137:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c **** }
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 142:Core/Src/tim.c **** {
  28              		.loc 1 142 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccchS3QT.s 			page 4


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 142 1 is_stmt 0 view .LVU1
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
  40              		.loc 1 144 3 is_stmt 1 view .LVU2
  41              		.loc 1 144 20 is_stmt 0 view .LVU3
  42 0004 0368     		ldr	r3, [r0]
  43              		.loc 1 144 5 view .LVU4
  44 0006 174A     		ldr	r2, .L7
  45 0008 9342     		cmp	r3, r2
  46 000a 05D0     		beq	.L5
 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 149:Core/Src/tim.c ****     /* TIM3 clock enable */
 150:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 153:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 154:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 155:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 158:Core/Src/tim.c ****   }
 159:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
  47              		.loc 1 159 8 is_stmt 1 view .LVU5
  48              		.loc 1 159 10 is_stmt 0 view .LVU6
  49 000c 164A     		ldr	r2, .L7+4
  50 000e 9342     		cmp	r3, r2
  51 0010 15D0     		beq	.L6
  52              	.LVL1:
  53              	.L1:
 160:Core/Src/tim.c ****   {
 161:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 164:Core/Src/tim.c ****     /* TIM4 clock enable */
 165:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 168:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 169:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 170:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 173:Core/Src/tim.c ****   }
 174:Core/Src/tim.c **** }
  54              		.loc 1 174 1 view .LVU7
  55 0012 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccchS3QT.s 			page 5


  56              	.LCFI2:
  57              		.cfi_remember_state
  58              		.cfi_def_cfa_offset 4
  59              		@ sp needed
  60 0014 5DF804FB 		ldr	pc, [sp], #4
  61              	.LVL2:
  62              	.L5:
  63              	.LCFI3:
  64              		.cfi_restore_state
 150:Core/Src/tim.c **** 
  65              		.loc 1 150 5 is_stmt 1 view .LVU8
  66              	.LBB2:
 150:Core/Src/tim.c **** 
  67              		.loc 1 150 5 view .LVU9
 150:Core/Src/tim.c **** 
  68              		.loc 1 150 5 view .LVU10
  69 0018 144B     		ldr	r3, .L7+8
  70 001a DA69     		ldr	r2, [r3, #28]
  71 001c 42F00202 		orr	r2, r2, #2
  72 0020 DA61     		str	r2, [r3, #28]
 150:Core/Src/tim.c **** 
  73              		.loc 1 150 5 view .LVU11
  74 0022 DB69     		ldr	r3, [r3, #28]
  75 0024 03F00203 		and	r3, r3, #2
  76 0028 0093     		str	r3, [sp]
 150:Core/Src/tim.c **** 
  77              		.loc 1 150 5 view .LVU12
  78 002a 009B     		ldr	r3, [sp]
  79              	.LBE2:
 150:Core/Src/tim.c **** 
  80              		.loc 1 150 5 view .LVU13
 153:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
  81              		.loc 1 153 5 view .LVU14
  82 002c 0022     		movs	r2, #0
  83 002e 1146     		mov	r1, r2
  84 0030 1D20     		movs	r0, #29
  85              	.LVL3:
 153:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
  86              		.loc 1 153 5 is_stmt 0 view .LVU15
  87 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  88              	.LVL4:
 154:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  89              		.loc 1 154 5 is_stmt 1 view .LVU16
  90 0036 1D20     		movs	r0, #29
  91 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  92              	.LVL5:
  93 003c E9E7     		b	.L1
  94              	.LVL6:
  95              	.L6:
 165:Core/Src/tim.c **** 
  96              		.loc 1 165 5 view .LVU17
  97              	.LBB3:
 165:Core/Src/tim.c **** 
  98              		.loc 1 165 5 view .LVU18
 165:Core/Src/tim.c **** 
  99              		.loc 1 165 5 view .LVU19
 100 003e 0B4B     		ldr	r3, .L7+8
ARM GAS  /tmp/ccchS3QT.s 			page 6


 101 0040 DA69     		ldr	r2, [r3, #28]
 102 0042 42F00402 		orr	r2, r2, #4
 103 0046 DA61     		str	r2, [r3, #28]
 165:Core/Src/tim.c **** 
 104              		.loc 1 165 5 view .LVU20
 105 0048 DB69     		ldr	r3, [r3, #28]
 106 004a 03F00403 		and	r3, r3, #4
 107 004e 0193     		str	r3, [sp, #4]
 165:Core/Src/tim.c **** 
 108              		.loc 1 165 5 view .LVU21
 109 0050 019B     		ldr	r3, [sp, #4]
 110              	.LBE3:
 165:Core/Src/tim.c **** 
 111              		.loc 1 165 5 view .LVU22
 168:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 112              		.loc 1 168 5 view .LVU23
 113 0052 0022     		movs	r2, #0
 114 0054 1146     		mov	r1, r2
 115 0056 1E20     		movs	r0, #30
 116              	.LVL7:
 168:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 117              		.loc 1 168 5 is_stmt 0 view .LVU24
 118 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 119              	.LVL8:
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 120              		.loc 1 169 5 is_stmt 1 view .LVU25
 121 005c 1E20     		movs	r0, #30
 122 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 123              	.LVL9:
 124              		.loc 1 174 1 is_stmt 0 view .LVU26
 125 0062 D6E7     		b	.L1
 126              	.L8:
 127              		.align	2
 128              	.L7:
 129 0064 00040040 		.word	1073742848
 130 0068 00080040 		.word	1073743872
 131 006c 00100240 		.word	1073876992
 132              		.cfi_endproc
 133              	.LFE67:
 135              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 136              		.align	1
 137              		.global	HAL_TIM_MspPostInit
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	HAL_TIM_MspPostInit:
 143              	.LVL10:
 144              	.LFB68:
 175:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 176:Core/Src/tim.c **** {
 145              		.loc 1 176 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 24
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		.loc 1 176 1 is_stmt 0 view .LVU28
 150 0000 00B5     		push	{lr}
 151              	.LCFI4:
ARM GAS  /tmp/ccchS3QT.s 			page 7


 152              		.cfi_def_cfa_offset 4
 153              		.cfi_offset 14, -4
 154 0002 87B0     		sub	sp, sp, #28
 155              	.LCFI5:
 156              		.cfi_def_cfa_offset 32
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 157              		.loc 1 178 3 is_stmt 1 view .LVU29
 158              		.loc 1 178 20 is_stmt 0 view .LVU30
 159 0004 0023     		movs	r3, #0
 160 0006 0293     		str	r3, [sp, #8]
 161 0008 0393     		str	r3, [sp, #12]
 162 000a 0493     		str	r3, [sp, #16]
 163 000c 0593     		str	r3, [sp, #20]
 179:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 164              		.loc 1 179 3 is_stmt 1 view .LVU31
 165              		.loc 1 179 15 is_stmt 0 view .LVU32
 166 000e 0368     		ldr	r3, [r0]
 167              		.loc 1 179 5 view .LVU33
 168 0010 194A     		ldr	r2, .L15
 169 0012 9342     		cmp	r3, r2
 170 0014 05D0     		beq	.L13
 180:Core/Src/tim.c ****   {
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 184:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 185:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 186:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 187:Core/Src/tim.c ****     */
 188:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_R_Pin;
 189:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 190:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 191:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
 192:Core/Src/tim.c **** 
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 171              		.loc 1 197 8 is_stmt 1 view .LVU34
 172              		.loc 1 197 10 is_stmt 0 view .LVU35
 173 0016 194A     		ldr	r2, .L15+4
 174 0018 9342     		cmp	r3, r2
 175 001a 17D0     		beq	.L14
 176              	.LVL11:
 177              	.L9:
 198:Core/Src/tim.c ****   {
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 204:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 205:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 206:Core/Src/tim.c ****     */
 207:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_L_Pin;
ARM GAS  /tmp/ccchS3QT.s 			page 8


 208:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 209:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 215:Core/Src/tim.c ****   }
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c **** }
 178              		.loc 1 217 1 view .LVU36
 179 001c 07B0     		add	sp, sp, #28
 180              	.LCFI6:
 181              		.cfi_remember_state
 182              		.cfi_def_cfa_offset 4
 183              		@ sp needed
 184 001e 5DF804FB 		ldr	pc, [sp], #4
 185              	.LVL12:
 186              	.L13:
 187              	.LCFI7:
 188              		.cfi_restore_state
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 189              		.loc 1 184 5 is_stmt 1 view .LVU37
 190              	.LBB4:
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 191              		.loc 1 184 5 view .LVU38
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 192              		.loc 1 184 5 view .LVU39
 193 0022 174B     		ldr	r3, .L15+8
 194 0024 9A69     		ldr	r2, [r3, #24]
 195 0026 42F00402 		orr	r2, r2, #4
 196 002a 9A61     		str	r2, [r3, #24]
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 197              		.loc 1 184 5 view .LVU40
 198 002c 9B69     		ldr	r3, [r3, #24]
 199 002e 03F00403 		and	r3, r3, #4
 200 0032 0093     		str	r3, [sp]
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 201              		.loc 1 184 5 view .LVU41
 202 0034 009B     		ldr	r3, [sp]
 203              	.LBE4:
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 204              		.loc 1 184 5 view .LVU42
 188:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 205              		.loc 1 188 5 view .LVU43
 188:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 206              		.loc 1 188 25 is_stmt 0 view .LVU44
 207 0036 8023     		movs	r3, #128
 208 0038 0293     		str	r3, [sp, #8]
 189:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 209              		.loc 1 189 5 is_stmt 1 view .LVU45
 189:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 189 26 is_stmt 0 view .LVU46
 211 003a 1223     		movs	r3, #18
 212 003c 0393     		str	r3, [sp, #12]
 190:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
 213              		.loc 1 190 5 is_stmt 1 view .LVU47
ARM GAS  /tmp/ccchS3QT.s 			page 9


 190:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
 214              		.loc 1 190 27 is_stmt 0 view .LVU48
 215 003e 0223     		movs	r3, #2
 216 0040 0593     		str	r3, [sp, #20]
 191:Core/Src/tim.c **** 
 217              		.loc 1 191 5 is_stmt 1 view .LVU49
 218 0042 02A9     		add	r1, sp, #8
 219 0044 0F48     		ldr	r0, .L15+12
 220              	.LVL13:
 191:Core/Src/tim.c **** 
 221              		.loc 1 191 5 is_stmt 0 view .LVU50
 222 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 223              	.LVL14:
 224 004a E7E7     		b	.L9
 225              	.LVL15:
 226              	.L14:
 203:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 227              		.loc 1 203 5 is_stmt 1 view .LVU51
 228              	.LBB5:
 203:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 229              		.loc 1 203 5 view .LVU52
 203:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 230              		.loc 1 203 5 view .LVU53
 231 004c 0C4B     		ldr	r3, .L15+8
 232 004e 9A69     		ldr	r2, [r3, #24]
 233 0050 42F00802 		orr	r2, r2, #8
 234 0054 9A61     		str	r2, [r3, #24]
 203:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 235              		.loc 1 203 5 view .LVU54
 236 0056 9B69     		ldr	r3, [r3, #24]
 237 0058 03F00803 		and	r3, r3, #8
 238 005c 0193     		str	r3, [sp, #4]
 203:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 239              		.loc 1 203 5 view .LVU55
 240 005e 019B     		ldr	r3, [sp, #4]
 241              	.LBE5:
 203:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 242              		.loc 1 203 5 view .LVU56
 207:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 243              		.loc 1 207 5 view .LVU57
 207:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 244              		.loc 1 207 25 is_stmt 0 view .LVU58
 245 0060 4FF48073 		mov	r3, #256
 246 0064 0293     		str	r3, [sp, #8]
 208:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 247              		.loc 1 208 5 is_stmt 1 view .LVU59
 208:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 248              		.loc 1 208 26 is_stmt 0 view .LVU60
 249 0066 1223     		movs	r3, #18
 250 0068 0393     		str	r3, [sp, #12]
 209:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 251              		.loc 1 209 5 is_stmt 1 view .LVU61
 209:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 252              		.loc 1 209 27 is_stmt 0 view .LVU62
 253 006a 0223     		movs	r3, #2
 254 006c 0593     		str	r3, [sp, #20]
 210:Core/Src/tim.c **** 
ARM GAS  /tmp/ccchS3QT.s 			page 10


 255              		.loc 1 210 5 is_stmt 1 view .LVU63
 256 006e 02A9     		add	r1, sp, #8
 257 0070 0548     		ldr	r0, .L15+16
 258              	.LVL16:
 210:Core/Src/tim.c **** 
 259              		.loc 1 210 5 is_stmt 0 view .LVU64
 260 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL17:
 262              		.loc 1 217 1 view .LVU65
 263 0076 D1E7     		b	.L9
 264              	.L16:
 265              		.align	2
 266              	.L15:
 267 0078 00040040 		.word	1073742848
 268 007c 00080040 		.word	1073743872
 269 0080 00100240 		.word	1073876992
 270 0084 00080140 		.word	1073809408
 271 0088 000C0140 		.word	1073810432
 272              		.cfi_endproc
 273              	.LFE68:
 275              		.section	.text.MX_TIM3_Init,"ax",%progbits
 276              		.align	1
 277              		.global	MX_TIM3_Init
 278              		.syntax unified
 279              		.thumb
 280              		.thumb_func
 282              	MX_TIM3_Init:
 283              	.LFB65:
  32:Core/Src/tim.c **** 
 284              		.loc 1 32 1 is_stmt 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 56
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288 0000 00B5     		push	{lr}
 289              	.LCFI8:
 290              		.cfi_def_cfa_offset 4
 291              		.cfi_offset 14, -4
 292 0002 8FB0     		sub	sp, sp, #60
 293              	.LCFI9:
 294              		.cfi_def_cfa_offset 64
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 295              		.loc 1 38 3 view .LVU67
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 296              		.loc 1 38 26 is_stmt 0 view .LVU68
 297 0004 0023     		movs	r3, #0
 298 0006 0A93     		str	r3, [sp, #40]
 299 0008 0B93     		str	r3, [sp, #44]
 300 000a 0C93     		str	r3, [sp, #48]
 301 000c 0D93     		str	r3, [sp, #52]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 302              		.loc 1 39 3 is_stmt 1 view .LVU69
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 303              		.loc 1 39 27 is_stmt 0 view .LVU70
 304 000e 0893     		str	r3, [sp, #32]
 305 0010 0993     		str	r3, [sp, #36]
  40:Core/Src/tim.c **** 
 306              		.loc 1 40 3 is_stmt 1 view .LVU71
ARM GAS  /tmp/ccchS3QT.s 			page 11


  40:Core/Src/tim.c **** 
 307              		.loc 1 40 22 is_stmt 0 view .LVU72
 308 0012 0193     		str	r3, [sp, #4]
 309 0014 0293     		str	r3, [sp, #8]
 310 0016 0393     		str	r3, [sp, #12]
 311 0018 0493     		str	r3, [sp, #16]
 312 001a 0593     		str	r3, [sp, #20]
 313 001c 0693     		str	r3, [sp, #24]
 314 001e 0793     		str	r3, [sp, #28]
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 315              		.loc 1 45 3 is_stmt 1 view .LVU73
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 316              		.loc 1 45 18 is_stmt 0 view .LVU74
 317 0020 2448     		ldr	r0, .L29
 318 0022 254A     		ldr	r2, .L29+4
 319 0024 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 320              		.loc 1 46 3 is_stmt 1 view .LVU75
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 321              		.loc 1 46 24 is_stmt 0 view .LVU76
 322 0026 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim3.Init.Period = 2;
 323              		.loc 1 47 3 is_stmt 1 view .LVU77
  47:Core/Src/tim.c ****   htim3.Init.Period = 2;
 324              		.loc 1 47 26 is_stmt 0 view .LVU78
 325 0028 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 326              		.loc 1 48 3 is_stmt 1 view .LVU79
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 327              		.loc 1 48 21 is_stmt 0 view .LVU80
 328 002a 0222     		movs	r2, #2
 329 002c C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 330              		.loc 1 49 3 is_stmt 1 view .LVU81
  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 331              		.loc 1 49 28 is_stmt 0 view .LVU82
 332 002e 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 333              		.loc 1 50 3 is_stmt 1 view .LVU83
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 334              		.loc 1 50 32 is_stmt 0 view .LVU84
 335 0030 8023     		movs	r3, #128
 336 0032 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   {
 337              		.loc 1 51 3 is_stmt 1 view .LVU85
  51:Core/Src/tim.c ****   {
 338              		.loc 1 51 7 is_stmt 0 view .LVU86
 339 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 340              	.LVL18:
  51:Core/Src/tim.c ****   {
 341              		.loc 1 51 6 view .LVU87
 342 0038 60BB     		cbnz	r0, .L24
 343              	.L18:
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 344              		.loc 1 55 3 is_stmt 1 view .LVU88
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 345              		.loc 1 55 34 is_stmt 0 view .LVU89
ARM GAS  /tmp/ccchS3QT.s 			page 12


 346 003a 4FF48053 		mov	r3, #4096
 347 003e 0A93     		str	r3, [sp, #40]
  56:Core/Src/tim.c ****   {
 348              		.loc 1 56 3 is_stmt 1 view .LVU90
  56:Core/Src/tim.c ****   {
 349              		.loc 1 56 7 is_stmt 0 view .LVU91
 350 0040 0AA9     		add	r1, sp, #40
 351 0042 1C48     		ldr	r0, .L29
 352 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 353              	.LVL19:
  56:Core/Src/tim.c ****   {
 354              		.loc 1 56 6 view .LVU92
 355 0048 38BB     		cbnz	r0, .L25
 356              	.L19:
  60:Core/Src/tim.c ****   {
 357              		.loc 1 60 3 is_stmt 1 view .LVU93
  60:Core/Src/tim.c ****   {
 358              		.loc 1 60 7 is_stmt 0 view .LVU94
 359 004a 1A48     		ldr	r0, .L29
 360 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 361              	.LVL20:
  60:Core/Src/tim.c ****   {
 362              		.loc 1 60 6 view .LVU95
 363 0050 30BB     		cbnz	r0, .L26
 364              	.L20:
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 365              		.loc 1 64 3 is_stmt 1 view .LVU96
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 366              		.loc 1 64 37 is_stmt 0 view .LVU97
 367 0052 0023     		movs	r3, #0
 368 0054 0893     		str	r3, [sp, #32]
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 369              		.loc 1 65 3 is_stmt 1 view .LVU98
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 370              		.loc 1 65 33 is_stmt 0 view .LVU99
 371 0056 0993     		str	r3, [sp, #36]
  66:Core/Src/tim.c ****   {
 372              		.loc 1 66 3 is_stmt 1 view .LVU100
  66:Core/Src/tim.c ****   {
 373              		.loc 1 66 7 is_stmt 0 view .LVU101
 374 0058 08A9     		add	r1, sp, #32
 375 005a 1648     		ldr	r0, .L29
 376 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 377              	.LVL21:
  66:Core/Src/tim.c ****   {
 378              		.loc 1 66 6 view .LVU102
 379 0060 08BB     		cbnz	r0, .L27
 380              	.L21:
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
 381              		.loc 1 70 3 is_stmt 1 view .LVU103
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
 382              		.loc 1 70 20 is_stmt 0 view .LVU104
 383 0062 6023     		movs	r3, #96
 384 0064 0193     		str	r3, [sp, #4]
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 385              		.loc 1 71 3 is_stmt 1 view .LVU105
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  /tmp/ccchS3QT.s 			page 13


 386              		.loc 1 71 19 is_stmt 0 view .LVU106
 387 0066 0123     		movs	r3, #1
 388 0068 0293     		str	r3, [sp, #8]
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 389              		.loc 1 72 3 is_stmt 1 view .LVU107
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 390              		.loc 1 72 24 is_stmt 0 view .LVU108
 391 006a 0023     		movs	r3, #0
 392 006c 0393     		str	r3, [sp, #12]
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 393              		.loc 1 73 3 is_stmt 1 view .LVU109
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 394              		.loc 1 73 24 is_stmt 0 view .LVU110
 395 006e 0593     		str	r3, [sp, #20]
  74:Core/Src/tim.c ****   {
 396              		.loc 1 74 3 is_stmt 1 view .LVU111
  74:Core/Src/tim.c ****   {
 397              		.loc 1 74 7 is_stmt 0 view .LVU112
 398 0070 0422     		movs	r2, #4
 399 0072 0DEB0201 		add	r1, sp, r2
 400 0076 0F48     		ldr	r0, .L29
 401 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 402              	.LVL22:
  74:Core/Src/tim.c ****   {
 403              		.loc 1 74 6 view .LVU113
 404 007c B0B9     		cbnz	r0, .L28
 405              	.L22:
  78:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 406              		.loc 1 78 3 is_stmt 1 view .LVU114
 407 007e 0D48     		ldr	r0, .L29
 408 0080 0268     		ldr	r2, [r0]
 409 0082 9369     		ldr	r3, [r2, #24]
 410 0084 23F40063 		bic	r3, r3, #2048
 411 0088 9361     		str	r3, [r2, #24]
  82:Core/Src/tim.c **** 
 412              		.loc 1 82 3 view .LVU115
 413 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 414              	.LVL23:
  84:Core/Src/tim.c **** /* TIM4 init function */
 415              		.loc 1 84 1 is_stmt 0 view .LVU116
 416 008e 0FB0     		add	sp, sp, #60
 417              	.LCFI10:
 418              		.cfi_remember_state
 419              		.cfi_def_cfa_offset 4
 420              		@ sp needed
 421 0090 5DF804FB 		ldr	pc, [sp], #4
 422              	.L24:
 423              	.LCFI11:
 424              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 425              		.loc 1 53 5 is_stmt 1 view .LVU117
 426 0094 FFF7FEFF 		bl	Error_Handler
 427              	.LVL24:
 428 0098 CFE7     		b	.L18
 429              	.L25:
  58:Core/Src/tim.c ****   }
 430              		.loc 1 58 5 view .LVU118
ARM GAS  /tmp/ccchS3QT.s 			page 14


 431 009a FFF7FEFF 		bl	Error_Handler
 432              	.LVL25:
 433 009e D4E7     		b	.L19
 434              	.L26:
  62:Core/Src/tim.c ****   }
 435              		.loc 1 62 5 view .LVU119
 436 00a0 FFF7FEFF 		bl	Error_Handler
 437              	.LVL26:
 438 00a4 D5E7     		b	.L20
 439              	.L27:
  68:Core/Src/tim.c ****   }
 440              		.loc 1 68 5 view .LVU120
 441 00a6 FFF7FEFF 		bl	Error_Handler
 442              	.LVL27:
 443 00aa DAE7     		b	.L21
 444              	.L28:
  76:Core/Src/tim.c ****   }
 445              		.loc 1 76 5 view .LVU121
 446 00ac FFF7FEFF 		bl	Error_Handler
 447              	.LVL28:
 448 00b0 E5E7     		b	.L22
 449              	.L30:
 450 00b2 00BF     		.align	2
 451              	.L29:
 452 00b4 00000000 		.word	.LANCHOR0
 453 00b8 00040040 		.word	1073742848
 454              		.cfi_endproc
 455              	.LFE65:
 457              		.section	.text.MX_TIM4_Init,"ax",%progbits
 458              		.align	1
 459              		.global	MX_TIM4_Init
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 464              	MX_TIM4_Init:
 465              	.LFB66:
  87:Core/Src/tim.c **** 
 466              		.loc 1 87 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 56
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470 0000 00B5     		push	{lr}
 471              	.LCFI12:
 472              		.cfi_def_cfa_offset 4
 473              		.cfi_offset 14, -4
 474 0002 8FB0     		sub	sp, sp, #60
 475              	.LCFI13:
 476              		.cfi_def_cfa_offset 64
  93:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 477              		.loc 1 93 3 view .LVU123
  93:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 478              		.loc 1 93 26 is_stmt 0 view .LVU124
 479 0004 0023     		movs	r3, #0
 480 0006 0A93     		str	r3, [sp, #40]
 481 0008 0B93     		str	r3, [sp, #44]
 482 000a 0C93     		str	r3, [sp, #48]
 483 000c 0D93     		str	r3, [sp, #52]
ARM GAS  /tmp/ccchS3QT.s 			page 15


  94:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 484              		.loc 1 94 3 is_stmt 1 view .LVU125
  94:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 485              		.loc 1 94 27 is_stmt 0 view .LVU126
 486 000e 0893     		str	r3, [sp, #32]
 487 0010 0993     		str	r3, [sp, #36]
  95:Core/Src/tim.c **** 
 488              		.loc 1 95 3 is_stmt 1 view .LVU127
  95:Core/Src/tim.c **** 
 489              		.loc 1 95 22 is_stmt 0 view .LVU128
 490 0012 0193     		str	r3, [sp, #4]
 491 0014 0293     		str	r3, [sp, #8]
 492 0016 0393     		str	r3, [sp, #12]
 493 0018 0493     		str	r3, [sp, #16]
 494 001a 0593     		str	r3, [sp, #20]
 495 001c 0693     		str	r3, [sp, #24]
 496 001e 0793     		str	r3, [sp, #28]
 100:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 497              		.loc 1 100 3 is_stmt 1 view .LVU129
 100:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 498              		.loc 1 100 18 is_stmt 0 view .LVU130
 499 0020 2348     		ldr	r0, .L43
 500 0022 244A     		ldr	r2, .L43+4
 501 0024 0260     		str	r2, [r0]
 101:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 502              		.loc 1 101 3 is_stmt 1 view .LVU131
 101:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 503              		.loc 1 101 24 is_stmt 0 view .LVU132
 504 0026 4360     		str	r3, [r0, #4]
 102:Core/Src/tim.c ****   htim4.Init.Period = 2;
 505              		.loc 1 102 3 is_stmt 1 view .LVU133
 102:Core/Src/tim.c ****   htim4.Init.Period = 2;
 506              		.loc 1 102 26 is_stmt 0 view .LVU134
 507 0028 8360     		str	r3, [r0, #8]
 103:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 508              		.loc 1 103 3 is_stmt 1 view .LVU135
 103:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 509              		.loc 1 103 21 is_stmt 0 view .LVU136
 510 002a 0222     		movs	r2, #2
 511 002c C260     		str	r2, [r0, #12]
 104:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 512              		.loc 1 104 3 is_stmt 1 view .LVU137
 104:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 513              		.loc 1 104 28 is_stmt 0 view .LVU138
 514 002e 0361     		str	r3, [r0, #16]
 105:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 515              		.loc 1 105 3 is_stmt 1 view .LVU139
 105:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 516              		.loc 1 105 32 is_stmt 0 view .LVU140
 517 0030 8023     		movs	r3, #128
 518 0032 8361     		str	r3, [r0, #24]
 106:Core/Src/tim.c ****   {
 519              		.loc 1 106 3 is_stmt 1 view .LVU141
 106:Core/Src/tim.c ****   {
 520              		.loc 1 106 7 is_stmt 0 view .LVU142
 521 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 522              	.LVL29:
ARM GAS  /tmp/ccchS3QT.s 			page 16


 106:Core/Src/tim.c ****   {
 523              		.loc 1 106 6 view .LVU143
 524 0038 58BB     		cbnz	r0, .L38
 525              	.L32:
 110:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 526              		.loc 1 110 3 is_stmt 1 view .LVU144
 110:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 527              		.loc 1 110 34 is_stmt 0 view .LVU145
 528 003a 4FF48053 		mov	r3, #4096
 529 003e 0A93     		str	r3, [sp, #40]
 111:Core/Src/tim.c ****   {
 530              		.loc 1 111 3 is_stmt 1 view .LVU146
 111:Core/Src/tim.c ****   {
 531              		.loc 1 111 7 is_stmt 0 view .LVU147
 532 0040 0AA9     		add	r1, sp, #40
 533 0042 1B48     		ldr	r0, .L43
 534 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 535              	.LVL30:
 111:Core/Src/tim.c ****   {
 536              		.loc 1 111 6 view .LVU148
 537 0048 30BB     		cbnz	r0, .L39
 538              	.L33:
 115:Core/Src/tim.c ****   {
 539              		.loc 1 115 3 is_stmt 1 view .LVU149
 115:Core/Src/tim.c ****   {
 540              		.loc 1 115 7 is_stmt 0 view .LVU150
 541 004a 1948     		ldr	r0, .L43
 542 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 543              	.LVL31:
 115:Core/Src/tim.c ****   {
 544              		.loc 1 115 6 view .LVU151
 545 0050 28BB     		cbnz	r0, .L40
 546              	.L34:
 119:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 547              		.loc 1 119 3 is_stmt 1 view .LVU152
 119:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 548              		.loc 1 119 37 is_stmt 0 view .LVU153
 549 0052 0023     		movs	r3, #0
 550 0054 0893     		str	r3, [sp, #32]
 120:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 551              		.loc 1 120 3 is_stmt 1 view .LVU154
 120:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 552              		.loc 1 120 33 is_stmt 0 view .LVU155
 553 0056 0993     		str	r3, [sp, #36]
 121:Core/Src/tim.c ****   {
 554              		.loc 1 121 3 is_stmt 1 view .LVU156
 121:Core/Src/tim.c ****   {
 555              		.loc 1 121 7 is_stmt 0 view .LVU157
 556 0058 08A9     		add	r1, sp, #32
 557 005a 1548     		ldr	r0, .L43
 558 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 559              	.LVL32:
 121:Core/Src/tim.c ****   {
 560              		.loc 1 121 6 view .LVU158
 561 0060 00BB     		cbnz	r0, .L41
 562              	.L35:
 125:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
ARM GAS  /tmp/ccchS3QT.s 			page 17


 563              		.loc 1 125 3 is_stmt 1 view .LVU159
 125:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
 564              		.loc 1 125 20 is_stmt 0 view .LVU160
 565 0062 6023     		movs	r3, #96
 566 0064 0193     		str	r3, [sp, #4]
 126:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 567              		.loc 1 126 3 is_stmt 1 view .LVU161
 126:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 568              		.loc 1 126 19 is_stmt 0 view .LVU162
 569 0066 0123     		movs	r3, #1
 570 0068 0293     		str	r3, [sp, #8]
 127:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 571              		.loc 1 127 3 is_stmt 1 view .LVU163
 127:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 572              		.loc 1 127 24 is_stmt 0 view .LVU164
 573 006a 0023     		movs	r3, #0
 574 006c 0393     		str	r3, [sp, #12]
 128:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 575              		.loc 1 128 3 is_stmt 1 view .LVU165
 128:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 576              		.loc 1 128 24 is_stmt 0 view .LVU166
 577 006e 0593     		str	r3, [sp, #20]
 129:Core/Src/tim.c ****   {
 578              		.loc 1 129 3 is_stmt 1 view .LVU167
 129:Core/Src/tim.c ****   {
 579              		.loc 1 129 7 is_stmt 0 view .LVU168
 580 0070 0822     		movs	r2, #8
 581 0072 01A9     		add	r1, sp, #4
 582 0074 0E48     		ldr	r0, .L43
 583 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 584              	.LVL33:
 129:Core/Src/tim.c ****   {
 585              		.loc 1 129 6 view .LVU169
 586 007a B0B9     		cbnz	r0, .L42
 587              	.L36:
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 588              		.loc 1 133 3 is_stmt 1 view .LVU170
 589 007c 0C48     		ldr	r0, .L43
 590 007e 0268     		ldr	r2, [r0]
 591 0080 D369     		ldr	r3, [r2, #28]
 592 0082 23F00803 		bic	r3, r3, #8
 593 0086 D361     		str	r3, [r2, #28]
 137:Core/Src/tim.c **** 
 594              		.loc 1 137 3 view .LVU171
 595 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 596              	.LVL34:
 139:Core/Src/tim.c **** 
 597              		.loc 1 139 1 is_stmt 0 view .LVU172
 598 008c 0FB0     		add	sp, sp, #60
 599              	.LCFI14:
 600              		.cfi_remember_state
 601              		.cfi_def_cfa_offset 4
 602              		@ sp needed
 603 008e 5DF804FB 		ldr	pc, [sp], #4
 604              	.L38:
 605              	.LCFI15:
 606              		.cfi_restore_state
ARM GAS  /tmp/ccchS3QT.s 			page 18


 108:Core/Src/tim.c ****   }
 607              		.loc 1 108 5 is_stmt 1 view .LVU173
 608 0092 FFF7FEFF 		bl	Error_Handler
 609              	.LVL35:
 610 0096 D0E7     		b	.L32
 611              	.L39:
 113:Core/Src/tim.c ****   }
 612              		.loc 1 113 5 view .LVU174
 613 0098 FFF7FEFF 		bl	Error_Handler
 614              	.LVL36:
 615 009c D5E7     		b	.L33
 616              	.L40:
 117:Core/Src/tim.c ****   }
 617              		.loc 1 117 5 view .LVU175
 618 009e FFF7FEFF 		bl	Error_Handler
 619              	.LVL37:
 620 00a2 D6E7     		b	.L34
 621              	.L41:
 123:Core/Src/tim.c ****   }
 622              		.loc 1 123 5 view .LVU176
 623 00a4 FFF7FEFF 		bl	Error_Handler
 624              	.LVL38:
 625 00a8 DBE7     		b	.L35
 626              	.L42:
 131:Core/Src/tim.c ****   }
 627              		.loc 1 131 5 view .LVU177
 628 00aa FFF7FEFF 		bl	Error_Handler
 629              	.LVL39:
 630 00ae E5E7     		b	.L36
 631              	.L44:
 632              		.align	2
 633              	.L43:
 634 00b0 00000000 		.word	.LANCHOR1
 635 00b4 00080040 		.word	1073743872
 636              		.cfi_endproc
 637              	.LFE66:
 639              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 640              		.align	1
 641              		.global	HAL_TIM_Base_MspDeInit
 642              		.syntax unified
 643              		.thumb
 644              		.thumb_func
 646              	HAL_TIM_Base_MspDeInit:
 647              	.LVL40:
 648              	.LFB69:
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 220:Core/Src/tim.c **** {
 649              		.loc 1 220 1 view -0
 650              		.cfi_startproc
 651              		@ args = 0, pretend = 0, frame = 0
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 653              		.loc 1 220 1 is_stmt 0 view .LVU179
 654 0000 08B5     		push	{r3, lr}
 655              	.LCFI16:
 656              		.cfi_def_cfa_offset 8
 657              		.cfi_offset 3, -8
ARM GAS  /tmp/ccchS3QT.s 			page 19


 658              		.cfi_offset 14, -4
 221:Core/Src/tim.c **** 
 222:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 659              		.loc 1 222 3 is_stmt 1 view .LVU180
 660              		.loc 1 222 20 is_stmt 0 view .LVU181
 661 0002 0368     		ldr	r3, [r0]
 662              		.loc 1 222 5 view .LVU182
 663 0004 0D4A     		ldr	r2, .L51
 664 0006 9342     		cmp	r3, r2
 665 0008 03D0     		beq	.L49
 223:Core/Src/tim.c ****   {
 224:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 227:Core/Src/tim.c ****     /* Peripheral clock disable */
 228:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 231:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 232:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 235:Core/Src/tim.c ****   }
 236:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 666              		.loc 1 236 8 is_stmt 1 view .LVU183
 667              		.loc 1 236 10 is_stmt 0 view .LVU184
 668 000a 0D4A     		ldr	r2, .L51+4
 669 000c 9342     		cmp	r3, r2
 670 000e 0AD0     		beq	.L50
 671              	.LVL41:
 672              	.L45:
 237:Core/Src/tim.c ****   {
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 241:Core/Src/tim.c ****     /* Peripheral clock disable */
 242:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 245:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 249:Core/Src/tim.c ****   }
 250:Core/Src/tim.c **** }
 673              		.loc 1 250 1 view .LVU185
 674 0010 08BD     		pop	{r3, pc}
 675              	.LVL42:
 676              	.L49:
 228:Core/Src/tim.c **** 
 677              		.loc 1 228 5 is_stmt 1 view .LVU186
 678 0012 02F50332 		add	r2, r2, #134144
 679 0016 D369     		ldr	r3, [r2, #28]
 680 0018 23F00203 		bic	r3, r3, #2
 681 001c D361     		str	r3, [r2, #28]
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 682              		.loc 1 231 5 view .LVU187
ARM GAS  /tmp/ccchS3QT.s 			page 20


 683 001e 1D20     		movs	r0, #29
 684              	.LVL43:
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 685              		.loc 1 231 5 is_stmt 0 view .LVU188
 686 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 687              	.LVL44:
 688 0024 F4E7     		b	.L45
 689              	.LVL45:
 690              	.L50:
 242:Core/Src/tim.c **** 
 691              		.loc 1 242 5 is_stmt 1 view .LVU189
 692 0026 02F50232 		add	r2, r2, #133120
 693 002a D369     		ldr	r3, [r2, #28]
 694 002c 23F00403 		bic	r3, r3, #4
 695 0030 D361     		str	r3, [r2, #28]
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 696              		.loc 1 245 5 view .LVU190
 697 0032 1E20     		movs	r0, #30
 698              	.LVL46:
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 699              		.loc 1 245 5 is_stmt 0 view .LVU191
 700 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 701              	.LVL47:
 702              		.loc 1 250 1 view .LVU192
 703 0038 EAE7     		b	.L45
 704              	.L52:
 705 003a 00BF     		.align	2
 706              	.L51:
 707 003c 00040040 		.word	1073742848
 708 0040 00080040 		.word	1073743872
 709              		.cfi_endproc
 710              	.LFE69:
 712              		.global	htim4
 713              		.global	htim3
 714              		.section	.bss.htim3,"aw",%nobits
 715              		.align	2
 716              		.set	.LANCHOR0,. + 0
 719              	htim3:
 720 0000 00000000 		.space	72
 720      00000000 
 720      00000000 
 720      00000000 
 720      00000000 
 721              		.section	.bss.htim4,"aw",%nobits
 722              		.align	2
 723              		.set	.LANCHOR1,. + 0
 726              	htim4:
 727 0000 00000000 		.space	72
 727      00000000 
 727      00000000 
 727      00000000 
 727      00000000 
 728              		.text
 729              	.Letext0:
 730              		.file 2 "/home/mark/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defau
 731              		.file 3 "/home/mark/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 732              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
ARM GAS  /tmp/ccchS3QT.s 			page 21


 733              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 734              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 735              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 736              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 737              		.file 9 "Core/Inc/tim.h"
 738              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 739              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 740              		.file 12 "Core/Inc/main.h"
ARM GAS  /tmp/ccchS3QT.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccchS3QT.s:18     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccchS3QT.s:24     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccchS3QT.s:129    .text.HAL_TIM_Base_MspInit:0000000000000064 $d
     /tmp/ccchS3QT.s:136    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccchS3QT.s:142    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccchS3QT.s:267    .text.HAL_TIM_MspPostInit:0000000000000078 $d
     /tmp/ccchS3QT.s:276    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccchS3QT.s:282    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccchS3QT.s:452    .text.MX_TIM3_Init:00000000000000b4 $d
     /tmp/ccchS3QT.s:458    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccchS3QT.s:464    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccchS3QT.s:634    .text.MX_TIM4_Init:00000000000000b0 $d
     /tmp/ccchS3QT.s:640    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccchS3QT.s:646    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccchS3QT.s:707    .text.HAL_TIM_Base_MspDeInit:000000000000003c $d
     /tmp/ccchS3QT.s:726    .bss.htim4:0000000000000000 htim4
     /tmp/ccchS3QT.s:719    .bss.htim3:0000000000000000 htim3
     /tmp/ccchS3QT.s:715    .bss.htim3:0000000000000000 $d
     /tmp/ccchS3QT.s:722    .bss.htim4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
HAL_NVIC_DisableIRQ
