--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml seven_bit.twx seven_bit.ncd -o seven_bit.twr seven_bit.pcf
-ucf seven_bit.ucf

Design file:              seven_bit.ncd
Physical constraint file: seven_bit.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 61 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.392ns.
--------------------------------------------------------------------------------

Paths for end point B_6 (SLICE_X50Y67.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C1/r_event (FF)
  Destination:          B_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.011 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: C1/r_event to B_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.YQ      Tcko                  0.652   C1/r_event
                                                       C1/r_event
    SLICE_X51Y65.G2      net (fanout=7)        1.000   C1/r_event
    SLICE_X51Y65.Y       Tilo                  0.704   opcode_not0001
                                                       B_6_not00011
    SLICE_X50Y67.CE      net (fanout=2)        1.468   B_6_not0001
    SLICE_X50Y67.CLK     Tceck                 0.555   B<6>
                                                       B_6
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.911ns logic, 2.468ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_FSM_FFd2 (FF)
  Destination:          B_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_FSM_FFd2 to B_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.XQ      Tcko                  0.592   count_FSM_FFd2
                                                       count_FSM_FFd2
    SLICE_X51Y65.G1      net (fanout=2)        0.587   count_FSM_FFd2
    SLICE_X51Y65.Y       Tilo                  0.704   opcode_not0001
                                                       B_6_not00011
    SLICE_X50Y67.CE      net (fanout=2)        1.468   B_6_not0001
    SLICE_X50Y67.CLK     Tceck                 0.555   B<6>
                                                       B_6
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (1.851ns logic, 2.055ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prev_event (FF)
  Destination:          B_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prev_event to B_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.YQ      Tcko                  0.652   prev_event
                                                       prev_event
    SLICE_X51Y65.G4      net (fanout=6)        0.476   prev_event
    SLICE_X51Y65.Y       Tilo                  0.704   opcode_not0001
                                                       B_6_not00011
    SLICE_X50Y67.CE      net (fanout=2)        1.468   B_6_not0001
    SLICE_X50Y67.CLK     Tceck                 0.555   B<6>
                                                       B_6
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.911ns logic, 1.944ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point A_5 (SLICE_X50Y66.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C1/r_event (FF)
  Destination:          A_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.011 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: C1/r_event to A_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.YQ      Tcko                  0.652   C1/r_event
                                                       C1/r_event
    SLICE_X51Y64.F2      net (fanout=7)        1.024   C1/r_event
    SLICE_X51Y64.X       Tilo                  0.704   A_6_not0001
                                                       A_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.393   A_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   A<5>
                                                       A_5
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.911ns logic, 2.417ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_FSM_FFd4 (FF)
  Destination:          A_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_FSM_FFd4 to A_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y65.XQ      Tcko                  0.592   count_FSM_FFd4
                                                       count_FSM_FFd4
    SLICE_X51Y64.F1      net (fanout=2)        0.732   count_FSM_FFd4
    SLICE_X51Y64.X       Tilo                  0.704   A_6_not0001
                                                       A_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.393   A_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   A<5>
                                                       A_5
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (1.851ns logic, 2.125ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prev_event (FF)
  Destination:          A_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prev_event to A_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.YQ      Tcko                  0.652   prev_event
                                                       prev_event
    SLICE_X51Y64.F4      net (fanout=6)        0.473   prev_event
    SLICE_X51Y64.X       Tilo                  0.704   A_6_not0001
                                                       A_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.393   A_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   A<5>
                                                       A_5
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.911ns logic, 1.866ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point A_4 (SLICE_X50Y66.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               C1/r_event (FF)
  Destination:          A_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.011 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: C1/r_event to A_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.YQ      Tcko                  0.652   C1/r_event
                                                       C1/r_event
    SLICE_X51Y64.F2      net (fanout=7)        1.024   C1/r_event
    SLICE_X51Y64.X       Tilo                  0.704   A_6_not0001
                                                       A_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.393   A_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   A<5>
                                                       A_4
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.911ns logic, 2.417ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_FSM_FFd4 (FF)
  Destination:          A_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_FSM_FFd4 to A_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y65.XQ      Tcko                  0.592   count_FSM_FFd4
                                                       count_FSM_FFd4
    SLICE_X51Y64.F1      net (fanout=2)        0.732   count_FSM_FFd4
    SLICE_X51Y64.X       Tilo                  0.704   A_6_not0001
                                                       A_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.393   A_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   A<5>
                                                       A_4
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (1.851ns logic, 2.125ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prev_event (FF)
  Destination:          A_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prev_event to A_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.YQ      Tcko                  0.652   prev_event
                                                       prev_event
    SLICE_X51Y64.F4      net (fanout=6)        0.473   prev_event
    SLICE_X51Y64.X       Tilo                  0.704   A_6_not0001
                                                       A_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.393   A_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   A<5>
                                                       A_4
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.911ns logic, 1.866ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_FSM_FFd4 (SLICE_X50Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_FSM_FFd5 (FF)
  Destination:          count_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.010ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.003 - 0.001)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_FSM_FFd5 to count_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcko                  0.470   count_FSM_FFd5
                                                       count_FSM_FFd5
    SLICE_X50Y65.BX      net (fanout=2)        0.406   count_FSM_FFd5
    SLICE_X50Y65.CLK     Tckdi       (-Th)    -0.134   count_FSM_FFd4
                                                       count_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.604ns logic, 0.406ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point count_FSM_FFd1 (SLICE_X50Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_FSM_FFd2 (FF)
  Destination:          count_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_FSM_FFd2 to count_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.XQ      Tcko                  0.474   count_FSM_FFd2
                                                       count_FSM_FFd2
    SLICE_X50Y64.BY      net (fanout=2)        0.408   count_FSM_FFd2
    SLICE_X50Y64.CLK     Tckdi       (-Th)    -0.152   count_FSM_FFd2
                                                       count_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.626ns logic, 0.408ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point count_FSM_FFd5 (SLICE_X51Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_FSM_FFd1 (FF)
  Destination:          count_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_FSM_FFd1 to count_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.YQ      Tcko                  0.522   count_FSM_FFd2
                                                       count_FSM_FFd1
    SLICE_X51Y62.BY      net (fanout=2)        0.426   count_FSM_FFd1
    SLICE_X51Y62.CLK     Tckdi       (-Th)    -0.135   count_FSM_FFd5
                                                       count_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.657ns logic, 0.426ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: B<6>/CLK
  Logical resource: B_6/CK
  Location pin: SLICE_X50Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: B<6>/CLK
  Logical resource: B_6/CK
  Location pin: SLICE_X50Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: B<6>/CLK
  Logical resource: B_6/CK
  Location pin: SLICE_X50Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.392|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 61 paths, 0 nets, and 50 connections

Design statistics:
   Minimum period:   4.392ns{1}   (Maximum frequency: 227.687MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 12 16:34:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



