#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 16 11:57:03 2022
# Process ID: 5712
# Current directory: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16936 C:\Users\hasan\Desktop\TOBB CS Hasan TUNA\21-22\SUMMER\BIL265\Project\Project_Final\Project_Final.xpr
# Log file: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/vivado.log
# Journal file: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 697.578 ; gain = 88.184
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 788.270 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737498A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1672.594 ; gain = 884.324
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/kontrolcu.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/kontrolcu.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 12:02:12 2022...
