bus	,	V_2
intel_mid_pci_ops	,	V_44
pci_bus	,	V_1
dev_to_node	,	F_13
mp_map_gsi_to_irq	,	F_14
pci_d3delay_fixup	,	F_21
pcibios_disable_irq	,	V_42
pci_domain_nr	,	F_2
decode	,	V_22
PCI_ROM_RESOURCE	,	V_51
pci_read_config_dword	,	F_25
IORESOURCE_PCI_FIXED	,	V_56
type1_access_ok	,	F_6
number	,	V_10
ioapic_set_alloc_attr	,	F_12
bar	,	V_20
"Intel MID platform detected, using MID PCI ops\n"	,	L_1
len	,	V_14
dev	,	V_32
u32	,	T_1
reg	,	V_13
pcie_cap	,	V_5
write	,	V_23
IOAPIC_MAP_ALLOC	,	V_39
info	,	V_34
polarity	,	V_35
val	,	V_15
pci_soc_mode	,	V_45
read	,	V_9
offset	,	V_16
intel_mid_pci_irq_enable	,	F_10
resource	,	V_52
devfn	,	V_3
cap_data	,	V_6
PCI_HEADER_TYPE	,	V_25
pci_dev	,	V_31
d3_delay	,	V_47
size	,	V_17
intel_mid_pci_irq_disable	,	F_15
domain	,	V_18
INTEL_MID_CPU_CHIP_TANGIER	,	V_38
PCI_EXT_CAP_ID	,	F_3
PCI_EXT_CAP_ID_VNDR	,	V_11
raw_pci_ext_ops	,	V_8
PCI_DEVFN	,	F_7
irq_managed	,	V_36
pci_set_power_state	,	F_23
flags	,	V_55
pci_device_update_fixed	,	F_5
pcibios_enable_irq	,	V_41
PCIE_VNDR_CAP_ID_FIXED_BAR	,	V_12
pci_direct_conf1	,	V_28
pos	,	V_4
irq_alloc_info	,	V_33
intel_mid_identify_cpu	,	F_11
EBUSY	,	V_40
PCIE_CAP_OFFSET	,	V_7
where	,	V_26
PCI_DEVICE_ID	,	V_46
end	,	V_53
value	,	V_27
PCI_D3hot	,	V_48
pci_root_ops	,	V_43
intel_mid_pci_init	,	F_18
PCI_EXT_CAP_NEXT	,	F_4
pci_fixed_bar_fixup	,	F_24
PCI_ROM_ADDRESS	,	V_29
pr_info	,	F_19
busnum	,	V_19
pci_write	,	F_9
start	,	V_54
irq	,	V_37
i	,	V_49
mrst_power_off_unused_dev	,	F_22
mp_unmap_irq	,	F_17
mp_should_keep_irq	,	F_16
pci_read	,	F_8
__init	,	T_2
PCI_BASE_ADDRESS_0	,	V_21
PCI_STATUS	,	V_24
pci_mmcfg_late_init	,	F_20
PCI_BASE_ADDRESS_5	,	V_30
fixed_bar_cap	,	F_1
cfg_size	,	V_50
