//Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
//Date        : Sun Feb  9 10:33:29 2020
//Host        : LAPTOP-STEFAN running 64-bit major release  (build 9200)
//Command     : generate_target design_1_wrapper.bd
//Design      : design_1_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_wrapper
   (Cin,
    Cout,
    a,
    b,
    s);
  input Cin;
  output Cout;
  input a;
  input b;
  output s;

  wire Cin;
  wire Cout;
  wire a;
  wire b;
  wire s;

  design_1 design_1_i
       (.Cin(Cin),
        .Cout(Cout),
        .a(a),
        .b(b),
        .s(s));
endmodule
