// Seed: 787429784
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_13(
      .id_0(id_6),
      .id_1(""),
      .id_2(id_4),
      .id_3("" !== 1),
      .id_4(),
      .id_5(1),
      .id_6(1),
      .id_7(id_4),
      .id_8({id_1{1}})
  );
endmodule
module module_1 (
    input logic id_0,
    input wand  id_1,
    inout logic id_2
    , id_4
);
  always @* begin
    id_2 <= 1;
    id_4 <= id_0;
  end
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_2)
  );
  assign id_2 = 1 == 1;
  assign id_8 = id_8;
endmodule
