0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/nages/verilog_projects/Sequential Circuits/FIFO/FIFO.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/nages/verilog_projects/Sequential Circuits/FIFO/FIFO.srcs/sources_1/new/Four_deep_FIFO.v,1753899744,verilog,,C:/Users/nages/verilog_projects/Sequential Circuits/FIFO/FIFO.srcs/sources_1/new/Four_deep_FIFO_tb.v,,Four_deep_FIFO,,,,,,,,
C:/Users/nages/verilog_projects/Sequential Circuits/FIFO/FIFO.srcs/sources_1/new/Four_deep_FIFO_tb.v,1753899959,verilog,,,,Four_deep_FIFO_tb,,,,,,,,
