Fitter report for CPLD_EPM7128_test
Tue Aug 27 22:33:16 2019
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Other Routing Usage Summary
 18. LAB External Interconnect
 19. LAB Macrocells
 20. Logic Cell Interconnection
 21. Fitter Device Options
 22. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Fitter Summary                                                        ;
+---------------------------+-------------------------------------------+
; Fitter Status             ; Successful - Tue Aug 27 22:33:16 2019     ;
; Quartus II 64-Bit Version ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name             ; CPLD_EPM7128_test                         ;
; Top-level Entity Name     ; test                                      ;
; Family                    ; MAX7000S                                  ;
; Device                    ; EPM7128SLC84-15                           ;
; Timing Models             ; Final                                     ;
; Total macrocells          ; 16 / 128 ( 13 % )                         ;
; Total pins                ; 7 / 68 ( 10 % )                           ;
+---------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Use smart compilation                                                      ; On              ; Off           ;
; Optimize Multi-Corner Timing                                               ; On              ; Off           ;
; Optimize Timing for ECOs                                                   ; On              ; Off           ;
; Fitter Effort                                                              ; Standard Fit    ; Auto Fit      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal          ; Normal        ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/PCB_personal_design/CPLD_EPM7128/CPLD_EPM7128_test/output_files/CPLD_EPM7128_test.pin.


+--------------------------------------------------+
; Fitter Resource Usage Summary                    ;
+------------------------------+-------------------+
; Resource                     ; Usage             ;
+------------------------------+-------------------+
; Logic cells                  ; 16 / 128 ( 13 % ) ;
; Registers                    ; 16 / 128 ( 13 % ) ;
; Number of pterms used        ; 15                ;
; I/O pins                     ; 7 / 68 ( 10 % )   ;
;     -- Clock pins            ; 1 / 2 ( 50 % )    ;
;     -- Dedicated input pins  ; 1 / 2 ( 50 % )    ;
;                              ;                   ;
; Global signals               ; 2                 ;
; Shareable expanders          ; 0 / 128 ( 0 % )   ;
; Parallel expanders           ; 0 / 120 ( 0 % )   ;
; Cells using turbo bit        ; 16 / 128 ( 13 % ) ;
; Maximum fan-out              ; 16                ;
; Highest non-global fan-out   ; 15                ;
; Total fan-out                ; 153               ;
; Average fan-out              ; 6.65              ;
+------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                  ;
+-------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name  ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+-------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; clock ; 83    ; --       ; --  ; 16                    ; 0                  ; yes    ; no             ; TTL          ; User                 ;
; reset ; 1     ; --       ; --  ; 16                    ; 0                  ; yes    ; no             ; TTL          ; User                 ;
+-------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                              ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; led  ; 24    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; reset          ; input  ; TTL          ;         ; Y               ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 18       ; 17         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; led            ; output ; TTL          ;         ; Y               ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 31       ; 30         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 36       ; 35         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 37       ; 36         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 40       ; 39         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 45       ; 44         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 46       ; 45         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 49       ; 48         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 50       ; 49         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 51       ; 50         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 52       ; 51         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 55       ; 54         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 56       ; 55         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 57       ; 56         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 58       ; 57         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 61       ; 60         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 64       ; 63         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 65       ; 64         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 69       ; 68         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 70       ; 69         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 74       ; 73         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 75       ; 74         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 76       ; 75         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 77       ; 76         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 80       ; 79         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 81       ; 80         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; clock          ; input  ; TTL          ;         ; Y               ;
; 84       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 2                    ; 0                 ; 0                 ; 2     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+---------------------------------------------------------------------+
; Dedicated Inputs I/O                                                ;
+-------+-------+-------+-------+--------------+------------+---------+
; Name  ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+-------+-------+-------+-------+--------------+------------+---------+
; clock ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
; reset ; 1     ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+-------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                               ;
+--------------------------------+------------+------+---------------------------------+--------------+
; Compilation Hierarchy Node     ; Macrocells ; Pins ; Full Hierarchy Name             ; Library Name ;
+--------------------------------+------------+------+---------------------------------+--------------+
; |test                          ; 16         ; 7    ; |test                           ; work         ;
;    |lpm_counter:counter_rtl_0| ; 16         ; 0    ; |test|lpm_counter:counter_rtl_0 ; work         ;
+--------------------------------+------------+------+---------------------------------+--------------+


+----------------------------------------------------------------------------------------------+
; Control Signals                                                                              ;
+-------+----------+---------+--------------+--------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+--------------+--------+----------------------+------------------+
; clock ; PIN_83   ; 16      ; Clock        ; yes    ; On                   ; --               ;
; reset ; PIN_1    ; 16      ; Async. clear ; yes    ; On                   ; --               ;
+-------+----------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------------------+
; Global & Other Fast Signals                                          ;
+-------+----------+---------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+----------------------+------------------+
; clock ; PIN_83   ; 16      ; On                   ; --               ;
; reset ; PIN_1    ; 16      ; On                   ; --               ;
+-------+----------+---------+----------------------+------------------+


+----------------------------------------------+
; Non-Global High Fan-Out Signals              ;
+------------------------------------+---------+
; Name                               ; Fan-Out ;
+------------------------------------+---------+
; lpm_counter:counter_rtl_0|dffs[0]  ; 15      ;
; lpm_counter:counter_rtl_0|dffs[1]  ; 14      ;
; lpm_counter:counter_rtl_0|dffs[2]  ; 13      ;
; lpm_counter:counter_rtl_0|dffs[3]  ; 12      ;
; lpm_counter:counter_rtl_0|dffs[4]  ; 11      ;
; lpm_counter:counter_rtl_0|dffs[5]  ; 10      ;
; lpm_counter:counter_rtl_0|dffs[6]  ; 9       ;
; lpm_counter:counter_rtl_0|dffs[7]  ; 8       ;
; lpm_counter:counter_rtl_0|dffs[8]  ; 7       ;
; lpm_counter:counter_rtl_0|dffs[9]  ; 6       ;
; lpm_counter:counter_rtl_0|dffs[10] ; 5       ;
; lpm_counter:counter_rtl_0|dffs[11] ; 4       ;
; lpm_counter:counter_rtl_0|dffs[12] ; 3       ;
; lpm_counter:counter_rtl_0|dffs[13] ; 2       ;
; lpm_counter:counter_rtl_0|dffs[15] ; 1       ;
; lpm_counter:counter_rtl_0|dffs[14] ; 1       ;
+------------------------------------+---------+


+------------------------------------------------+
; Other Routing Usage Summary                    ;
+-----------------------------+------------------+
; Other Routing Resource Type ; Usage            ;
+-----------------------------+------------------+
; Output enables              ; 0 / 6 ( 0 % )    ;
; PIA buffers                 ; 15 / 288 ( 5 % ) ;
; PIAs                        ; 15 / 288 ( 5 % ) ;
+-----------------------------+------------------+


+----------------------------------------------------------------------------+
; LAB External Interconnect                                                  ;
+----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 1.88) ; Number of LABs  (Total = 1) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 7                           ;
; 1                                            ; 0                           ;
; 2                                            ; 0                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 0                           ;
; 6                                            ; 0                           ;
; 7                                            ; 0                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 0                           ;
; 12                                           ; 0                           ;
; 13                                           ; 0                           ;
; 14                                           ; 0                           ;
; 15                                           ; 1                           ;
+----------------------------------------------+-----------------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 2.00) ; Number of LABs  (Total = 1) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 7                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 0                           ;
; 14                                     ; 0                           ;
; 15                                     ; 0                           ;
; 16                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  C  ; LC33       ; clock, reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15] ;
;  C  ; LC34       ; clock, reset, lpm_counter:counter_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                    ;
;  C  ; LC35       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                       ;
;  C  ; LC36       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                          ;
;  C  ; LC37       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                             ;
;  C  ; LC38       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4]                                                                                                                                                                                                                                                                                                                                                                    ; lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                                                                ;
;  C  ; LC39       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5]                                                                                                                                                                                                                                                                                                                                 ; lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                                                                                                   ;
;  C  ; LC40       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6]                                                                                                                                                                                                                                                                                              ; lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                                                                                                                                      ;
;  C  ; LC41       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7]                                                                                                                                                                                                                                                           ; lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                                                                                                                                                                         ;
;  C  ; LC42       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8]                                                                                                                                                                                                                        ; lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC43       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9]                                                                                                                                                                                     ; lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC44       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10]                                                                                                                                                 ; lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  C  ; LC45       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11]                                                                                                             ; lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC47       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12]                                                                         ; lpm_counter:counter_rtl_0|dffs[14], lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC48       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13]                                     ; lpm_counter:counter_rtl_0|dffs[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC46       ; clock, reset, lpm_counter:counter_rtl_0|dffs[1], lpm_counter:counter_rtl_0|dffs[0], lpm_counter:counter_rtl_0|dffs[2], lpm_counter:counter_rtl_0|dffs[3], lpm_counter:counter_rtl_0|dffs[4], lpm_counter:counter_rtl_0|dffs[5], lpm_counter:counter_rtl_0|dffs[6], lpm_counter:counter_rtl_0|dffs[7], lpm_counter:counter_rtl_0|dffs[8], lpm_counter:counter_rtl_0|dffs[9], lpm_counter:counter_rtl_0|dffs[10], lpm_counter:counter_rtl_0|dffs[11], lpm_counter:counter_rtl_0|dffs[12], lpm_counter:counter_rtl_0|dffs[13], lpm_counter:counter_rtl_0|dffs[14] ; led                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Tue Aug 27 22:33:15 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPLD_EPM7128_test -c CPLD_EPM7128_test
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EPM7128SLC84-15 for design "CPLD_EPM7128_test"
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 427 megabytes
    Info: Processing ended: Tue Aug 27 22:33:16 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


