
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Wed Mar 12 15:15:33 2025
Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**ERROR: Design must be in memory before running "floorPlan"
Design must be in memory before running "floorPlan"
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Mar 12 15:16:06 2025
viaInitial ends at Wed Mar 12 15:16:06 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.58min, fe_mem=462.4M) ***
*** Begin netlist parsing (mem=462.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 493.426M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=493.4M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 45125 stdCell insts.

*** Memory Usage v#1 (Current mem = 577.258M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:13.8, real=0:00:36.0, peak res=331.1M, current mem=699.6M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=346.3M, current mem=716.9M)
Current (total cpu=0:00:13.9, real=0:00:37.0, peak res=346.3M, current mem=716.9M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1124.21 CPU=0:00:04.5 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.7  real=0:00:05.0  mem= 1124.2M) ***
*** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:06.0 totSessionCpu=0:00:23.2 mem=1124.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.869  | -0.869  | -0.005  |
|           TNS (ns):| -1707.5 | -1707.2 | -0.273  |
|    Violating Paths:|  2668   |  2618   |   50    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 8.9 sec
Total Real time: 9.0 sec
Total Memory Usage: 1018.050781 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
45125 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
45125 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1018.1M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> sroute
*** Begin SPECIAL ROUTE on Wed Mar 12 15:16:27 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-19.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1901.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 148 used
Read in 148 components
  148 core components: 148 unplaced, 0 placed, 0 fixed
Read in 331 logical pins
Read in 331 nets
Read in 2 special nets, 2 routed
Read in 296 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 752
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 376
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1916.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 100 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Wed Mar 12 15:16:27 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Wed Mar 12 15:16:27 2025

sroute post-processing starts at Wed Mar 12 15:16:27 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Wed Mar 12 15:16:27 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 9.68 megs
sroute: Total Peak Memory used = 1027.73 megs
<CMD> fit
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 14 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Stripe Generation (totcpu: 0:00:00.2,real: 0:00:01.0, mem: 1027.7M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 10 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 133 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Stripe Generation (totcpu: 0:00:02.0,real: 0:00:02.0, mem: 1030.9M) ***
<CMD> undo
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 10 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 133 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Stripe Generation (totcpu: 0:00:01.9,real: 0:00:02.0, mem: 1030.9M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 20 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 67 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Stripe Generation (totcpu: 0:00:01.1,real: 0:00:01.0, mem: 1030.9M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 15 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 89 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Stripe Generation (totcpu: 0:00:01.5,real: 0:00:01.0, mem: 1030.9M) ***
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 15 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (22.90, 1.00) (22.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (37.90, 1.00) (37.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (52.90, 1.00) (52.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (67.90, 1.00) (67.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (82.90, 1.00) (82.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (97.90, 1.00) (97.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (112.90, 1.00) (112.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (127.90, 1.00) (127.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (142.90, 1.00) (142.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (157.90, 1.00) (157.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (172.90, 1.00) (172.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (187.90, 1.00) (187.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (202.90, 1.00) (202.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (217.90, 1.00) (217.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (232.90, 1.00) (232.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (247.90, 1.00) (247.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (262.90, 1.00) (262.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (277.90, 1.00) (277.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (292.90, 1.00) (292.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (307.90, 1.00) (307.90, 694.00) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete; vias are now being generated.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1038.9M) ***
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 1.8 -start 0.0 0.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1065.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 530.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 528.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 526.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 524.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 522.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 520.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 518.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 516.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 514.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 512.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 510.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 508.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 506.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 504.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 502.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 500.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 498.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 496.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 494.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 492.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 490.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 488.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 486.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 484.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 482.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 480.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 478.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 476.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 474.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 472.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 470.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 468.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 466.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 464.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 462.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 460.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 458.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 456.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 454.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 452.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 450.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 448.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 446.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 444.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 442.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 440.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 438.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 436.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 434.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 432.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 430.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 428.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 426.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 424.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 422.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 420.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 418.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 416.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 414.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 412.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 410.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 408.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 406.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 404.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 402.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 400.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 398.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 396.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 394.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 392.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 390.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 388.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 386.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 384.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 382.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 380.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 378.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 376.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 374.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 372.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 370.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 368.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 366.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 364.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 362.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 360.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 358.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 356.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 354.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 352.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 350.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 348.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 344.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 342.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 340.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 338.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 336.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 334.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 332.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 330.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 328.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 326.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 324.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 322.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 320.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 318.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 316.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 314.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 312.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 310.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 308.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 306.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 304.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 302.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 300.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 298.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 296.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 294.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 292.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 290.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 288.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 286.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 284.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 282.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 280.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 278.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 276.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 274.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 272.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 270.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 268.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 266.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 264.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 262.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 260.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 258.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 256.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 254.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 252.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 250.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 248.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 246.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 244.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 242.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 240.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 238.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 236.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 234.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 232.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 230.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 228.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 226.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 224.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 222.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 220.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 218.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 216.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 214.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 212.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 210.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 208.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 206.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 204.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 202.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 200.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 198.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 196.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 194.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 192.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 190.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 188.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 186.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 184.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 182.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 180.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 178.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 176.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 174.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 172.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 170.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 168.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 166.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 164.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 147
	Illegally Assigned Pins            : 184
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
184 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
Moving Pin [sum_out[23]] to LEGAL location ( 530.700    0.000 2 )
Moving Pin [sum_out[22]] to LEGAL location ( 528.700    0.000 2 )
Moving Pin [sum_out[21]] to LEGAL location ( 526.700    0.000 2 )
Moving Pin [sum_out[20]] to LEGAL location ( 524.700    0.000 2 )
Moving Pin [sum_out[19]] to LEGAL location ( 522.700    0.000 2 )
Moving Pin [sum_out[18]] to LEGAL location ( 520.700    0.000 2 )
Moving Pin [sum_out[17]] to LEGAL location ( 518.700    0.000 2 )
Moving Pin [sum_out[16]] to LEGAL location ( 516.700    0.000 2 )
Moving Pin [sum_out[15]] to LEGAL location ( 514.700    0.000 2 )
Moving Pin [sum_out[14]] to LEGAL location ( 512.700    0.000 2 )
Moving Pin [sum_out[13]] to LEGAL location ( 510.700    0.000 2 )
Moving Pin [sum_out[12]] to LEGAL location ( 508.700    0.000 2 )
Moving Pin [sum_out[11]] to LEGAL location ( 506.700    0.000 2 )
Moving Pin [sum_out[10]] to LEGAL location ( 504.700    0.000 2 )
Moving Pin [sum_out[9]] to LEGAL location ( 502.700    0.000 2 )
Moving Pin [sum_out[8]] to LEGAL location ( 500.700    0.000 2 )
Moving Pin [sum_out[7]] to LEGAL location ( 498.700    0.000 2 )
Moving Pin [sum_out[6]] to LEGAL location ( 496.700    0.000 2 )
Moving Pin [sum_out[5]] to LEGAL location ( 494.700    0.000 2 )
Moving Pin [sum_out[4]] to LEGAL location ( 492.700    0.000 2 )
Moving Pin [sum_out[3]] to LEGAL location ( 490.700    0.000 2 )
Moving Pin [sum_out[2]] to LEGAL location ( 488.700    0.000 2 )
Moving Pin [sum_out[1]] to LEGAL location ( 486.700    0.000 2 )
Moving Pin [sum_out[0]] to LEGAL location ( 484.700    0.000 2 )
Moving Pin [out[159]] to LEGAL location ( 482.700    0.000 2 )
Moving Pin [out[158]] to LEGAL location ( 480.700    0.000 2 )
Moving Pin [out[157]] to LEGAL location ( 478.700    0.000 2 )
Moving Pin [out[156]] to LEGAL location ( 476.700    0.000 2 )
Moving Pin [out[155]] to LEGAL location ( 474.700    0.000 2 )
Moving Pin [out[154]] to LEGAL location ( 472.700    0.000 2 )
Moving Pin [out[153]] to LEGAL location ( 470.700    0.000 2 )
Moving Pin [out[152]] to LEGAL location ( 468.700    0.000 2 )
Moving Pin [out[151]] to LEGAL location ( 466.700    0.000 2 )
Moving Pin [out[150]] to LEGAL location ( 464.700    0.000 2 )
Moving Pin [out[149]] to LEGAL location ( 462.700    0.000 2 )
Moving Pin [out[148]] to LEGAL location ( 460.700    0.000 2 )
Moving Pin [out[147]] to LEGAL location ( 458.700    0.000 2 )
Moving Pin [out[146]] to LEGAL location ( 456.700    0.000 2 )
Moving Pin [out[145]] to LEGAL location ( 454.700    0.000 2 )
Moving Pin [out[144]] to LEGAL location ( 452.700    0.000 2 )
Moving Pin [out[143]] to LEGAL location ( 450.700    0.000 2 )
Moving Pin [out[142]] to LEGAL location ( 448.700    0.000 2 )
Moving Pin [out[141]] to LEGAL location ( 446.700    0.000 2 )
Moving Pin [out[140]] to LEGAL location ( 444.700    0.000 2 )
Moving Pin [out[139]] to LEGAL location ( 442.700    0.000 2 )
Moving Pin [out[138]] to LEGAL location ( 440.700    0.000 2 )
Moving Pin [out[137]] to LEGAL location ( 438.700    0.000 2 )
Moving Pin [out[136]] to LEGAL location ( 436.700    0.000 2 )
Moving Pin [out[135]] to LEGAL location ( 434.700    0.000 2 )
Moving Pin [out[134]] to LEGAL location ( 432.700    0.000 2 )
Moving Pin [out[133]] to LEGAL location ( 430.700    0.000 2 )
Moving Pin [out[132]] to LEGAL location ( 428.700    0.000 2 )
Moving Pin [out[131]] to LEGAL location ( 426.700    0.000 2 )
Moving Pin [out[130]] to LEGAL location ( 424.700    0.000 2 )
Moving Pin [out[129]] to LEGAL location ( 422.700    0.000 2 )
Moving Pin [out[128]] to LEGAL location ( 420.700    0.000 2 )
Moving Pin [out[127]] to LEGAL location ( 418.700    0.000 2 )
Moving Pin [out[126]] to LEGAL location ( 416.700    0.000 2 )
Moving Pin [out[125]] to LEGAL location ( 414.700    0.000 2 )
Moving Pin [out[124]] to LEGAL location ( 412.700    0.000 2 )
Moving Pin [out[123]] to LEGAL location ( 410.700    0.000 2 )
Moving Pin [out[122]] to LEGAL location ( 408.700    0.000 2 )
Moving Pin [out[121]] to LEGAL location ( 406.700    0.000 2 )
Moving Pin [out[120]] to LEGAL location ( 404.700    0.000 2 )
Moving Pin [out[119]] to LEGAL location ( 402.700    0.000 2 )
Moving Pin [out[118]] to LEGAL location ( 400.700    0.000 2 )
Moving Pin [out[117]] to LEGAL location ( 398.700    0.000 2 )
Moving Pin [out[116]] to LEGAL location ( 396.700    0.000 2 )
Moving Pin [out[115]] to LEGAL location ( 394.700    0.000 2 )
Moving Pin [out[114]] to LEGAL location ( 392.700    0.000 2 )
Moving Pin [out[113]] to LEGAL location ( 390.700    0.000 2 )
Moving Pin [out[112]] to LEGAL location ( 388.700    0.000 2 )
Moving Pin [out[111]] to LEGAL location ( 386.700    0.000 2 )
Moving Pin [out[110]] to LEGAL location ( 384.700    0.000 2 )
Moving Pin [out[109]] to LEGAL location ( 382.700    0.000 2 )
Moving Pin [out[108]] to LEGAL location ( 380.700    0.000 2 )
Moving Pin [out[107]] to LEGAL location ( 378.700    0.000 2 )
Moving Pin [out[106]] to LEGAL location ( 376.700    0.000 2 )
Moving Pin [out[105]] to LEGAL location ( 374.700    0.000 2 )
Moving Pin [out[104]] to LEGAL location ( 372.700    0.000 2 )
Moving Pin [out[103]] to LEGAL location ( 370.700    0.000 2 )
Moving Pin [out[102]] to LEGAL location ( 368.700    0.000 2 )
Moving Pin [out[101]] to LEGAL location ( 366.700    0.000 2 )
Moving Pin [out[100]] to LEGAL location ( 364.700    0.000 2 )
Moving Pin [out[99]] to LEGAL location ( 362.700    0.000 2 )
Moving Pin [out[98]] to LEGAL location ( 360.700    0.000 2 )
Moving Pin [out[97]] to LEGAL location ( 358.700    0.000 2 )
Moving Pin [out[96]] to LEGAL location ( 356.700    0.000 2 )
Moving Pin [out[95]] to LEGAL location ( 354.700    0.000 2 )
Moving Pin [out[94]] to LEGAL location ( 352.700    0.000 2 )
Moving Pin [out[93]] to LEGAL location ( 350.700    0.000 2 )
Moving Pin [out[92]] to LEGAL location ( 348.700    0.000 2 )
Moving Pin [out[91]] to LEGAL location ( 346.700    0.000 2 )
Moving Pin [out[90]] to LEGAL location ( 344.700    0.000 2 )
Moving Pin [out[89]] to LEGAL location ( 342.700    0.000 2 )
Moving Pin [out[88]] to LEGAL location ( 340.700    0.000 2 )
Moving Pin [out[87]] to LEGAL location ( 338.700    0.000 2 )
Moving Pin [out[86]] to LEGAL location ( 336.700    0.000 2 )
Moving Pin [out[85]] to LEGAL location ( 334.700    0.000 2 )
Moving Pin [out[84]] to LEGAL location ( 332.700    0.000 2 )
Moving Pin [out[83]] to LEGAL location ( 330.700    0.000 2 )
Moving Pin [out[82]] to LEGAL location ( 328.700    0.000 2 )
Moving Pin [out[81]] to LEGAL location ( 326.700    0.000 2 )
Moving Pin [out[80]] to LEGAL location ( 324.700    0.000 2 )
Moving Pin [out[79]] to LEGAL location ( 322.700    0.000 2 )
Moving Pin [out[78]] to LEGAL location ( 320.700    0.000 2 )
Moving Pin [out[77]] to LEGAL location ( 318.700    0.000 2 )
Moving Pin [out[76]] to LEGAL location ( 316.700    0.000 2 )
Moving Pin [out[75]] to LEGAL location ( 314.700    0.000 2 )
Moving Pin [out[74]] to LEGAL location ( 312.700    0.000 2 )
Moving Pin [out[73]] to LEGAL location ( 310.700    0.000 2 )
Moving Pin [out[72]] to LEGAL location ( 308.700    0.000 2 )
Moving Pin [out[71]] to LEGAL location ( 306.700    0.000 2 )
Moving Pin [out[70]] to LEGAL location ( 304.700    0.000 2 )
Moving Pin [out[69]] to LEGAL location ( 302.700    0.000 2 )
Moving Pin [out[68]] to LEGAL location ( 300.700    0.000 2 )
Moving Pin [out[67]] to LEGAL location ( 298.700    0.000 2 )
Moving Pin [out[66]] to LEGAL location ( 296.700    0.000 2 )
Moving Pin [out[65]] to LEGAL location ( 294.700    0.000 2 )
Moving Pin [out[64]] to LEGAL location ( 292.700    0.000 2 )
Moving Pin [out[63]] to LEGAL location ( 290.700    0.000 2 )
Moving Pin [out[62]] to LEGAL location ( 288.700    0.000 2 )
Moving Pin [out[61]] to LEGAL location ( 286.700    0.000 2 )
Moving Pin [out[60]] to LEGAL location ( 284.700    0.000 2 )
Moving Pin [out[59]] to LEGAL location ( 282.700    0.000 2 )
Moving Pin [out[58]] to LEGAL location ( 280.700    0.000 2 )
Moving Pin [out[57]] to LEGAL location ( 278.700    0.000 2 )
Moving Pin [out[56]] to LEGAL location ( 276.700    0.000 2 )
Moving Pin [out[55]] to LEGAL location ( 274.700    0.000 2 )
Moving Pin [out[54]] to LEGAL location ( 272.700    0.000 2 )
Moving Pin [out[53]] to LEGAL location ( 270.700    0.000 2 )
Moving Pin [out[52]] to LEGAL location ( 268.700    0.000 2 )
Moving Pin [out[51]] to LEGAL location ( 266.700    0.000 2 )
Moving Pin [out[50]] to LEGAL location ( 264.700    0.000 2 )
Moving Pin [out[49]] to LEGAL location ( 262.700    0.000 2 )
Moving Pin [out[48]] to LEGAL location ( 260.700    0.000 2 )
Moving Pin [out[47]] to LEGAL location ( 258.700    0.000 2 )
Moving Pin [out[46]] to LEGAL location ( 256.700    0.000 2 )
Moving Pin [out[45]] to LEGAL location ( 254.700    0.000 2 )
Moving Pin [out[44]] to LEGAL location ( 252.700    0.000 2 )
Moving Pin [out[43]] to LEGAL location ( 250.700    0.000 2 )
Moving Pin [out[42]] to LEGAL location ( 248.700    0.000 2 )
Moving Pin [out[41]] to LEGAL location ( 246.700    0.000 2 )
Moving Pin [out[40]] to LEGAL location ( 244.700    0.000 2 )
Moving Pin [out[39]] to LEGAL location ( 242.700    0.000 2 )
Moving Pin [out[38]] to LEGAL location ( 240.700    0.000 2 )
Moving Pin [out[37]] to LEGAL location ( 238.700    0.000 2 )
Moving Pin [out[36]] to LEGAL location ( 236.700    0.000 2 )
Moving Pin [out[35]] to LEGAL location ( 234.700    0.000 2 )
Moving Pin [out[34]] to LEGAL location ( 232.700    0.000 2 )
Moving Pin [out[33]] to LEGAL location ( 230.700    0.000 2 )
Moving Pin [out[32]] to LEGAL location ( 228.700    0.000 2 )
Moving Pin [out[31]] to LEGAL location ( 226.700    0.000 2 )
Moving Pin [out[30]] to LEGAL location ( 224.700    0.000 2 )
Moving Pin [out[29]] to LEGAL location ( 222.700    0.000 2 )
Moving Pin [out[28]] to LEGAL location ( 220.700    0.000 2 )
Moving Pin [out[27]] to LEGAL location ( 218.700    0.000 2 )
Moving Pin [out[26]] to LEGAL location ( 216.700    0.000 2 )
Moving Pin [out[25]] to LEGAL location ( 214.700    0.000 2 )
Moving Pin [out[24]] to LEGAL location ( 212.700    0.000 2 )
Moving Pin [out[23]] to LEGAL location ( 210.700    0.000 2 )
Moving Pin [out[22]] to LEGAL location ( 208.700    0.000 2 )
Moving Pin [out[21]] to LEGAL location ( 206.700    0.000 2 )
Moving Pin [out[20]] to LEGAL location ( 204.700    0.000 2 )
Moving Pin [out[19]] to LEGAL location ( 202.700    0.000 2 )
Moving Pin [out[18]] to LEGAL location ( 200.700    0.000 2 )
Moving Pin [out[17]] to LEGAL location ( 198.700    0.000 2 )
Moving Pin [out[16]] to LEGAL location ( 196.700    0.000 2 )
Moving Pin [out[15]] to LEGAL location ( 194.700    0.000 2 )
Moving Pin [out[14]] to LEGAL location ( 192.700    0.000 2 )
Moving Pin [out[13]] to LEGAL location ( 190.700    0.000 2 )
Moving Pin [out[12]] to LEGAL location ( 188.700    0.000 2 )
Moving Pin [out[11]] to LEGAL location ( 186.700    0.000 2 )
Moving Pin [out[10]] to LEGAL location ( 184.700    0.000 2 )
Moving Pin [out[9]] to LEGAL location ( 182.700    0.000 2 )
Moving Pin [out[8]] to LEGAL location ( 180.700    0.000 2 )
Moving Pin [out[7]] to LEGAL location ( 178.700    0.000 2 )
Moving Pin [out[6]] to LEGAL location ( 176.700    0.000 2 )
Moving Pin [out[5]] to LEGAL location ( 174.700    0.000 2 )
Moving Pin [out[4]] to LEGAL location ( 172.700    0.000 2 )
Moving Pin [out[3]] to LEGAL location ( 170.700    0.000 2 )
Moving Pin [out[2]] to LEGAL location ( 168.700    0.000 2 )
Moving Pin [out[1]] to LEGAL location ( 166.700    0.000 2 )
Moving Pin [out[0]] to LEGAL location ( 164.700    0.000 2 )
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 331
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
184 pin(s) of the Partition fullchip were legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> gui_select -rect {535.363 852.090 490.896 1200.988}
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 5 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 5 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 5 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 5 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 530.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 528.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 526.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 524.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 522.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 520.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 518.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 516.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 514.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 512.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 510.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 508.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 506.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 504.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 502.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 500.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 498.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 496.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 494.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 492.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 490.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 488.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 486.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 484.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 482.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 480.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 478.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 476.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 474.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 472.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 470.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 468.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 466.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 464.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 462.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 460.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 458.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 456.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 454.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 452.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 450.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 448.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 446.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 444.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 442.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 440.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 438.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 436.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 434.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 432.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 430.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 428.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 426.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 424.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 422.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 420.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 418.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 416.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 414.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 412.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 410.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 408.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 406.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 404.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 402.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 400.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 398.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 396.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 394.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 392.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 390.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 388.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 386.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 384.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 382.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 380.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 378.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 376.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 374.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 372.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 370.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 368.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 366.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 364.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 362.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 360.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 358.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 356.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 354.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 352.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 350.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 348.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 344.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 342.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 340.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 338.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 336.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 334.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 332.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 330.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 328.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 326.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 324.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 322.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 320.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 318.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 316.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 314.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 312.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 310.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 308.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 306.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 304.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 302.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 300.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 298.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 296.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 294.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 292.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 290.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 288.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 286.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 284.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 282.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 280.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 278.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 276.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 274.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 272.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 270.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 268.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 266.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 264.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 262.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 260.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 258.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 256.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 254.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 252.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 250.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 248.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 246.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 244.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 242.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 240.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 238.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 236.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 234.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 232.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 230.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 228.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 226.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 224.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 222.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 220.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 218.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 216.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 214.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 212.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 210.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 208.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 206.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 204.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 202.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 200.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 198.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 196.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 194.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 192.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 190.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 188.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 186.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 184.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 182.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 180.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 178.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 176.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 174.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 172.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 170.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 168.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 166.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 164.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 147
	Illegally Assigned Pins            : 184
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
184 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 5 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> legalizePin
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'

Start pin legalization for the partition [fullchip]:
Moving Pin [sum_out[23]] to LEGAL location ( 530.700    0.000 4 )
Moving Pin [sum_out[22]] to LEGAL location ( 528.700    0.000 4 )
Moving Pin [sum_out[21]] to LEGAL location ( 526.700    0.000 4 )
Moving Pin [sum_out[20]] to LEGAL location ( 524.700    0.000 4 )
Moving Pin [sum_out[19]] to LEGAL location ( 522.700    0.000 4 )
Moving Pin [sum_out[18]] to LEGAL location ( 520.700    0.000 4 )
Moving Pin [sum_out[17]] to LEGAL location ( 518.700    0.000 4 )
Moving Pin [sum_out[16]] to LEGAL location ( 516.700    0.000 4 )
Moving Pin [sum_out[15]] to LEGAL location ( 514.700    0.000 4 )
Moving Pin [sum_out[14]] to LEGAL location ( 512.700    0.000 4 )
Moving Pin [sum_out[13]] to LEGAL location ( 510.700    0.000 4 )
Moving Pin [sum_out[12]] to LEGAL location ( 508.700    0.000 4 )
Moving Pin [sum_out[11]] to LEGAL location ( 506.700    0.000 4 )
Moving Pin [sum_out[10]] to LEGAL location ( 504.700    0.000 4 )
Moving Pin [sum_out[9]] to LEGAL location ( 502.700    0.000 4 )
Moving Pin [sum_out[8]] to LEGAL location ( 500.700    0.000 4 )
Moving Pin [sum_out[7]] to LEGAL location ( 498.700    0.000 4 )
Moving Pin [sum_out[6]] to LEGAL location ( 496.700    0.000 4 )
Moving Pin [sum_out[5]] to LEGAL location ( 494.700    0.000 4 )
Moving Pin [sum_out[4]] to LEGAL location ( 492.700    0.000 4 )
Moving Pin [sum_out[3]] to LEGAL location ( 490.700    0.000 4 )
Moving Pin [sum_out[2]] to LEGAL location ( 488.700    0.000 4 )
Moving Pin [sum_out[1]] to LEGAL location ( 486.700    0.000 4 )
Moving Pin [sum_out[0]] to LEGAL location ( 484.700    0.000 4 )
Moving Pin [out[159]] to LEGAL location ( 482.700    0.000 4 )
Moving Pin [out[158]] to LEGAL location ( 480.700    0.000 4 )
Moving Pin [out[157]] to LEGAL location ( 478.700    0.000 4 )
Moving Pin [out[156]] to LEGAL location ( 476.700    0.000 4 )
Moving Pin [out[155]] to LEGAL location ( 474.700    0.000 4 )
Moving Pin [out[154]] to LEGAL location ( 472.700    0.000 4 )
Moving Pin [out[153]] to LEGAL location ( 470.700    0.000 4 )
Moving Pin [out[152]] to LEGAL location ( 468.700    0.000 4 )
Moving Pin [out[151]] to LEGAL location ( 466.700    0.000 4 )
Moving Pin [out[150]] to LEGAL location ( 464.700    0.000 4 )
Moving Pin [out[149]] to LEGAL location ( 462.700    0.000 4 )
Moving Pin [out[148]] to LEGAL location ( 460.700    0.000 4 )
Moving Pin [out[147]] to LEGAL location ( 458.700    0.000 4 )
Moving Pin [out[146]] to LEGAL location ( 456.700    0.000 4 )
Moving Pin [out[145]] to LEGAL location ( 454.700    0.000 4 )
Moving Pin [out[144]] to LEGAL location ( 452.700    0.000 4 )
Moving Pin [out[143]] to LEGAL location ( 450.700    0.000 4 )
Moving Pin [out[142]] to LEGAL location ( 448.700    0.000 4 )
Moving Pin [out[141]] to LEGAL location ( 446.700    0.000 4 )
Moving Pin [out[140]] to LEGAL location ( 444.700    0.000 4 )
Moving Pin [out[139]] to LEGAL location ( 442.700    0.000 4 )
Moving Pin [out[138]] to LEGAL location ( 440.700    0.000 4 )
Moving Pin [out[137]] to LEGAL location ( 438.700    0.000 4 )
Moving Pin [out[136]] to LEGAL location ( 436.700    0.000 4 )
Moving Pin [out[135]] to LEGAL location ( 434.700    0.000 4 )
Moving Pin [out[134]] to LEGAL location ( 432.700    0.000 4 )
Moving Pin [out[133]] to LEGAL location ( 430.700    0.000 4 )
Moving Pin [out[132]] to LEGAL location ( 428.700    0.000 4 )
Moving Pin [out[131]] to LEGAL location ( 426.700    0.000 4 )
Moving Pin [out[130]] to LEGAL location ( 424.700    0.000 4 )
Moving Pin [out[129]] to LEGAL location ( 422.700    0.000 4 )
Moving Pin [out[128]] to LEGAL location ( 420.700    0.000 4 )
Moving Pin [out[127]] to LEGAL location ( 418.700    0.000 4 )
Moving Pin [out[126]] to LEGAL location ( 416.700    0.000 4 )
Moving Pin [out[125]] to LEGAL location ( 414.700    0.000 4 )
Moving Pin [out[124]] to LEGAL location ( 412.700    0.000 4 )
Moving Pin [out[123]] to LEGAL location ( 410.700    0.000 4 )
Moving Pin [out[122]] to LEGAL location ( 408.700    0.000 4 )
Moving Pin [out[121]] to LEGAL location ( 406.700    0.000 4 )
Moving Pin [out[120]] to LEGAL location ( 404.700    0.000 4 )
Moving Pin [out[119]] to LEGAL location ( 402.700    0.000 4 )
Moving Pin [out[118]] to LEGAL location ( 400.700    0.000 4 )
Moving Pin [out[117]] to LEGAL location ( 398.700    0.000 4 )
Moving Pin [out[116]] to LEGAL location ( 396.700    0.000 4 )
Moving Pin [out[115]] to LEGAL location ( 394.700    0.000 4 )
Moving Pin [out[114]] to LEGAL location ( 392.700    0.000 4 )
Moving Pin [out[113]] to LEGAL location ( 390.700    0.000 4 )
Moving Pin [out[112]] to LEGAL location ( 388.700    0.000 4 )
Moving Pin [out[111]] to LEGAL location ( 386.700    0.000 4 )
Moving Pin [out[110]] to LEGAL location ( 384.700    0.000 4 )
Moving Pin [out[109]] to LEGAL location ( 382.700    0.000 4 )
Moving Pin [out[108]] to LEGAL location ( 380.700    0.000 4 )
Moving Pin [out[107]] to LEGAL location ( 378.700    0.000 4 )
Moving Pin [out[106]] to LEGAL location ( 376.700    0.000 4 )
Moving Pin [out[105]] to LEGAL location ( 374.700    0.000 4 )
Moving Pin [out[104]] to LEGAL location ( 372.700    0.000 4 )
Moving Pin [out[103]] to LEGAL location ( 370.700    0.000 4 )
Moving Pin [out[102]] to LEGAL location ( 368.700    0.000 4 )
Moving Pin [out[101]] to LEGAL location ( 366.700    0.000 4 )
Moving Pin [out[100]] to LEGAL location ( 364.700    0.000 4 )
Moving Pin [out[99]] to LEGAL location ( 362.700    0.000 4 )
Moving Pin [out[98]] to LEGAL location ( 360.700    0.000 4 )
Moving Pin [out[97]] to LEGAL location ( 358.700    0.000 4 )
Moving Pin [out[96]] to LEGAL location ( 356.700    0.000 4 )
Moving Pin [out[95]] to LEGAL location ( 354.700    0.000 4 )
Moving Pin [out[94]] to LEGAL location ( 352.700    0.000 4 )
Moving Pin [out[93]] to LEGAL location ( 350.700    0.000 4 )
Moving Pin [out[92]] to LEGAL location ( 348.700    0.000 4 )
Moving Pin [out[91]] to LEGAL location ( 346.700    0.000 4 )
Moving Pin [out[90]] to LEGAL location ( 344.700    0.000 4 )
Moving Pin [out[89]] to LEGAL location ( 342.700    0.000 4 )
Moving Pin [out[88]] to LEGAL location ( 340.700    0.000 4 )
Moving Pin [out[87]] to LEGAL location ( 338.700    0.000 4 )
Moving Pin [out[86]] to LEGAL location ( 336.700    0.000 4 )
Moving Pin [out[85]] to LEGAL location ( 334.700    0.000 4 )
Moving Pin [out[84]] to LEGAL location ( 332.700    0.000 4 )
Moving Pin [out[83]] to LEGAL location ( 330.700    0.000 4 )
Moving Pin [out[82]] to LEGAL location ( 328.700    0.000 4 )
Moving Pin [out[81]] to LEGAL location ( 326.700    0.000 4 )
Moving Pin [out[80]] to LEGAL location ( 324.700    0.000 4 )
Moving Pin [out[79]] to LEGAL location ( 322.700    0.000 4 )
Moving Pin [out[78]] to LEGAL location ( 320.700    0.000 4 )
Moving Pin [out[77]] to LEGAL location ( 318.700    0.000 4 )
Moving Pin [out[76]] to LEGAL location ( 316.700    0.000 4 )
Moving Pin [out[75]] to LEGAL location ( 314.700    0.000 4 )
Moving Pin [out[74]] to LEGAL location ( 312.700    0.000 4 )
Moving Pin [out[73]] to LEGAL location ( 310.700    0.000 4 )
Moving Pin [out[72]] to LEGAL location ( 308.700    0.000 4 )
Moving Pin [out[71]] to LEGAL location ( 306.700    0.000 4 )
Moving Pin [out[70]] to LEGAL location ( 304.700    0.000 4 )
Moving Pin [out[69]] to LEGAL location ( 302.700    0.000 4 )
Moving Pin [out[68]] to LEGAL location ( 300.700    0.000 4 )
Moving Pin [out[67]] to LEGAL location ( 298.700    0.000 4 )
Moving Pin [out[66]] to LEGAL location ( 296.700    0.000 4 )
Moving Pin [out[65]] to LEGAL location ( 294.700    0.000 4 )
Moving Pin [out[64]] to LEGAL location ( 292.700    0.000 4 )
Moving Pin [out[63]] to LEGAL location ( 290.700    0.000 4 )
Moving Pin [out[62]] to LEGAL location ( 288.700    0.000 4 )
Moving Pin [out[61]] to LEGAL location ( 286.700    0.000 4 )
Moving Pin [out[60]] to LEGAL location ( 284.700    0.000 4 )
Moving Pin [out[59]] to LEGAL location ( 282.700    0.000 4 )
Moving Pin [out[58]] to LEGAL location ( 280.700    0.000 4 )
Moving Pin [out[57]] to LEGAL location ( 278.700    0.000 4 )
Moving Pin [out[56]] to LEGAL location ( 276.700    0.000 4 )
Moving Pin [out[55]] to LEGAL location ( 274.700    0.000 4 )
Moving Pin [out[54]] to LEGAL location ( 272.700    0.000 4 )
Moving Pin [out[53]] to LEGAL location ( 270.700    0.000 4 )
Moving Pin [out[52]] to LEGAL location ( 268.700    0.000 4 )
Moving Pin [out[51]] to LEGAL location ( 266.700    0.000 4 )
Moving Pin [out[50]] to LEGAL location ( 264.700    0.000 4 )
Moving Pin [out[49]] to LEGAL location ( 262.700    0.000 4 )
Moving Pin [out[48]] to LEGAL location ( 260.700    0.000 4 )
Moving Pin [out[47]] to LEGAL location ( 258.700    0.000 4 )
Moving Pin [out[46]] to LEGAL location ( 256.700    0.000 4 )
Moving Pin [out[45]] to LEGAL location ( 254.700    0.000 4 )
Moving Pin [out[44]] to LEGAL location ( 252.700    0.000 4 )
Moving Pin [out[43]] to LEGAL location ( 250.700    0.000 4 )
Moving Pin [out[42]] to LEGAL location ( 248.700    0.000 4 )
Moving Pin [out[41]] to LEGAL location ( 246.700    0.000 4 )
Moving Pin [out[40]] to LEGAL location ( 244.700    0.000 4 )
Moving Pin [out[39]] to LEGAL location ( 242.700    0.000 4 )
Moving Pin [out[38]] to LEGAL location ( 240.700    0.000 4 )
Moving Pin [out[37]] to LEGAL location ( 238.700    0.000 4 )
Moving Pin [out[36]] to LEGAL location ( 236.700    0.000 4 )
Moving Pin [out[35]] to LEGAL location ( 234.700    0.000 4 )
Moving Pin [out[34]] to LEGAL location ( 232.700    0.000 4 )
Moving Pin [out[33]] to LEGAL location ( 230.700    0.000 4 )
Moving Pin [out[32]] to LEGAL location ( 228.700    0.000 4 )
Moving Pin [out[31]] to LEGAL location ( 226.700    0.000 4 )
Moving Pin [out[30]] to LEGAL location ( 224.700    0.000 4 )
Moving Pin [out[29]] to LEGAL location ( 222.700    0.000 4 )
Moving Pin [out[28]] to LEGAL location ( 220.700    0.000 4 )
Moving Pin [out[27]] to LEGAL location ( 218.700    0.000 4 )
Moving Pin [out[26]] to LEGAL location ( 216.700    0.000 4 )
Moving Pin [out[25]] to LEGAL location ( 214.700    0.000 4 )
Moving Pin [out[24]] to LEGAL location ( 212.700    0.000 4 )
Moving Pin [out[23]] to LEGAL location ( 210.700    0.000 4 )
Moving Pin [out[22]] to LEGAL location ( 208.700    0.000 4 )
Moving Pin [out[21]] to LEGAL location ( 206.700    0.000 4 )
Moving Pin [out[20]] to LEGAL location ( 204.700    0.000 4 )
Moving Pin [out[19]] to LEGAL location ( 202.700    0.000 4 )
Moving Pin [out[18]] to LEGAL location ( 200.700    0.000 4 )
Moving Pin [out[17]] to LEGAL location ( 198.700    0.000 4 )
Moving Pin [out[16]] to LEGAL location ( 196.700    0.000 4 )
Moving Pin [out[15]] to LEGAL location ( 194.700    0.000 4 )
Moving Pin [out[14]] to LEGAL location ( 192.700    0.000 4 )
Moving Pin [out[13]] to LEGAL location ( 190.700    0.000 4 )
Moving Pin [out[12]] to LEGAL location ( 188.700    0.000 4 )
Moving Pin [out[11]] to LEGAL location ( 186.700    0.000 4 )
Moving Pin [out[10]] to LEGAL location ( 184.700    0.000 4 )
Moving Pin [out[9]] to LEGAL location ( 182.700    0.000 4 )
Moving Pin [out[8]] to LEGAL location ( 180.700    0.000 4 )
Moving Pin [out[7]] to LEGAL location ( 178.700    0.000 4 )
Moving Pin [out[6]] to LEGAL location ( 176.700    0.000 4 )
Moving Pin [out[5]] to LEGAL location ( 174.700    0.000 4 )
Moving Pin [out[4]] to LEGAL location ( 172.700    0.000 4 )
Moving Pin [out[3]] to LEGAL location ( 170.700    0.000 4 )
Moving Pin [out[2]] to LEGAL location ( 168.700    0.000 4 )
Moving Pin [out[1]] to LEGAL location ( 166.700    0.000 4 )
Moving Pin [out[0]] to LEGAL location ( 164.700    0.000 4 )
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 331
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
184 pin(s) of the Partition fullchip were legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 1 -spreadType center -spacing 4 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Selected [184] pin for spreading. Could not spread (10 out of 184) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  out[0]
  out[1]
  out[2]
  out[3]
  out[4]
  sum_out[19]
  sum_out[20]
  sum_out[21]
  sum_out[22]
  sum_out[23]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 4 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    331 |      0 |     331 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    331 |      0 |     331 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location (   0.000,   55.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  635.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  631.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  627.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  623.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  619.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  615.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  611.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  607.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  603.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  599.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  595.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  591.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  587.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  583.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  579.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  575.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  571.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  567.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  563.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  559.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  555.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  551.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  547.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  543.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  539.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  535.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  531.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  527.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  523.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  519.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  515.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  511.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  507.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  503.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  499.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  495.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  491.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  487.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  483.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  479.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  475.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  471.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  467.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  463.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  459.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  455.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  451.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  447.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  443.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  439.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  435.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  431.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  427.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  423.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  419.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  415.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  411.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  407.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  403.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  399.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  395.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  391.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  387.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  383.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  379.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  375.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  371.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  367.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  363.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  359.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  355.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  351.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  347.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  343.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  339.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  335.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  331.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  327.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  323.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  319.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  315.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  311.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  307.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  303.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  299.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  295.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  291.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  287.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  283.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  279.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  275.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  271.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  267.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  263.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  259.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  255.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  251.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  247.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  243.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  239.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  235.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  231.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  227.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  223.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  219.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  215.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  211.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  207.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  203.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  199.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  195.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  191.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  187.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  183.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  179.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  175.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  171.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  167.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  163.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  159.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  155.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  151.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  147.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  143.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  139.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  135.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  131.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  127.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location (   0.000,  123.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location (   0.000,  119.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location (   0.000,  115.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location (   0.000,  111.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location (   0.000,  107.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location (   0.000,  103.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location (   0.000,   99.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location (   0.000,   95.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location (   0.000,   91.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location (   0.000,   87.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location (   0.000,   83.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location (   0.000,   79.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location (   0.000,   75.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location (   0.000,   71.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location (   0.000,   67.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location (   0.000,   63.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location (   0.000,   59.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location (   0.000,  639.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 622.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 619.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 616.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 613.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 610.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 607.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 604.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 601.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 598.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 595.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 592.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 589.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 586.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 583.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 580.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 577.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 574.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 571.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 568.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 565.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 562.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 559.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 556.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 553.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 547.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 544.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 541.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 538.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 535.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 532.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 529.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 526.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 523.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 520.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 517.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 514.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 511.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 508.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 505.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 502.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 499.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 496.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 493.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 490.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 487.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 484.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 481.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 478.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 475.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 472.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 469.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 466.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 463.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 460.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 457.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 454.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 451.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 448.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 445.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 442.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 439.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 436.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 433.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 430.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 427.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 424.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 421.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 418.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 415.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 412.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 409.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 406.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 403.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 400.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 397.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 394.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 391.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 388.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 385.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 382.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 379.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 376.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 373.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 370.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 367.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 364.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 361.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 358.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 355.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 352.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 349.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 343.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 340.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 337.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 334.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 331.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 328.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 325.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 322.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 319.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 316.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 313.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 310.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 307.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 304.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 301.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 298.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 295.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 292.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 289.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 286.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 283.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 280.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 277.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 274.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 271.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 268.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 265.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 262.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 259.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 256.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 253.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 250.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 247.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 244.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 241.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 238.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 235.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 232.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 229.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 226.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 223.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 220.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 217.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 214.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 211.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 208.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 205.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 202.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 199.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 196.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 193.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 190.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 187.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 184.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 181.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 178.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 175.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 172.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 169.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 166.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 163.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 160.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 157.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 154.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 151.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 148.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 145.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 142.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 139.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 136.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 133.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 130.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 127.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 124.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 121.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 118.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 115.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 112.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 109.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 106.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 103.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 100.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location (  97.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location (  94.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location (  91.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location (  88.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location (  85.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location (  82.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location (  79.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location (  76.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location (  73.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 331
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
331 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location (   0.000,   55.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  635.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  631.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  627.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  623.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  619.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  615.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  611.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  607.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  603.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  599.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  595.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  591.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  587.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  583.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  579.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  575.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  571.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  567.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  563.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  559.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  555.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  551.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  547.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  543.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  539.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  535.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  531.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  527.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  523.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  519.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  515.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  511.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  507.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  503.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  499.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  495.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  491.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  487.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  483.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  479.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  475.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  471.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  467.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  463.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  459.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  455.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  451.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  447.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  443.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  439.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  435.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  431.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  427.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  423.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  419.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  415.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  411.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  407.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  403.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  399.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  395.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  391.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  387.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  383.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  379.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  375.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  371.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  367.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  363.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  359.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  355.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  351.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  347.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  343.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  339.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  335.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  331.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  327.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  323.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  319.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  315.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  311.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  307.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  303.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  299.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  295.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  291.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  287.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  283.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  279.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  275.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  271.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  267.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  263.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  259.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  255.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  251.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  247.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  243.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  239.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  235.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  231.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  227.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  223.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  219.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  215.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  211.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  207.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  203.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  199.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  195.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  191.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  187.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  183.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  179.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  175.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  171.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  167.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  163.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  159.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  155.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  151.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  147.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  143.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  139.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  135.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  131.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  127.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location (   0.000,  123.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location (   0.000,  119.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location (   0.000,  115.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location (   0.000,  111.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location (   0.000,  107.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location (   0.000,  103.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location (   0.000,   99.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location (   0.000,   95.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location (   0.000,   91.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location (   0.000,   87.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location (   0.000,   83.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location (   0.000,   79.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location (   0.000,   75.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location (   0.000,   71.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location (   0.000,   67.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location (   0.000,   63.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location (   0.000,   59.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location (   0.000,  639.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 622.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 619.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 616.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 613.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 610.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 607.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 604.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 601.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 598.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 595.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 592.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 589.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 586.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 583.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 580.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 577.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 574.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 571.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 568.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 565.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 562.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 559.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 556.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 553.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 547.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 544.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 541.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 538.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 535.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 532.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 529.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 526.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 523.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 520.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 517.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 514.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 511.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 508.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 505.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 502.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 499.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 496.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 493.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 490.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 487.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 484.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 481.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 478.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 475.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 472.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 469.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 466.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 463.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 460.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 457.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 454.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 451.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 448.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 445.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 442.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 439.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 436.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 433.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 430.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 427.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 424.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 421.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 418.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 415.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 412.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 409.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 406.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 403.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 400.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 397.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 394.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 391.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 388.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 385.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 382.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 379.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 376.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 373.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 370.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 367.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 364.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 361.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 358.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 355.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 352.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 349.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 343.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 340.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 337.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 334.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 331.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 328.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 325.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 322.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 319.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 316.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 313.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 310.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 307.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 304.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 301.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 298.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 295.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 292.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 289.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 286.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 283.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 280.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 277.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 274.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 271.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 268.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 265.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 262.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 259.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 256.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 253.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 250.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 247.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 244.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 241.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 238.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 235.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 232.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 229.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 226.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 223.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 220.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 217.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 214.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 211.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 208.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 205.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 202.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 199.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 196.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 193.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 190.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 187.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 184.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 181.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 178.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 175.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 172.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 169.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 166.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 163.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 160.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 157.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 154.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 151.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 148.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 145.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 142.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 139.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 136.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 133.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 130.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 127.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 124.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 121.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 118.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 115.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 112.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 109.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 106.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 103.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 100.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location (  97.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location (  94.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location (  91.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location (  88.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location (  85.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location (  82.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location (  79.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location (  76.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location (  73.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 331
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
331 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
**WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location (   0.000,   55.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  635.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  631.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  627.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  623.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  619.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  615.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  611.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  607.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  603.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  599.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  595.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  591.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  587.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  583.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  579.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  575.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  571.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  567.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  563.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  559.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  555.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  551.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  547.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  543.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  539.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  535.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  531.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  527.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  523.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  519.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  515.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  511.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  507.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  503.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  499.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  495.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  491.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  487.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  483.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  479.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  475.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  471.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  467.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  463.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  459.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  455.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  451.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  447.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  443.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  439.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  435.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  431.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  427.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  423.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  419.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  415.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  411.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  407.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  403.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  399.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  395.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  391.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  387.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  383.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  379.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  375.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  371.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  367.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  363.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  359.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  355.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  351.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  347.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  343.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  339.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  335.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  331.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  327.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  323.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  319.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  315.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  311.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  307.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  303.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  299.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  295.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  291.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  287.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  283.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  279.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  275.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  271.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  267.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  263.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  259.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  255.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  251.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  247.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  243.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  239.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  235.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  231.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  227.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  223.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  219.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  215.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  211.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  207.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  203.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  199.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  195.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  191.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  187.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  183.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  179.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  175.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  171.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  167.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  163.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  159.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  155.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  151.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  147.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  143.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  139.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  135.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  131.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  127.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location (   0.000,  123.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location (   0.000,  119.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location (   0.000,  115.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location (   0.000,  111.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location (   0.000,  107.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location (   0.000,  103.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location (   0.000,   99.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location (   0.000,   95.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location (   0.000,   91.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location (   0.000,   87.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location (   0.000,   83.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location (   0.000,   79.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location (   0.000,   75.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location (   0.000,   71.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location (   0.000,   67.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location (   0.000,   63.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location (   0.000,   59.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location (   0.000,  639.400 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 622.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 619.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 616.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 613.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 610.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 607.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 604.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 601.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 598.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 595.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 592.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 589.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 586.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 583.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 580.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 577.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 574.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 571.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 568.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 565.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 562.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 559.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 556.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 553.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 547.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 544.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 541.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 538.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 535.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 532.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 529.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 526.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 523.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 520.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 517.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 514.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 511.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 508.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 505.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 502.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 499.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 496.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 493.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 490.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 487.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 484.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 481.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 478.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 475.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 472.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 469.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 466.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 463.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 460.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 457.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 454.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 451.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 448.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 445.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 442.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 439.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 436.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 433.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 430.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 427.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 424.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 421.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 418.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 415.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 412.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 409.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 406.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 403.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 400.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 397.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 394.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 391.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 388.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 385.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 382.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 379.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 376.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 373.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 370.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 367.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 364.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 361.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 358.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 355.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 352.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 349.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 343.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 340.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 337.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 334.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 331.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 328.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 325.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 322.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 319.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 316.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 313.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 310.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 307.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 304.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 301.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 298.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 295.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 292.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 289.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 286.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 283.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 280.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 277.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 274.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 271.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 268.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 265.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 262.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 259.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 256.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 253.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 250.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 247.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 244.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 241.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 238.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 235.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 232.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 229.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 226.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 223.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 220.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 217.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 214.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 211.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 208.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 205.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 202.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 199.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 196.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 193.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 190.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 187.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 184.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 181.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 178.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 175.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 172.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 169.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 166.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 163.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 160.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 157.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 154.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 151.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 148.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 145.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 142.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 139.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 136.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 133.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 130.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 127.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 124.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 121.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 118.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 115.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 112.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 109.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 106.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 103.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 100.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location (  97.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location (  94.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location (  91.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location (  88.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location (  85.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location (  82.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location (  79.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location (  76.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location (  73.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 0
	Illegally Assigned Pins            : 331
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
331 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 4.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> legalizePin
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'

Start pin legalization for the partition [fullchip]:
Moving Pin [clk] to LEGAL location (   0.000   55.400 3 )
Moving Pin [mem_in[127]] to LEGAL location (   0.000  635.400 3 )
Moving Pin [mem_in[126]] to LEGAL location (   0.000  631.400 3 )
Moving Pin [mem_in[125]] to LEGAL location (   0.000  627.400 3 )
Moving Pin [mem_in[124]] to LEGAL location (   0.000  623.400 3 )
Moving Pin [mem_in[123]] to LEGAL location (   0.000  619.400 3 )
Moving Pin [mem_in[122]] to LEGAL location (   0.000  615.400 3 )
Moving Pin [mem_in[121]] to LEGAL location (   0.000  611.400 3 )
Moving Pin [mem_in[120]] to LEGAL location (   0.000  607.400 3 )
Moving Pin [mem_in[119]] to LEGAL location (   0.000  603.400 3 )
Moving Pin [mem_in[118]] to LEGAL location (   0.000  599.400 3 )
Moving Pin [mem_in[117]] to LEGAL location (   0.000  595.400 3 )
Moving Pin [mem_in[116]] to LEGAL location (   0.000  591.400 3 )
Moving Pin [mem_in[115]] to LEGAL location (   0.000  587.400 3 )
Moving Pin [mem_in[114]] to LEGAL location (   0.000  583.400 3 )
Moving Pin [mem_in[113]] to LEGAL location (   0.000  579.400 3 )
Moving Pin [mem_in[112]] to LEGAL location (   0.000  575.400 3 )
Moving Pin [mem_in[111]] to LEGAL location (   0.000  571.400 3 )
Moving Pin [mem_in[110]] to LEGAL location (   0.000  567.400 3 )
Moving Pin [mem_in[109]] to LEGAL location (   0.000  563.400 3 )
Moving Pin [mem_in[108]] to LEGAL location (   0.000  559.400 3 )
Moving Pin [mem_in[107]] to LEGAL location (   0.000  555.400 3 )
Moving Pin [mem_in[106]] to LEGAL location (   0.000  551.400 3 )
Moving Pin [mem_in[105]] to LEGAL location (   0.000  547.400 3 )
Moving Pin [mem_in[104]] to LEGAL location (   0.000  543.400 3 )
Moving Pin [mem_in[103]] to LEGAL location (   0.000  539.400 3 )
Moving Pin [mem_in[102]] to LEGAL location (   0.000  535.400 3 )
Moving Pin [mem_in[101]] to LEGAL location (   0.000  531.400 3 )
Moving Pin [mem_in[100]] to LEGAL location (   0.000  527.400 3 )
Moving Pin [mem_in[99]] to LEGAL location (   0.000  523.400 3 )
Moving Pin [mem_in[98]] to LEGAL location (   0.000  519.400 3 )
Moving Pin [mem_in[97]] to LEGAL location (   0.000  515.400 3 )
Moving Pin [mem_in[96]] to LEGAL location (   0.000  511.400 3 )
Moving Pin [mem_in[95]] to LEGAL location (   0.000  507.400 3 )
Moving Pin [mem_in[94]] to LEGAL location (   0.000  503.400 3 )
Moving Pin [mem_in[93]] to LEGAL location (   0.000  499.400 3 )
Moving Pin [mem_in[92]] to LEGAL location (   0.000  495.400 3 )
Moving Pin [mem_in[91]] to LEGAL location (   0.000  491.400 3 )
Moving Pin [mem_in[90]] to LEGAL location (   0.000  487.400 3 )
Moving Pin [mem_in[89]] to LEGAL location (   0.000  483.400 3 )
Moving Pin [mem_in[88]] to LEGAL location (   0.000  479.400 3 )
Moving Pin [mem_in[87]] to LEGAL location (   0.000  475.400 3 )
Moving Pin [mem_in[86]] to LEGAL location (   0.000  471.400 3 )
Moving Pin [mem_in[85]] to LEGAL location (   0.000  467.400 3 )
Moving Pin [mem_in[84]] to LEGAL location (   0.000  463.400 3 )
Moving Pin [mem_in[83]] to LEGAL location (   0.000  459.400 3 )
Moving Pin [mem_in[82]] to LEGAL location (   0.000  455.400 3 )
Moving Pin [mem_in[81]] to LEGAL location (   0.000  451.400 3 )
Moving Pin [mem_in[80]] to LEGAL location (   0.000  447.400 3 )
Moving Pin [mem_in[79]] to LEGAL location (   0.000  443.400 3 )
Moving Pin [mem_in[78]] to LEGAL location (   0.000  439.400 3 )
Moving Pin [mem_in[77]] to LEGAL location (   0.000  435.400 3 )
Moving Pin [mem_in[76]] to LEGAL location (   0.000  431.400 3 )
Moving Pin [mem_in[75]] to LEGAL location (   0.000  427.400 3 )
Moving Pin [mem_in[74]] to LEGAL location (   0.000  423.400 3 )
Moving Pin [mem_in[73]] to LEGAL location (   0.000  419.400 3 )
Moving Pin [mem_in[72]] to LEGAL location (   0.000  415.400 3 )
Moving Pin [mem_in[71]] to LEGAL location (   0.000  411.400 3 )
Moving Pin [mem_in[70]] to LEGAL location (   0.000  407.400 3 )
Moving Pin [mem_in[69]] to LEGAL location (   0.000  403.400 3 )
Moving Pin [mem_in[68]] to LEGAL location (   0.000  399.400 3 )
Moving Pin [mem_in[67]] to LEGAL location (   0.000  395.400 3 )
Moving Pin [mem_in[66]] to LEGAL location (   0.000  391.400 3 )
Moving Pin [mem_in[65]] to LEGAL location (   0.000  387.400 3 )
Moving Pin [mem_in[64]] to LEGAL location (   0.000  383.400 3 )
Moving Pin [mem_in[63]] to LEGAL location (   0.000  379.400 3 )
Moving Pin [mem_in[62]] to LEGAL location (   0.000  375.400 3 )
Moving Pin [mem_in[61]] to LEGAL location (   0.000  371.400 3 )
Moving Pin [mem_in[60]] to LEGAL location (   0.000  367.400 3 )
Moving Pin [mem_in[59]] to LEGAL location (   0.000  363.400 3 )
Moving Pin [mem_in[58]] to LEGAL location (   0.000  359.400 3 )
Moving Pin [mem_in[57]] to LEGAL location (   0.000  355.400 3 )
Moving Pin [mem_in[56]] to LEGAL location (   0.000  351.400 3 )
Moving Pin [mem_in[55]] to LEGAL location (   0.000  347.400 3 )
Moving Pin [mem_in[54]] to LEGAL location (   0.000  343.400 3 )
Moving Pin [mem_in[53]] to LEGAL location (   0.000  339.400 3 )
Moving Pin [mem_in[52]] to LEGAL location (   0.000  335.400 3 )
Moving Pin [mem_in[51]] to LEGAL location (   0.000  331.400 3 )
Moving Pin [mem_in[50]] to LEGAL location (   0.000  327.400 3 )
Moving Pin [mem_in[49]] to LEGAL location (   0.000  323.400 3 )
Moving Pin [mem_in[48]] to LEGAL location (   0.000  319.400 3 )
Moving Pin [mem_in[47]] to LEGAL location (   0.000  315.400 3 )
Moving Pin [mem_in[46]] to LEGAL location (   0.000  311.400 3 )
Moving Pin [mem_in[45]] to LEGAL location (   0.000  307.400 3 )
Moving Pin [mem_in[44]] to LEGAL location (   0.000  303.400 3 )
Moving Pin [mem_in[43]] to LEGAL location (   0.000  299.400 3 )
Moving Pin [mem_in[42]] to LEGAL location (   0.000  295.400 3 )
Moving Pin [mem_in[41]] to LEGAL location (   0.000  291.400 3 )
Moving Pin [mem_in[40]] to LEGAL location (   0.000  287.400 3 )
Moving Pin [mem_in[39]] to LEGAL location (   0.000  283.400 3 )
Moving Pin [mem_in[38]] to LEGAL location (   0.000  279.400 3 )
Moving Pin [mem_in[37]] to LEGAL location (   0.000  275.400 3 )
Moving Pin [mem_in[36]] to LEGAL location (   0.000  271.400 3 )
Moving Pin [mem_in[35]] to LEGAL location (   0.000  267.400 3 )
Moving Pin [mem_in[34]] to LEGAL location (   0.000  263.400 3 )
Moving Pin [mem_in[33]] to LEGAL location (   0.000  259.400 3 )
Moving Pin [mem_in[32]] to LEGAL location (   0.000  255.400 3 )
Moving Pin [mem_in[31]] to LEGAL location (   0.000  251.400 3 )
Moving Pin [mem_in[30]] to LEGAL location (   0.000  247.400 3 )
Moving Pin [mem_in[29]] to LEGAL location (   0.000  243.400 3 )
Moving Pin [mem_in[28]] to LEGAL location (   0.000  239.400 3 )
Moving Pin [mem_in[27]] to LEGAL location (   0.000  235.400 3 )
Moving Pin [mem_in[26]] to LEGAL location (   0.000  231.400 3 )
Moving Pin [mem_in[25]] to LEGAL location (   0.000  227.400 3 )
Moving Pin [mem_in[24]] to LEGAL location (   0.000  223.400 3 )
Moving Pin [mem_in[23]] to LEGAL location (   0.000  219.400 3 )
Moving Pin [mem_in[22]] to LEGAL location (   0.000  215.400 3 )
Moving Pin [mem_in[21]] to LEGAL location (   0.000  211.400 3 )
Moving Pin [mem_in[20]] to LEGAL location (   0.000  207.400 3 )
Moving Pin [mem_in[19]] to LEGAL location (   0.000  203.400 3 )
Moving Pin [mem_in[18]] to LEGAL location (   0.000  199.400 3 )
Moving Pin [mem_in[17]] to LEGAL location (   0.000  195.400 3 )
Moving Pin [mem_in[16]] to LEGAL location (   0.000  191.400 3 )
Moving Pin [mem_in[15]] to LEGAL location (   0.000  187.400 3 )
Moving Pin [mem_in[14]] to LEGAL location (   0.000  183.400 3 )
Moving Pin [mem_in[13]] to LEGAL location (   0.000  179.400 3 )
Moving Pin [mem_in[12]] to LEGAL location (   0.000  175.400 3 )
Moving Pin [mem_in[11]] to LEGAL location (   0.000  171.400 3 )
Moving Pin [mem_in[10]] to LEGAL location (   0.000  167.400 3 )
Moving Pin [mem_in[9]] to LEGAL location (   0.000  163.400 3 )
Moving Pin [mem_in[8]] to LEGAL location (   0.000  159.400 3 )
Moving Pin [mem_in[7]] to LEGAL location (   0.000  155.400 3 )
Moving Pin [mem_in[6]] to LEGAL location (   0.000  151.400 3 )
Moving Pin [mem_in[5]] to LEGAL location (   0.000  147.400 3 )
Moving Pin [mem_in[4]] to LEGAL location (   0.000  143.400 3 )
Moving Pin [mem_in[3]] to LEGAL location (   0.000  139.400 3 )
Moving Pin [mem_in[2]] to LEGAL location (   0.000  135.400 3 )
Moving Pin [mem_in[1]] to LEGAL location (   0.000  131.400 3 )
Moving Pin [mem_in[0]] to LEGAL location (   0.000  127.400 3 )
Moving Pin [inst[16]] to LEGAL location (   0.000  123.400 3 )
Moving Pin [inst[15]] to LEGAL location (   0.000  119.400 3 )
Moving Pin [inst[14]] to LEGAL location (   0.000  115.400 3 )
Moving Pin [inst[13]] to LEGAL location (   0.000  111.400 3 )
Moving Pin [inst[12]] to LEGAL location (   0.000  107.400 3 )
Moving Pin [inst[11]] to LEGAL location (   0.000  103.400 3 )
Moving Pin [inst[10]] to LEGAL location (   0.000   99.400 3 )
Moving Pin [inst[9]] to LEGAL location (   0.000   95.400 3 )
Moving Pin [inst[8]] to LEGAL location (   0.000   91.400 3 )
Moving Pin [inst[7]] to LEGAL location (   0.000   87.400 3 )
Moving Pin [inst[6]] to LEGAL location (   0.000   83.400 3 )
Moving Pin [inst[5]] to LEGAL location (   0.000   79.400 3 )
Moving Pin [inst[4]] to LEGAL location (   0.000   75.400 3 )
Moving Pin [inst[3]] to LEGAL location (   0.000   71.400 3 )
Moving Pin [inst[2]] to LEGAL location (   0.000   67.400 3 )
Moving Pin [inst[1]] to LEGAL location (   0.000   63.400 3 )
Moving Pin [inst[0]] to LEGAL location (   0.000   59.400 3 )
Moving Pin [reset] to LEGAL location (   0.000  639.400 3 )
**WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 622.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 619.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 616.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 613.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 610.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 607.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 604.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 601.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 598.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 595.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 592.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 589.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 586.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 583.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 580.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 577.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 574.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 571.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 568.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 565.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 562.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 559.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 556.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 553.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 547.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 544.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 541.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 538.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 535.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 532.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 529.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 526.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 523.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 520.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 517.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 514.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 511.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 508.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 505.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 502.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 499.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 496.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 493.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 490.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 487.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 484.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 481.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 478.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 475.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 472.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 469.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 466.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 463.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 460.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 457.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 454.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 451.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 448.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 445.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 442.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 439.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 436.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 433.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 430.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 427.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 424.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 421.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 418.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 415.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 412.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 409.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 406.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 403.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 400.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 397.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 394.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 391.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 388.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 385.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 382.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 379.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 376.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 373.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 370.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 367.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 364.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 361.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 358.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 355.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 352.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 349.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 343.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 340.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 337.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 334.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 331.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 328.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 325.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 322.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 319.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 316.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 313.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 310.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 307.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 304.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 301.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 298.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 295.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 292.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 289.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 286.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 283.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 280.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 277.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 274.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 271.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 268.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 265.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 262.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 259.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 256.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 253.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 250.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 247.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 244.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 241.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 238.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 235.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 232.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 229.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 226.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 223.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 220.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 217.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 214.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 211.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 208.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 205.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 202.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 199.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 196.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 193.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 190.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 187.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 184.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 181.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 178.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 175.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 172.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 169.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 166.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 163.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 160.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 157.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 154.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 151.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 148.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 145.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 142.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 139.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 136.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 133.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 130.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 127.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 124.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 121.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 118.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 115.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 112.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 109.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 106.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 103.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 100.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location (  97.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location (  94.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location (  91.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location (  88.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location (  85.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location (  82.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location (  79.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location (  76.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location (  73.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 147
	Illegally Assigned Pins            : 184
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
147 pin(s) of the Partition fullchip were legalized.
184 pin(s) of the Partition fullchip could not be legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1062.3M).
<CMD> legalizePin
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'

Start pin legalization for the partition [fullchip]:
Moving Pin [sum_out[23]] to LEGAL location (  73.500    0.000 2 )
Moving Pin [sum_out[22]] to LEGAL location (  76.500    0.000 2 )
Moving Pin [sum_out[21]] to LEGAL location (  79.500    0.000 2 )
Moving Pin [sum_out[20]] to LEGAL location (  82.500    0.000 2 )
Moving Pin [sum_out[19]] to LEGAL location (  85.500    0.000 2 )
Moving Pin [sum_out[18]] to LEGAL location (  88.500    0.000 2 )
Moving Pin [sum_out[17]] to LEGAL location (  91.500    0.000 2 )
Moving Pin [sum_out[16]] to LEGAL location (  94.500    0.000 2 )
Moving Pin [sum_out[15]] to LEGAL location (  97.500    0.000 2 )
Moving Pin [sum_out[14]] to LEGAL location ( 100.500    0.000 2 )
Moving Pin [sum_out[13]] to LEGAL location ( 103.500    0.000 2 )
Moving Pin [sum_out[12]] to LEGAL location ( 106.500    0.000 2 )
Moving Pin [sum_out[11]] to LEGAL location ( 109.500    0.000 2 )
Moving Pin [sum_out[10]] to LEGAL location ( 112.500    0.000 2 )
Moving Pin [sum_out[9]] to LEGAL location ( 115.500    0.000 2 )
Moving Pin [sum_out[8]] to LEGAL location ( 118.500    0.000 2 )
Moving Pin [sum_out[7]] to LEGAL location ( 121.500    0.000 2 )
Moving Pin [sum_out[6]] to LEGAL location ( 124.500    0.000 2 )
Moving Pin [sum_out[5]] to LEGAL location ( 127.500    0.000 2 )
Moving Pin [sum_out[4]] to LEGAL location ( 130.500    0.000 2 )
Moving Pin [sum_out[3]] to LEGAL location ( 133.500    0.000 2 )
Moving Pin [sum_out[2]] to LEGAL location ( 136.500    0.000 2 )
Moving Pin [sum_out[1]] to LEGAL location ( 139.500    0.000 2 )
Moving Pin [sum_out[0]] to LEGAL location ( 142.500    0.000 2 )
Moving Pin [out[159]] to LEGAL location ( 145.500    0.000 2 )
Moving Pin [out[158]] to LEGAL location ( 148.500    0.000 2 )
Moving Pin [out[157]] to LEGAL location ( 151.500    0.000 2 )
Moving Pin [out[156]] to LEGAL location ( 154.500    0.000 2 )
Moving Pin [out[155]] to LEGAL location ( 157.500    0.000 2 )
Moving Pin [out[154]] to LEGAL location ( 160.500    0.000 2 )
Moving Pin [out[153]] to LEGAL location ( 163.500    0.000 2 )
Moving Pin [out[152]] to LEGAL location ( 166.500    0.000 2 )
Moving Pin [out[151]] to LEGAL location ( 169.500    0.000 2 )
Moving Pin [out[150]] to LEGAL location ( 172.500    0.000 2 )
Moving Pin [out[149]] to LEGAL location ( 175.500    0.000 2 )
Moving Pin [out[148]] to LEGAL location ( 178.500    0.000 2 )
Moving Pin [out[147]] to LEGAL location ( 181.500    0.000 2 )
Moving Pin [out[146]] to LEGAL location ( 184.500    0.000 2 )
Moving Pin [out[145]] to LEGAL location ( 187.500    0.000 2 )
Moving Pin [out[144]] to LEGAL location ( 190.500    0.000 2 )
Moving Pin [out[143]] to LEGAL location ( 193.500    0.000 2 )
Moving Pin [out[142]] to LEGAL location ( 196.500    0.000 2 )
Moving Pin [out[141]] to LEGAL location ( 199.500    0.000 2 )
Moving Pin [out[140]] to LEGAL location ( 202.500    0.000 2 )
Moving Pin [out[139]] to LEGAL location ( 205.500    0.000 2 )
Moving Pin [out[138]] to LEGAL location ( 208.500    0.000 2 )
Moving Pin [out[137]] to LEGAL location ( 211.500    0.000 2 )
Moving Pin [out[136]] to LEGAL location ( 214.500    0.000 2 )
Moving Pin [out[135]] to LEGAL location ( 217.500    0.000 2 )
Moving Pin [out[134]] to LEGAL location ( 220.500    0.000 2 )
Moving Pin [out[133]] to LEGAL location ( 223.500    0.000 2 )
Moving Pin [out[132]] to LEGAL location ( 226.500    0.000 2 )
Moving Pin [out[131]] to LEGAL location ( 229.500    0.000 2 )
Moving Pin [out[130]] to LEGAL location ( 232.500    0.000 2 )
Moving Pin [out[129]] to LEGAL location ( 235.500    0.000 2 )
Moving Pin [out[128]] to LEGAL location ( 238.500    0.000 2 )
Moving Pin [out[127]] to LEGAL location ( 241.500    0.000 2 )
Moving Pin [out[126]] to LEGAL location ( 244.500    0.000 2 )
Moving Pin [out[125]] to LEGAL location ( 247.500    0.000 2 )
Moving Pin [out[124]] to LEGAL location ( 250.500    0.000 2 )
Moving Pin [out[123]] to LEGAL location ( 253.500    0.000 2 )
Moving Pin [out[122]] to LEGAL location ( 256.500    0.000 2 )
Moving Pin [out[121]] to LEGAL location ( 259.500    0.000 2 )
Moving Pin [out[120]] to LEGAL location ( 262.500    0.000 2 )
Moving Pin [out[119]] to LEGAL location ( 265.500    0.000 2 )
Moving Pin [out[118]] to LEGAL location ( 268.500    0.000 2 )
Moving Pin [out[117]] to LEGAL location ( 271.500    0.000 2 )
Moving Pin [out[116]] to LEGAL location ( 274.500    0.000 2 )
Moving Pin [out[115]] to LEGAL location ( 277.500    0.000 2 )
Moving Pin [out[114]] to LEGAL location ( 280.500    0.000 2 )
Moving Pin [out[113]] to LEGAL location ( 283.500    0.000 2 )
Moving Pin [out[112]] to LEGAL location ( 286.500    0.000 2 )
Moving Pin [out[111]] to LEGAL location ( 289.500    0.000 2 )
Moving Pin [out[110]] to LEGAL location ( 292.500    0.000 2 )
Moving Pin [out[109]] to LEGAL location ( 295.500    0.000 2 )
Moving Pin [out[108]] to LEGAL location ( 298.500    0.000 2 )
Moving Pin [out[107]] to LEGAL location ( 301.500    0.000 2 )
Moving Pin [out[106]] to LEGAL location ( 304.500    0.000 2 )
Moving Pin [out[105]] to LEGAL location ( 307.500    0.000 2 )
Moving Pin [out[104]] to LEGAL location ( 310.500    0.000 2 )
Moving Pin [out[103]] to LEGAL location ( 313.500    0.000 2 )
Moving Pin [out[102]] to LEGAL location ( 316.500    0.000 2 )
Moving Pin [out[101]] to LEGAL location ( 319.500    0.000 2 )
Moving Pin [out[100]] to LEGAL location ( 322.500    0.000 2 )
Moving Pin [out[99]] to LEGAL location ( 325.500    0.000 2 )
Moving Pin [out[98]] to LEGAL location ( 328.500    0.000 2 )
Moving Pin [out[97]] to LEGAL location ( 331.500    0.000 2 )
Moving Pin [out[96]] to LEGAL location ( 334.500    0.000 2 )
Moving Pin [out[95]] to LEGAL location ( 337.500    0.000 2 )
Moving Pin [out[94]] to LEGAL location ( 340.500    0.000 2 )
Moving Pin [out[93]] to LEGAL location ( 343.500    0.000 2 )
Moving Pin [out[92]] to LEGAL location ( 346.500    0.000 2 )
Moving Pin [out[91]] to LEGAL location ( 349.500    0.000 2 )
Moving Pin [out[90]] to LEGAL location ( 352.500    0.000 2 )
Moving Pin [out[89]] to LEGAL location ( 355.500    0.000 2 )
Moving Pin [out[88]] to LEGAL location ( 358.500    0.000 2 )
Moving Pin [out[87]] to LEGAL location ( 361.500    0.000 2 )
Moving Pin [out[86]] to LEGAL location ( 364.500    0.000 2 )
Moving Pin [out[85]] to LEGAL location ( 367.500    0.000 2 )
Moving Pin [out[84]] to LEGAL location ( 370.500    0.000 2 )
Moving Pin [out[83]] to LEGAL location ( 373.500    0.000 2 )
Moving Pin [out[82]] to LEGAL location ( 376.500    0.000 2 )
Moving Pin [out[81]] to LEGAL location ( 379.500    0.000 2 )
Moving Pin [out[80]] to LEGAL location ( 382.500    0.000 2 )
Moving Pin [out[79]] to LEGAL location ( 385.500    0.000 2 )
Moving Pin [out[78]] to LEGAL location ( 388.500    0.000 2 )
Moving Pin [out[77]] to LEGAL location ( 391.500    0.000 2 )
Moving Pin [out[76]] to LEGAL location ( 394.500    0.000 2 )
Moving Pin [out[75]] to LEGAL location ( 397.500    0.000 2 )
Moving Pin [out[74]] to LEGAL location ( 400.500    0.000 2 )
Moving Pin [out[73]] to LEGAL location ( 403.500    0.000 2 )
Moving Pin [out[72]] to LEGAL location ( 406.500    0.000 2 )
Moving Pin [out[71]] to LEGAL location ( 409.500    0.000 2 )
Moving Pin [out[70]] to LEGAL location ( 412.500    0.000 2 )
Moving Pin [out[69]] to LEGAL location ( 415.500    0.000 2 )
Moving Pin [out[68]] to LEGAL location ( 418.500    0.000 2 )
Moving Pin [out[67]] to LEGAL location ( 421.500    0.000 2 )
Moving Pin [out[66]] to LEGAL location ( 424.500    0.000 2 )
Moving Pin [out[65]] to LEGAL location ( 427.500    0.000 2 )
Moving Pin [out[64]] to LEGAL location ( 430.500    0.000 2 )
Moving Pin [out[63]] to LEGAL location ( 433.500    0.000 2 )
Moving Pin [out[62]] to LEGAL location ( 436.500    0.000 2 )
Moving Pin [out[61]] to LEGAL location ( 439.500    0.000 2 )
Moving Pin [out[60]] to LEGAL location ( 442.500    0.000 2 )
Moving Pin [out[59]] to LEGAL location ( 445.500    0.000 2 )
Moving Pin [out[58]] to LEGAL location ( 448.500    0.000 2 )
Moving Pin [out[57]] to LEGAL location ( 451.500    0.000 2 )
Moving Pin [out[56]] to LEGAL location ( 454.500    0.000 2 )
Moving Pin [out[55]] to LEGAL location ( 457.500    0.000 2 )
Moving Pin [out[54]] to LEGAL location ( 460.500    0.000 2 )
Moving Pin [out[53]] to LEGAL location ( 463.500    0.000 2 )
Moving Pin [out[52]] to LEGAL location ( 466.500    0.000 2 )
Moving Pin [out[51]] to LEGAL location ( 469.500    0.000 2 )
Moving Pin [out[50]] to LEGAL location ( 472.500    0.000 2 )
Moving Pin [out[49]] to LEGAL location ( 475.500    0.000 2 )
Moving Pin [out[48]] to LEGAL location ( 478.500    0.000 2 )
Moving Pin [out[47]] to LEGAL location ( 481.500    0.000 2 )
Moving Pin [out[46]] to LEGAL location ( 484.500    0.000 2 )
Moving Pin [out[45]] to LEGAL location ( 487.500    0.000 2 )
Moving Pin [out[44]] to LEGAL location ( 490.500    0.000 2 )
Moving Pin [out[43]] to LEGAL location ( 493.500    0.000 2 )
Moving Pin [out[42]] to LEGAL location ( 496.500    0.000 2 )
Moving Pin [out[41]] to LEGAL location ( 499.500    0.000 2 )
Moving Pin [out[40]] to LEGAL location ( 502.500    0.000 2 )
Moving Pin [out[39]] to LEGAL location ( 505.500    0.000 2 )
Moving Pin [out[38]] to LEGAL location ( 508.500    0.000 2 )
Moving Pin [out[37]] to LEGAL location ( 511.500    0.000 2 )
Moving Pin [out[36]] to LEGAL location ( 514.500    0.000 2 )
Moving Pin [out[35]] to LEGAL location ( 517.500    0.000 2 )
Moving Pin [out[34]] to LEGAL location ( 520.500    0.000 2 )
Moving Pin [out[33]] to LEGAL location ( 523.500    0.000 2 )
Moving Pin [out[32]] to LEGAL location ( 526.500    0.000 2 )
Moving Pin [out[31]] to LEGAL location ( 529.500    0.000 2 )
Moving Pin [out[30]] to LEGAL location ( 532.500    0.000 2 )
Moving Pin [out[29]] to LEGAL location ( 535.500    0.000 2 )
Moving Pin [out[28]] to LEGAL location ( 538.500    0.000 2 )
Moving Pin [out[27]] to LEGAL location ( 541.500    0.000 2 )
Moving Pin [out[26]] to LEGAL location ( 544.500    0.000 2 )
Moving Pin [out[25]] to LEGAL location ( 547.500    0.000 2 )
Moving Pin [out[24]] to LEGAL location ( 550.500    0.000 2 )
Moving Pin [out[23]] to LEGAL location ( 553.500    0.000 2 )
Moving Pin [out[22]] to LEGAL location ( 556.500    0.000 2 )
Moving Pin [out[21]] to LEGAL location ( 559.500    0.000 2 )
Moving Pin [out[20]] to LEGAL location ( 562.500    0.000 2 )
Moving Pin [out[19]] to LEGAL location ( 565.500    0.000 2 )
Moving Pin [out[18]] to LEGAL location ( 568.500    0.000 2 )
Moving Pin [out[17]] to LEGAL location ( 571.500    0.000 2 )
Moving Pin [out[16]] to LEGAL location ( 574.500    0.000 2 )
Moving Pin [out[15]] to LEGAL location ( 577.500    0.000 2 )
Moving Pin [out[14]] to LEGAL location ( 580.500    0.000 2 )
Moving Pin [out[13]] to LEGAL location ( 583.500    0.000 2 )
Moving Pin [out[12]] to LEGAL location ( 586.500    0.000 2 )
Moving Pin [out[11]] to LEGAL location ( 589.500    0.000 2 )
Moving Pin [out[10]] to LEGAL location ( 592.500    0.000 2 )
Moving Pin [out[9]] to LEGAL location ( 595.500    0.000 2 )
Moving Pin [out[8]] to LEGAL location ( 598.500    0.000 2 )
Moving Pin [out[7]] to LEGAL location ( 601.500    0.000 2 )
Moving Pin [out[6]] to LEGAL location ( 604.500    0.000 2 )
Moving Pin [out[5]] to LEGAL location ( 607.500    0.000 2 )
Moving Pin [out[4]] to LEGAL location ( 610.500    0.000 2 )
Moving Pin [out[3]] to LEGAL location ( 613.500    0.000 2 )
Moving Pin [out[2]] to LEGAL location ( 616.500    0.000 2 )
Moving Pin [out[1]] to LEGAL location ( 619.500    0.000 2 )
Moving Pin [out[0]] to LEGAL location ( 622.500    0.000 2 )
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 331
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
184 pin(s) of the Partition fullchip were legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1063.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1065.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1065.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing -3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing -3.0 -pin {{sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 331
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1065.3M).
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1065.3M).
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1065.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.8847 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1192.41 CPU=0:00:04.4 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1192.4M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:07.6) (Real : 0:00:08.0) (mem : 1192.4M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 873 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD6' removed
*       :      6 instances of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :     16 instances of type 'INVD2' removed
*       :     32 instances of type 'INVD1' removed
*       :     19 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND6' removed
*       :      1 instance  of type 'CKND4' removed
*       :      2 instances of type 'CKND3' removed
*       :     22 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKBD8' removed
*       :      4 instances of type 'CKBD6' removed
*       :    383 instances of type 'CKBD4' removed
*       :      9 instances of type 'CKBD3' removed
*       :     25 instances of type 'CKBD2' removed
*       :     39 instances of type 'CKBD1' removed
*       :     21 instances of type 'BUFFD8' removed
*       :      5 instances of type 'BUFFD6' removed
*       :      9 instances of type 'BUFFD4' removed
*       :     61 instances of type 'BUFFD3' removed
*       :    165 instances of type 'BUFFD2' removed
*       :     45 instances of type 'BUFFD1' removed
*       :      3 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:01.5) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=44268 (0 fixed + 44268 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=48821 #term=174573 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=147, #floatPin=184
stdCell: 44268 single + 0 double + 0 multi
Total standard cell length = 125.3886 (mm), area = 0.2257 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.496.
Density for the design = 0.496.
       = stdcell_area 626943 sites (225699 um^2) / alloc_area 1263956 sites (455024 um^2).
Pin Density = 0.1378.
            = total # of pins 174573 / total area 1266750.
*Internal placement parameters: * | 15 | 0x000555
End delay calculation. (MEM=1230.57 CPU=0:00:04.5 REAL=0:00:04.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.032e+05 (1.18e+05 8.54e+04)
              Est.  stn bbox = 3.115e+05 (2.07e+05 1.05e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1230.6M
Iteration  2: Total net bbox = 3.234e+05 (1.18e+05 2.06e+05)
              Est.  stn bbox = 5.489e+05 (2.07e+05 3.42e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1230.6M
Iteration  3: Total net bbox = 4.087e+05 (1.58e+05 2.51e+05)
              Est.  stn bbox = 6.788e+05 (2.69e+05 4.10e+05)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 1192.2M
Iteration  4: Total net bbox = 4.573e+05 (1.54e+05 3.04e+05)
              Est.  stn bbox = 7.611e+05 (2.67e+05 4.94e+05)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 1192.2M
End delay calculation. (MEM=1230.46 CPU=0:00:04.7 REAL=0:00:04.0)
Iteration  5: Total net bbox = 1.221e+06 (5.72e+05 6.49e+05)
              Est.  stn bbox = 1.652e+06 (7.50e+05 9.02e+05)
              cpu = 0:00:21.1 real = 0:00:21.0 mem = 1230.5M
Iteration  6: Total net bbox = 8.827e+05 (3.65e+05 5.18e+05)
              Est.  stn bbox = 1.268e+06 (5.22e+05 7.46e+05)
              cpu = 0:00:04.4 real = 0:00:04.0 mem = 1230.5M
End delay calculation. (MEM=1230.46 CPU=0:00:04.7 REAL=0:00:05.0)
Iteration  7: Total net bbox = 9.511e+05 (4.33e+05 5.18e+05)
              Est.  stn bbox = 1.345e+06 (5.99e+05 7.46e+05)
              cpu = 0:00:10.3 real = 0:00:11.0 mem = 1230.5M
Iteration  8: Total net bbox = 1.051e+06 (4.33e+05 6.18e+05)
              Est.  stn bbox = 1.457e+06 (5.99e+05 8.57e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1230.5M
End delay calculation. (MEM=1230.46 CPU=0:00:04.4 REAL=0:00:05.0)
Iteration  9: Total net bbox = 1.080e+06 (4.62e+05 6.18e+05)
              Est.  stn bbox = 1.492e+06 (6.35e+05 8.57e+05)
              cpu = 0:00:10.0 real = 0:00:10.0 mem = 1230.5M
Iteration 10: Total net bbox = 1.112e+06 (4.62e+05 6.49e+05)
              Est.  stn bbox = 1.530e+06 (6.35e+05 8.95e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1230.5M
End delay calculation. (MEM=1249.54 CPU=0:00:04.6 REAL=0:00:05.0)
Iteration 11: Total net bbox = 1.131e+06 (4.82e+05 6.49e+05)
              Est.  stn bbox = 1.552e+06 (6.58e+05 8.95e+05)
              cpu = 0:00:10.0 real = 0:00:10.0 mem = 1249.5M
Iteration 12: Total net bbox = 1.159e+06 (4.82e+05 6.77e+05)
              Est.  stn bbox = 1.583e+06 (6.58e+05 9.26e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1249.5M
End delay calculation. (MEM=1249.54 CPU=0:00:04.4 REAL=0:00:05.0)
Iteration 13: Total net bbox = 1.168e+06 (4.82e+05 6.87e+05)
              Est.  stn bbox = 1.593e+06 (6.58e+05 9.36e+05)
              cpu = 0:00:10.2 real = 0:00:10.0 mem = 1249.5M
Iteration 14: Total net bbox = 1.177e+06 (4.82e+05 6.95e+05)
              Est.  stn bbox = 1.602e+06 (6.58e+05 9.45e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 1249.5M
Iteration 15: Total net bbox = 1.177e+06 (4.82e+05 6.95e+05)
              Est.  stn bbox = 1.602e+06 (6.58e+05 9.45e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1249.5M
Iteration 16: Total net bbox = 1.255e+06 (5.54e+05 7.01e+05)
              Est.  stn bbox = 1.681e+06 (7.31e+05 9.51e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1249.5M
*** cost = 1.255e+06 (5.54e+05 7.01e+05) (cpu for global=0:01:23) real=0:01:23***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:04:38 mem=1106.3M) ***
Total net bbox length = 1.255e+06 (5.543e+05 7.011e+05) (ext = 5.249e+04)
Move report: Detail placement moves 41272 insts, mean move: 2.42 um, max move: 48.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_DBTC10_key_q_37_): (173.20, 407.80) --> (207.20, 422.20)
	Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 1131.5MB
Summary Report:
Instances move: 41272 (out of 44268 movable)
Mean displacement: 2.42 um
Max displacement: 48.40 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_DBTC10_key_q_37_) (173.2, 407.8) -> (207.2, 422.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.220e+06 (5.135e+05 7.068e+05) (ext = 5.217e+04)
Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 1131.5MB
*** Finished refinePlace (0:04:45 mem=1131.5M) ***
*** Finished Initial Placement (cpu=0:01:38, real=0:01:38, mem=1131.5M) ***
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=48821  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 48821 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 48821 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.508116e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 174242
[NR-eagl] Layer2(M2)(V) length: 4.224434e+05um, number of vias: 247658
[NR-eagl] Layer3(M3)(H) length: 4.811057e+05um, number of vias: 31002
[NR-eagl] Layer4(M4)(V) length: 2.095838e+05um, number of vias: 17255
[NR-eagl] Layer5(M5)(H) length: 1.908496e+05um, number of vias: 13147
[NR-eagl] Layer6(M6)(V) length: 2.153560e+05um, number of vias: 665
[NR-eagl] Layer7(M7)(H) length: 7.296095e+03um, number of vias: 512
[NR-eagl] Layer8(M8)(V) length: 1.975240e+04um, number of vias: 0
[NR-eagl] Total length: 1.546387e+06um, number of vias: 484481
[NR-eagl] End Peak syMemory usage = 1205.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.03 seconds
**placeDesign ... cpu = 0: 1:49, real = 0: 1:49, mem = 1179.2M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1187.2M, totSessionCpu=0:04:49 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1187.2M)
Extraction called for design 'fullchip' of instances=44268 and nets=48998 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1187.215M)
** Profile ** Start :  cpu=0:00:00.0, mem=1187.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1187.2M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1315.2 CPU=0:00:05.7 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.4  real=0:00:08.0  mem= 1315.2M) ***
*** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:08.0 totSessionCpu=0:04:58 mem=1315.2M)
** Profile ** Overall slacks :  cpu=0:00:08.4, mem=1315.2M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1315.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -14.915 |
|           TNS (ns):|-59990.9 |
|    Violating Paths:|  15837  |
|          All Paths:|  19592  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    426 (426)     |   -0.782   |    426 (426)     |
|   max_tran     |   454 (24250)    |  -13.990   |   454 (24250)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.492%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1315.2M
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1238.9M, totSessionCpu=0:04:59 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1238.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1238.9M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 44268

Instance distribution across the VT partitions:

 LVT : inst = 13860 (31.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13860 (31.3%)

 HVT : inst = 30384 (68.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 30384 (68.6%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  48821
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.30MB/1035.30MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.42MB/1035.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.45MB/1035.45MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 15:33:27 (2025-Mar-12 22:33:27 GMT)
2025-Mar-12 15:33:27 (2025-Mar-12 22:33:27 GMT): 10%
2025-Mar-12 15:33:27 (2025-Mar-12 22:33:27 GMT): 20%
2025-Mar-12 15:33:27 (2025-Mar-12 22:33:27 GMT): 30%
2025-Mar-12 15:33:27 (2025-Mar-12 22:33:27 GMT): 40%
2025-Mar-12 15:33:27 (2025-Mar-12 22:33:27 GMT): 50%
2025-Mar-12 15:33:27 (2025-Mar-12 22:33:27 GMT): 60%
2025-Mar-12 15:33:28 (2025-Mar-12 22:33:28 GMT): 70%
2025-Mar-12 15:33:28 (2025-Mar-12 22:33:28 GMT): 80%
2025-Mar-12 15:33:28 (2025-Mar-12 22:33:28 GMT): 90%

Finished Levelizing
2025-Mar-12 15:33:28 (2025-Mar-12 22:33:28 GMT)

Starting Activity Propagation
2025-Mar-12 15:33:28 (2025-Mar-12 22:33:28 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-12 15:33:28 (2025-Mar-12 22:33:28 GMT): 10%
2025-Mar-12 15:33:28 (2025-Mar-12 22:33:28 GMT): 20%

Finished Activity Propagation
2025-Mar-12 15:33:29 (2025-Mar-12 22:33:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1037.56MB/1037.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 15:33:29 (2025-Mar-12 22:33:29 GMT)
 ... Calculating leakage power
2025-Mar-12 15:33:29 (2025-Mar-12 22:33:29 GMT): 10%
2025-Mar-12 15:33:29 (2025-Mar-12 22:33:29 GMT): 20%
2025-Mar-12 15:33:29 (2025-Mar-12 22:33:29 GMT): 30%
2025-Mar-12 15:33:29 (2025-Mar-12 22:33:29 GMT): 40%

Finished Calculating power
2025-Mar-12 15:33:29 (2025-Mar-12 22:33:29 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.72MB/1037.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.72MB/1037.72MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1037.75MB/1037.75MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 15:33:29 (2025-Mar-12 22:33:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.97549955
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.7316       37.03
Macro                                  0           0
IO                             1.824e-05   0.0009233
Combinational                      1.244       62.97
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.975         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.975         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Total Cap: 	3.95502e-10 F
* 		Total instances in design: 44268
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.9755 mW
Cell usage statistics:  
Library tcbn65gpluswc , 44268 cells ( 100.000000%) , 1.9755 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1037.77MB/1037.77MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -15.015 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 1.960 mW
Resizable instances =  44244 (99.9%), leakage = 1.960 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =  13860 (31.3%), lkg = 0.565 mW (28.8%)
   -ve slk =  13860 (31.3%), lkg = 0.565 mW (28.8%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  30384 (68.6%), lkg = 1.395 mW (71.2%)
   -ve slk =  30174 (68.2%), lkg = 1.393 mW (71.0%)

OptMgr: Begin forced downsizing
OptMgr: 12621 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -17.493 ns
OptMgr: 3737 (30%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -15.307 ns

Design leakage power (state independent) = 1.848 mW
Resizable instances =  44244 (99.9%), leakage = 1.848 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   6329 (14.3%), lkg = 0.318 mW (17.2%)
   -ve slk =   6329 (14.3%), lkg = 0.318 mW (17.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  37915 (85.6%), lkg = 1.530 mW (82.8%)
   -ve slk =  37708 (85.2%), lkg = 1.528 mW (82.7%)


Summary: cell sizing

 8884 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       8884       8884

    1 instances changed cell type from        AN2D1   to    CKAN2D0
   26 instances changed cell type from       AN2XD1   to    CKAN2D0
  369 instances changed cell type from       AO21D1   to     AO21D0
    3 instances changed cell type from      AOI21D1   to    AOI21D0
    7 instances changed cell type from      CKAN2D1   to    CKAN2D0
  539 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  202 instances changed cell type from      CKND2D1   to    CKND2D0
  331 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
  109 instances changed cell type from       IND2D1   to     IND2D0
  158 instances changed cell type from       INR2D1   to     INR2D0
   12 instances changed cell type from       INR2D1   to    INR2XD0
   67 instances changed cell type from       INR2D2   to    INR2XD1
   58 instances changed cell type from      INR2XD0   to     INR2D0
  227 instances changed cell type from        INVD1   to      CKND0
    5 instances changed cell type from      IOA21D1   to    IOA21D0
   16 instances changed cell type from     MOAI22D1   to   MOAI22D0
   34 instances changed cell type from        ND2D0   to    CKND2D0
  141 instances changed cell type from        ND2D1   to    CKND2D0
  114 instances changed cell type from        ND2D2   to    CKND2D2
   28 instances changed cell type from        ND2D3   to    CKND2D3
   67 instances changed cell type from        ND2D4   to    CKND2D4
    8 instances changed cell type from        ND2D8   to    CKND2D8
    4 instances changed cell type from        ND3D1   to      ND3D0
    1 instances changed cell type from        ND4D1   to      ND4D0
   36 instances changed cell type from        NR2D1   to      NR2D0
   79 instances changed cell type from        NR2D1   to     NR2XD0
   71 instances changed cell type from        NR2D2   to     NR2XD1
    2 instances changed cell type from        NR2D4   to     NR2XD2
    1 instances changed cell type from        NR2D8   to     NR2XD4
   59 instances changed cell type from       NR2XD0   to      NR2D0
   31 instances changed cell type from       OA21D1   to     OA21D0
    6 instances changed cell type from     OAI211D1   to   OAI211D0
   47 instances changed cell type from      OAI21D1   to    OAI21D0
 1772 instances changed cell type from      OAI22D1   to    OAI22D0
   25 instances changed cell type from        OR2D1   to      OR2D0
    4 instances changed cell type from       OR2XD1   to      OR2D0
 4167 instances changed cell type from       XNR2D1   to     XNR2D0
    3 instances changed cell type from       XNR3D1   to     XNR3D0
   54 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 8884



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1075.88MB/1075.88MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1075.89MB/1075.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1075.89MB/1075.89MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT)
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT): 10%
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT): 20%
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT): 30%
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT): 40%
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT): 50%
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT): 60%
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT): 70%
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT): 80%
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT): 90%

Finished Levelizing
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT)

Starting Activity Propagation
2025-Mar-12 15:33:46 (2025-Mar-12 22:33:46 GMT)
2025-Mar-12 15:33:47 (2025-Mar-12 22:33:47 GMT): 10%
2025-Mar-12 15:33:47 (2025-Mar-12 22:33:47 GMT): 20%

Finished Activity Propagation
2025-Mar-12 15:33:48 (2025-Mar-12 22:33:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1083.19MB/1083.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 15:33:48 (2025-Mar-12 22:33:48 GMT)
 ... Calculating leakage power
2025-Mar-12 15:33:48 (2025-Mar-12 22:33:48 GMT): 10%
2025-Mar-12 15:33:48 (2025-Mar-12 22:33:48 GMT): 20%
2025-Mar-12 15:33:48 (2025-Mar-12 22:33:48 GMT): 30%
2025-Mar-12 15:33:48 (2025-Mar-12 22:33:48 GMT): 40%

Finished Calculating power
2025-Mar-12 15:33:49 (2025-Mar-12 22:33:49 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.19MB/1083.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.19MB/1083.19MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1083.19MB/1083.19MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 15:33:49 (2025-Mar-12 22:33:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.86300249
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.7316       39.27
Macro                                  0           0
IO                             1.824e-05   0.0009791
Combinational                      1.131       60.73
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.863         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.863         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Total Cap: 	3.88693e-10 F
* 		Total instances in design: 44268
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.863 mW
Cell usage statistics:  
Library tcbn65gpluswc , 44268 cells ( 100.000000%) , 1.863 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1085.50MB/1085.50MB)

OptMgr: Leakage power optimization took: 23 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1444.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1444.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1444.1M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1444.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1444.1M)
CPU of: netlist preparation :0:00:00.1 (mem :1444.1M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1444.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 3243 out of 44268 instances
     #inst not ok to resize: 24
     #inst with no smaller cells: 32480
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -16.792  TNS Slack -77131.134 Density 48.43
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    48.43%|        -| -16.792|-77131.134|   0:00:00.0| 1546.3M|
|    48.43%|        8| -16.792|-77129.820|   0:00:02.0| 1546.3M|
|    48.43%|        8| -16.792|-77129.516|   0:00:01.0| 1546.3M|
|    48.43%|        8| -16.792|-77129.281|   0:00:00.0| 1546.3M|
|    48.42%|        7| -16.792|-77129.062|   0:00:01.0| 1546.3M|
|    48.42%|        5| -16.792|-77128.922|   0:00:00.0| 1546.3M|
|    48.42%|        1| -16.792|-77128.922|   0:00:01.0| 1546.3M|
|    48.15%|      888| -16.792|-77049.539|   0:00:06.0| 1546.3M|
|    48.15%|        2| -16.792|-77049.539|   0:00:01.0| 1546.3M|
|    48.15%|        0| -16.792|-77049.539|   0:00:00.0| 1546.3M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -16.792  TNS Slack -77049.539 Density 48.15
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.7) (real = 0:00:14.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1375.30M, totSessionCpu=0:05:46).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    48.15%|        -| -16.792|-77049.539|   0:00:00.0| 1511.0M|
|    48.15%|        -| -16.792|-77049.539|   0:00:00.0| 1511.0M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1511.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1129   | 30372   |   999   |    999  |     0   |     0   |     0   |     0   | -16.79 |          0|          0|          0|  48.15  |            |           |
|     9   |   337   |     5   |      5  |     0   |     0   |     0   |     0   | -2.89 |        605|          2|        821|  48.55  |   0:00:20.0|    1545.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.89 |          4|          0|          9|  48.55  |   0:00:01.0|    1545.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:21.7 real=0:00:22.0 mem=1545.3M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:29, real = 0:01:29, mem = 1382.2M, totSessionCpu=0:06:18 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.894  TNS Slack -14517.947 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.894|-14517.947|    48.55%|   0:00:00.0| 1529.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.674| -9989.908|    48.84%|   0:00:35.0| 1628.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q3_reg_16_/D                                       |
|  -2.645| -7964.676|    49.62%|   0:00:33.0| 1621.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q1_reg_18_/D                                       |
|  -2.645| -7964.676|    49.62%|   0:00:03.0| 1621.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.997| -5014.739|    50.44%|   0:01:25.0| 1621.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_15_/D                                       |
|  -1.987| -4798.613|    50.78%|   0:00:36.0| 1629.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_15_/D                                       |
|  -1.975| -4466.791|    51.10%|   0:00:21.0| 1648.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.975| -4466.791|    51.10%|   0:00:03.0| 1648.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.817| -3993.141|    51.54%|   0:00:35.0| 1648.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.817| -3962.967|    51.60%|   0:00:23.0| 1631.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.817| -3863.008|    51.73%|   0:00:12.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.817| -3863.008|    51.73%|   0:00:02.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.796| -3706.472|    52.06%|   0:00:16.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.796| -3681.120|    52.06%|   0:00:15.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.796| -3666.433|    52.12%|   0:00:08.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.796| -3666.433|    52.12%|   0:00:02.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.796| -3619.374|    52.23%|   0:00:08.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.796| -3587.296|    52.05%|   0:00:22.0| 1631.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_17_/D                                       |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:05:59 real=0:05:59 mem=1631.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:05:59 real=0:05:59 mem=1631.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 175 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.796  TNS Slack -3587.296 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.796
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.796  TNS Slack -3587.296 Density 52.05
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    52.05%|        -|  -1.796|-3587.296|   0:00:00.0| 1602.6M|
|    52.03%|       49|  -1.796|-3586.394|   0:00:05.0| 1604.4M|
|    52.03%|        1|  -1.796|-3586.394|   0:00:00.0| 1604.4M|
|    52.03%|       79|  -1.796|-3586.293|   0:00:01.0| 1604.4M|
|    51.97%|      125|  -1.796|-3586.172|   0:00:03.0| 1604.4M|
|    51.49%|     2438|  -1.783|-3588.364|   0:00:14.0| 1604.4M|
|    51.47%|      114|  -1.783|-3588.259|   0:00:01.0| 1604.4M|
|    51.47%|        2|  -1.783|-3588.268|   0:00:01.0| 1604.4M|
|    51.47%|        0|  -1.783|-3588.268|   0:00:00.0| 1604.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.783  TNS Slack -3588.268 Density 51.47
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 95 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:26.9) (real = 0:00:27.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:27, real=0:00:27, mem=1451.67M, totSessionCpu=0:12:55).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1453.8 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=51613  numIgnoredNets=6
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 51607 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 95 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.60% H + 1.24% V. EstWL: 1.021320e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 51512 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.45% V. EstWL: 1.437829e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[NR-eagl] End Peak syMemory usage = 1503.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.39 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:12:57 mem=1503.5M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.1 mem=1503.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.4 mem=1503.5M) ***
Move report: Timing Driven Placement moves 47039 insts, mean move: 21.73 um, max move: 345.00 um
	Max move on inst (core_instance/qmem_instance/FE_OFC5409_n949): (29.20, 80.20) --> (61.00, 393.40)
	Runtime: CPU: 0:02:32 REAL: 0:02:33 MEM: 1768.6MB
Move report: Detail placement moves 8904 insts, mean move: 1.80 um, max move: 32.00 um
	Max move on inst (core_instance/kmem_instance/FE_OFC5882_n1246): (150.80, 85.60) --> (182.80, 85.60)
	Runtime: CPU: 0:00:06.2 REAL: 0:00:07.0 MEM: 1768.6MB
Summary Report:
Instances move: 47042 (out of 47060 movable)
Mean displacement: 21.75 um
Max displacement: 345.00 um (Instance: core_instance/qmem_instance/FE_OFC5409_n949) (29.2, 80.2) -> (61, 393.4)
	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
Runtime: CPU: 0:02:39 REAL: 0:02:40 MEM: 1768.6MB
*** Finished refinePlace (0:15:36 mem=1768.6M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=51613  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 51613 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 95 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.34% H + 0.21% V. EstWL: 8.776620e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 51518 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 1.318403e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 179786
[NR-eagl] Layer2(M2)(V) length: 4.434004e+05um, number of vias: 266148
[NR-eagl] Layer3(M3)(H) length: 4.645725e+05um, number of vias: 23512
[NR-eagl] Layer4(M4)(V) length: 1.777022e+05um, number of vias: 15671
[NR-eagl] Layer5(M5)(H) length: 1.342061e+05um, number of vias: 12293
[NR-eagl] Layer6(M6)(V) length: 1.288819e+05um, number of vias: 6041
[NR-eagl] Layer7(M7)(H) length: 4.450080e+04um, number of vias: 8065
[NR-eagl] Layer8(M8)(V) length: 4.871980e+04um, number of vias: 0
[NR-eagl] Total length: 1.441984e+06um, number of vias: 511516
End of congRepair (cpu=0:00:02.6, real=0:00:02.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1516.0M)
Extraction called for design 'fullchip' of instances=47060 and nets=51792 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1516.043M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:52, real = 0:10:52, mem = 1486.9M, totSessionCpu=0:15:41 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1598.57 CPU=0:00:05.9 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:07.0  mem= 1598.6M) ***
*** Timing NOT met, worst failing slack is -1.796
*** Check timing (0:00:08.6)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 179 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.796 TNS Slack -3703.268 Density 51.47
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.796|   -1.796|-3563.111|-3703.268|    51.47%|   0:00:00.0| 1655.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.756|   -1.756|-3555.138|-3695.295|    51.47%|   0:00:01.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.743|   -1.743|-3549.998|-3690.155|    51.47%|   0:00:00.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.703|   -1.703|-3540.999|-3681.156|    51.47%|   0:00:00.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.682|   -1.682|-3523.393|-3663.550|    51.48%|   0:00:01.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.668|   -1.668|-3499.773|-3639.930|    51.48%|   0:00:01.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -1.649|   -1.649|-3474.752|-3614.909|    51.49%|   0:00:00.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -1.636|   -1.636|-3445.441|-3585.598|    51.50%|   0:00:01.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.626|   -1.626|-3433.760|-3573.917|    51.50%|   0:00:00.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.615|   -1.615|-3409.462|-3549.619|    51.51%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.606|   -1.606|-3380.381|-3520.539|    51.52%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.593|   -1.593|-3361.130|-3501.287|    51.52%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.587|   -1.587|-3340.427|-3480.584|    51.52%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.582|   -1.582|-3313.264|-3453.421|    51.53%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.577|   -1.577|-3306.056|-3446.213|    51.53%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.567|   -1.567|-3296.146|-3436.302|    51.53%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.551|   -1.551|-3283.820|-3423.977|    51.53%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.549|   -1.549|-3265.226|-3405.383|    51.53%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -1.542|   -1.542|-3260.639|-3400.796|    51.53%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.536|   -1.536|-3241.149|-3381.306|    51.54%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -1.531|   -1.531|-3230.531|-3370.689|    51.54%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -1.527|   -1.527|-3225.102|-3365.259|    51.54%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -1.520|   -1.520|-3214.845|-3355.002|    51.54%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -1.516|   -1.516|-3208.032|-3348.189|    51.55%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -1.513|   -1.513|-3196.430|-3336.588|    51.55%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.513|   -1.513|-3192.584|-3332.741|    51.56%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.513|   -1.513|-3191.994|-3332.152|    51.56%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.507|   -1.507|-3189.201|-3329.358|    51.56%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.507|   -1.507|-3182.758|-3322.915|    51.57%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.507|   -1.507|-3182.300|-3322.457|    51.57%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.501|   -1.501|-3180.961|-3321.119|    51.57%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.495|   -1.495|-3172.693|-3312.850|    51.58%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.491|   -1.491|-3164.602|-3304.760|    51.59%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.487|   -1.487|-3156.378|-3296.535|    51.59%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.485|   -1.485|-3146.622|-3286.779|    51.60%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.485|   -1.485|-3142.059|-3282.217|    51.61%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.485|   -1.485|-3141.710|-3281.867|    51.61%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.478|   -1.478|-3139.125|-3279.282|    51.61%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.473|   -1.473|-3134.291|-3274.448|    51.62%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.473|   -1.473|-3128.002|-3268.160|    51.62%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.471|   -1.471|-3124.157|-3264.314|    51.63%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.471|   -1.471|-3118.456|-3258.613|    51.63%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.471|   -1.471|-3118.427|-3258.584|    51.63%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.464|   -1.464|-3114.191|-3254.349|    51.64%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.464|   -1.464|-3107.360|-3247.517|    51.65%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.464|   -1.464|-3107.259|-3247.416|    51.65%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.459|   -1.459|-3101.510|-3241.667|    51.66%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.457|   -1.457|-3094.557|-3234.714|    51.67%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.457|   -1.457|-3092.080|-3232.237|    51.67%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.457|   -1.457|-3091.690|-3231.847|    51.67%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.456|   -1.456|-3090.236|-3230.393|    51.68%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.456|   -1.456|-3088.393|-3228.550|    51.69%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.456|   -1.456|-3088.176|-3228.333|    51.69%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.447|   -1.447|-3085.870|-3226.027|    51.70%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.447|   -1.447|-3078.508|-3218.665|    51.70%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.447|   -1.447|-3078.415|-3218.572|    51.70%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.446|   -1.446|-3072.505|-3212.662|    51.72%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.446|   -1.446|-3071.101|-3211.259|    51.72%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.446|   -1.446|-3070.671|-3210.828|    51.72%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.445|   -1.445|-3068.815|-3208.972|    51.73%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.445|   -1.445|-3066.829|-3206.986|    51.73%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.443|   -1.443|-3065.642|-3205.799|    51.73%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.443|   -1.443|-3064.588|-3204.745|    51.74%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.443|   -1.443|-3064.138|-3204.295|    51.74%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.439|   -1.439|-3062.312|-3202.469|    51.74%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.436|   -1.436|-3059.097|-3199.254|    51.75%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.436|   -1.436|-3055.444|-3195.601|    51.75%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.436|   -1.436|-3055.209|-3195.366|    51.75%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.430|   -1.430|-3048.971|-3189.128|    51.77%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.430|   -1.430|-3043.379|-3183.536|    51.77%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.430|   -1.430|-3042.185|-3182.342|    51.77%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.426|   -1.426|-3038.942|-3179.100|    51.79%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.426|   -1.426|-3036.425|-3176.582|    51.80%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.422|   -1.422|-3033.721|-3173.878|    51.81%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.423|   -1.423|-3031.184|-3171.341|    51.82%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.422|   -1.422|-3031.065|-3171.223|    51.82%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.419|   -1.419|-3028.107|-3168.264|    51.84%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.418|   -1.418|-3024.832|-3164.989|    51.85%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.418|   -1.418|-3024.129|-3164.286|    51.85%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.418|   -1.418|-3023.695|-3163.853|    51.85%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.415|   -1.415|-3020.422|-3160.579|    51.86%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.415|   -1.415|-3016.473|-3156.631|    51.87%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.413|   -1.413|-3014.280|-3154.437|    51.87%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.413|   -1.413|-3013.402|-3153.560|    51.88%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.411|   -1.411|-3011.000|-3151.157|    51.88%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.411|   -1.411|-3009.670|-3149.828|    51.88%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.410|   -1.410|-3008.644|-3148.801|    51.89%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.410|   -1.410|-3007.059|-3147.216|    51.89%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.410|   -1.410|-3007.023|-3147.180|    51.89%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.408|   -1.408|-3005.879|-3146.037|    51.90%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.408|   -1.408|-3004.951|-3145.108|    51.90%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.405|   -1.405|-3004.588|-3144.745|    51.91%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.405|   -1.405|-3003.544|-3143.701|    51.91%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.404|   -1.404|-3003.200|-3143.357|    51.91%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.404|   -1.404|-3003.139|-3143.296|    51.92%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.402|   -1.402|-3002.831|-3142.989|    51.92%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.402|   -1.402|-2999.547|-3139.704|    51.93%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.403|   -1.403|-2999.310|-3139.467|    51.93%|   0:00:00.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -1.401|   -1.401|-2998.189|-3138.346|    51.93%|   0:00:00.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.401|   -1.401|-2989.598|-3129.756|    51.94%|   0:00:01.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.401|   -1.401|-2989.363|-3129.520|    51.94%|   0:00:00.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.398|   -1.398|-2986.788|-3126.946|    51.95%|   0:00:00.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -1.397|   -1.397|-2981.574|-3121.731|    51.96%|   0:00:01.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.396|   -1.396|-2979.640|-3119.797|    51.96%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.396|   -1.396|-2978.709|-3118.867|    51.97%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.396|   -1.396|-2977.148|-3117.305|    51.99%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.395|   -1.395|-2976.536|-3116.694|    51.99%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.394|   -1.394|-2974.141|-3114.298|    52.00%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -1.393|   -1.393|-2972.507|-3112.664|    52.01%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.393|   -1.393|-2970.977|-3111.135|    52.01%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.393|   -1.393|-2970.651|-3110.808|    52.01%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.391|   -1.391|-2969.058|-3109.215|    52.04%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.391|   -1.391|-2960.639|-3100.796|    52.04%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.390|   -1.390|-2960.047|-3100.204|    52.04%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.390|   -1.390|-2958.995|-3099.152|    52.05%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.390|   -1.390|-2958.920|-3099.077|    52.05%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.390|   -1.390|-2958.898|-3099.055|    52.05%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.390|   -1.390|-2958.215|-3098.372|    52.06%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.390|   -1.390|-2957.691|-3097.849|    52.06%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.390|   -1.390|-2954.884|-3095.041|    52.07%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.390|   -1.390|-2953.659|-3093.816|    52.07%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.390|   -1.390|-2948.052|-3088.209|    52.08%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.390|   -1.390|-2947.921|-3088.079|    52.08%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.390|   -1.390|-2947.220|-3087.377|    52.08%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.390|   -1.390|-2944.525|-3084.682|    52.10%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.390|   -1.390|-2943.697|-3083.854|    52.10%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.390|   -1.390|-2942.991|-3083.148|    52.11%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.390|   -1.390|-2940.744|-3080.901|    52.12%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.390|   -1.390|-2939.906|-3080.063|    52.12%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.390|   -1.390|-2939.598|-3079.756|    52.12%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.390|   -1.390|-2938.098|-3078.255|    52.13%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.390|   -1.390|-2937.227|-3077.385|    52.13%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.390|   -1.390|-2936.910|-3077.067|    52.14%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.390|   -1.390|-2936.000|-3076.157|    52.15%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.390|   -1.390|-2933.414|-3073.571|    52.16%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.390|   -1.390|-2933.308|-3073.465|    52.16%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.390|   -1.390|-2932.352|-3072.509|    52.17%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.390|   -1.390|-2932.348|-3072.505|    52.17%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.390|   -1.390|-2932.276|-3072.433|    52.17%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.390|   -1.390|-2929.316|-3069.473|    52.18%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -1.390|   -1.390|-2928.036|-3068.193|    52.19%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.390|   -1.390|-2925.561|-3065.718|    52.20%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.390|   -1.390|-2925.086|-3065.244|    52.20%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.390|   -1.390|-2923.360|-3063.517|    52.21%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.390|   -1.390|-2922.574|-3062.731|    52.21%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.390|   -1.390|-2920.919|-3061.076|    52.22%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -1.390|   -1.390|-2919.802|-3059.959|    52.23%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -1.390|   -1.390|-2914.909|-3055.066|    52.25%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -1.390|   -1.390|-2913.978|-3054.135|    52.26%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -1.390|   -1.390|-2909.753|-3049.910|    52.30%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -1.390|   -1.390|-2908.589|-3048.747|    52.31%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -1.390|   -1.390|-2905.218|-3045.375|    52.32%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -1.390|   -1.390|-2902.541|-3042.698|    52.36%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -1.390|   -1.390|-2898.238|-3038.396|    52.39%|   0:00:03.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -1.390|   -1.390|-2898.063|-3038.221|    52.39%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -1.390|   -1.390|-2893.697|-3033.854|    52.45%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -1.390|   -1.390|-2892.454|-3032.611|    52.46%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.390|   -1.390|-2890.169|-3030.326|    52.48%|   0:00:03.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.390|   -1.390|-2886.953|-3027.111|    52.53%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.390|   -1.390|-2886.732|-3026.889|    52.53%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.390|   -1.390|-2885.659|-3025.816|    52.55%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.390|   -1.390|-2885.658|-3025.815|    52.55%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.390|   -1.390|-2882.816|-3022.973|    52.58%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.390|   -1.390|-2882.815|-3022.972|    52.58%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.390|   -1.390|-2881.775|-3021.932|    52.59%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.390|   -1.390|-2880.598|-3020.755|    52.61%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.390|   -1.390|-2880.530|-3020.688|    52.61%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.390|   -1.390|-2875.238|-3015.396|    52.64%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2874.457|-3014.614|    52.65%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2871.680|-3011.837|    52.70%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2870.937|-3011.094|    52.70%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2870.221|-3010.378|    52.71%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2870.216|-3010.373|    52.71%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2869.371|-3009.529|    52.73%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2869.359|-3009.517|    52.73%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2869.004|-3009.161|    52.73%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2868.896|-3009.054|    52.73%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2868.625|-3008.782|    52.74%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2868.620|-3008.777|    52.74%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.390|   -1.390|-2865.417|-3005.574|    52.76%|   0:00:03.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.390|   -1.390|-2864.431|-3004.588|    52.77%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.390|   -1.390|-2862.293|-3002.450|    52.83%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.390|   -1.390|-2861.336|-3001.493|    52.85%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.390|   -1.390|-2858.067|-2998.225|    52.86%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.390|   -1.390|-2858.060|-2998.217|    52.86%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.390|   -1.390|-2856.198|-2996.355|    52.91%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.390|   -1.390|-2855.814|-2995.971|    52.91%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.390|   -1.390|-2855.392|-2995.549|    52.92%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.390|   -1.390|-2855.213|-2995.371|    52.93%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.390|   -1.390|-2852.777|-2992.935|    52.94%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.390|   -1.390|-2852.612|-2992.770|    52.94%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.390|   -1.390|-2851.536|-2991.693|    52.96%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.390|   -1.390|-2851.507|-2991.664|    52.96%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.390|   -1.390|-2850.965|-2991.122|    52.97%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.390|   -1.390|-2850.296|-2990.453|    52.98%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.390|   -1.390|-2848.286|-2988.443|    52.98%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.390|   -1.390|-2847.828|-2987.986|    52.98%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.390|   -1.390|-2844.285|-2984.443|    53.00%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.390|   -1.390|-2844.263|-2984.420|    53.00%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.390|   -1.390|-2842.374|-2982.531|    53.05%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.390|   -1.390|-2841.899|-2982.056|    53.05%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.390|   -1.390|-2841.272|-2981.430|    53.06%|   0:00:02.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.390|   -1.390|-2840.892|-2981.049|    53.08%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.390|   -1.390|-2840.879|-2981.037|    53.08%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.390|   -1.390|-2840.356|-2980.513|    53.09%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.390|   -1.390|-2838.001|-2978.158|    53.10%|   0:00:02.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.390|   -1.390|-2837.995|-2978.153|    53.10%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.390|   -1.390|-2837.694|-2977.851|    53.12%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.390|   -1.390|-2837.546|-2977.703|    53.12%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.390|   -1.390|-2837.116|-2977.273|    53.13%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.390|   -1.390|-2835.657|-2975.814|    53.14%|   0:00:02.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -1.390|   -1.390|-2835.622|-2975.779|    53.14%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -1.390|   -1.390|-2835.478|-2975.635|    53.15%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -1.390|   -1.390|-2835.253|-2975.410|    53.15%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -1.390|   -1.390|-2835.164|-2975.321|    53.15%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -1.390|   -1.390|-2835.066|-2975.224|    53.16%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -1.390|   -1.390|-2831.437|-2971.594|    53.18%|   0:00:02.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.390|   -1.390|-2831.390|-2971.547|    53.18%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.390|   -1.390|-2831.250|-2971.407|    53.19%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.390|   -1.390|-2831.140|-2971.298|    53.19%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.390|   -1.390|-2830.921|-2971.078|    53.19%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.390|   -1.390|-2830.767|-2970.924|    53.20%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.390|   -1.390|-2830.669|-2970.826|    53.20%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.390|   -1.390|-2830.647|-2970.804|    53.20%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.390|   -1.390|-2829.496|-2969.653|    53.20%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2829.320|-2969.477|    53.22%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2829.126|-2969.283|    53.22%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2828.147|-2968.305|    53.22%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2827.504|-2967.661|    53.23%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2827.475|-2967.632|    53.23%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2825.065|-2965.222|    53.24%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2824.998|-2965.155|    53.24%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2824.505|-2964.663|    53.25%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2824.405|-2964.562|    53.25%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2823.604|-2963.761|    53.25%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2823.329|-2963.486|    53.26%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.390|   -1.390|-2822.732|-2962.890|    53.26%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -1.390|   -1.390|-2822.475|-2962.632|    53.26%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -1.390|   -1.390|-2820.263|-2960.420|    53.26%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -1.390|   -1.390|-2818.489|-2958.646|    53.27%|   0:00:02.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -1.390|   -1.390|-2818.340|-2958.497|    53.27%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -1.390|   -1.390|-2815.702|-2955.859|    53.27%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -1.390|   -1.390|-2815.517|-2955.674|    53.28%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -1.390|   -1.390|-2815.417|-2955.574|    53.28%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -1.390|   -1.390|-2815.208|-2955.365|    53.28%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.390|   -1.390|-2814.104|-2954.261|    53.28%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.390|   -1.390|-2814.086|-2954.243|    53.28%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.390|   -1.390|-2814.031|-2954.189|    53.29%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.390|   -1.390|-2814.030|-2954.187|    53.29%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.390|   -1.390|-2813.451|-2953.608|    53.29%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.390|   -1.390|-2813.448|-2953.605|    53.29%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.390|   -1.390|-2811.705|-2951.862|    53.29%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.390|   -1.390|-2811.687|-2951.844|    53.29%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.390|   -1.390|-2811.641|-2951.798|    53.29%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.390|   -1.390|-2811.188|-2951.345|    53.30%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
|  -1.390|   -1.390|-2811.123|-2951.280|    53.30%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
|  -1.390|   -1.390|-2810.776|-2950.933|    53.30%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
|  -1.390|   -1.390|-2810.425|-2950.583|    53.30%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
|  -1.390|   -1.390|-2806.732|-2946.889|    53.30%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -1.390|   -1.390|-2806.645|-2946.802|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -1.390|   -1.390|-2806.539|-2946.696|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -1.390|   -1.390|-2806.376|-2946.534|    53.31%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.390|   -1.390|-2806.167|-2946.324|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.390|   -1.390|-2805.714|-2945.871|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.390|   -1.390|-2805.482|-2945.639|    53.31%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.390|   -1.390|-2805.473|-2945.631|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.390|   -1.390|-2805.101|-2945.258|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.390|   -1.390|-2805.095|-2945.252|    53.31%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -1.390|   -1.390|-2804.965|-2945.122|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -1.390|   -1.390|-2804.827|-2944.984|    53.32%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -1.390|   -1.390|-2804.701|-2944.858|    53.32%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -1.390|   -1.390|-2804.415|-2944.572|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -1.390|   -1.390|-2804.397|-2944.554|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -1.390|   -1.390|-2804.363|-2944.521|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -1.390|   -1.390|-2796.037|-2936.194|    53.33%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -1.390|   -1.390|-2795.709|-2935.867|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -1.390|   -1.390|-2794.673|-2934.830|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.390|   -1.390|-2794.614|-2934.771|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.390|   -1.390|-2794.317|-2934.474|    53.33%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -1.390|   -1.390|-2794.267|-2934.425|    53.34%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -1.390|   -1.390|-2794.183|-2934.340|    53.34%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -1.390|   -1.390|-2793.869|-2934.026|    53.34%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -1.390|   -1.390|-2793.838|-2933.995|    53.34%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -1.390|   -1.390|-2793.577|-2933.734|    53.34%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -1.390|   -1.390|-2792.997|-2933.154|    53.34%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.390|   -1.390|-2792.603|-2932.760|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -1.390|   -1.390|-2792.302|-2932.459|    53.35%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
|  -1.390|   -1.390|-2791.942|-2932.099|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.390|   -1.390|-2791.798|-2931.955|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.390|   -1.390|-2791.550|-2931.707|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.390|   -1.390|-2790.979|-2931.136|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.390|   -1.390|-2788.283|-2928.440|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.390|   -1.390|-2788.189|-2928.346|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.390|   -1.390|-2787.691|-2927.848|    53.36%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.390|   -1.390|-2787.652|-2927.809|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.390|   -1.390|-2787.234|-2927.391|    53.36%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.390|   -1.390|-2787.098|-2927.255|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.390|   -1.390|-2787.066|-2927.223|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.390|   -1.390|-2786.979|-2927.136|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.390|   -1.390|-2786.789|-2926.947|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.390|   -1.390|-2783.959|-2924.116|    53.36%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -1.390|   -1.390|-2783.361|-2923.518|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.390|   -1.390|-2783.358|-2923.515|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.390|   -1.390|-2780.572|-2920.729|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.390|   -1.390|-2780.354|-2920.511|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.390|   -1.390|-2780.161|-2920.319|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -1.390|   -1.390|-2780.117|-2920.275|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -1.390|   -1.390|-2780.106|-2920.263|    53.37%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -1.390|   -1.390|-2779.463|-2919.620|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -1.390|   -1.390|-2779.438|-2919.595|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -1.390|   -1.390|-2778.896|-2919.054|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.390|   -1.390|-2778.503|-2918.660|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.390|   -1.390|-2777.789|-2917.946|    53.37%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -1.390|   -1.390|-2777.481|-2917.639|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -1.390|   -1.390|-2777.120|-2917.277|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -1.390|   -1.390|-2776.781|-2916.938|    53.38%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -1.390|   -1.390|-2776.694|-2916.851|    53.38%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.390|   -1.390|-2776.680|-2916.837|    53.38%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.390|   -1.390|-2776.537|-2916.694|    53.38%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -1.390|   -1.390|-2776.283|-2916.440|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -1.390|   -1.390|-2774.983|-2915.140|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -1.390|   -1.390|-2774.970|-2915.127|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -1.390|   -1.390|-2774.916|-2915.073|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -1.390|   -1.390|-2772.188|-2912.345|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.390|   -1.390|-2772.141|-2912.298|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.390|   -1.390|-2771.996|-2912.153|    53.39%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.390|   -1.390|-2771.962|-2912.119|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.390|   -1.390|-2771.752|-2911.909|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -1.390|   -1.390|-2771.719|-2911.876|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -1.390|   -1.390|-2771.535|-2911.692|    53.39%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.390|   -1.390|-2771.367|-2911.524|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.390|   -1.390|-2770.898|-2911.056|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.390|   -1.390|-2770.623|-2910.780|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.390|   -1.390|-2770.592|-2910.749|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.390|   -1.390|-2770.575|-2910.732|    53.39%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.390|   -1.390|-2770.562|-2910.719|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.390|   -1.390|-2770.370|-2910.527|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.390|   -1.390|-2770.317|-2910.474|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.390|   -1.390|-2770.314|-2910.471|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.390|   -1.390|-2769.953|-2910.111|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.390|   -1.390|-2769.750|-2909.907|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.390|   -1.390|-2769.693|-2909.850|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.390|   -1.390|-2769.656|-2909.813|    53.40%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.390|   -1.390|-2769.228|-2909.385|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -1.390|   -1.390|-2769.135|-2909.292|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -1.390|   -1.390|-2769.036|-2909.193|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -1.390|   -1.390|-2768.857|-2909.014|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.390|   -1.390|-2768.840|-2908.998|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.390|   -1.390|-2768.741|-2908.898|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.390|   -1.390|-2767.588|-2907.745|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.390|   -1.390|-2767.413|-2907.570|    53.40%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.390|   -1.390|-2767.398|-2907.555|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.390|   -1.390|-2767.396|-2907.553|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.390|   -1.390|-2766.271|-2906.429|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -1.390|   -1.390|-2766.247|-2906.404|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.390|   -1.390|-2766.242|-2906.399|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.390|   -1.390|-2766.220|-2906.377|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.390|   -1.390|-2766.010|-2906.167|    53.40%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.390|   -1.390|-2765.928|-2906.086|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.390|   -1.390|-2765.891|-2906.048|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.390|   -1.390|-2765.602|-2905.759|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.390|   -1.390|-2765.302|-2905.459|    53.41%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -1.390|   -1.390|-2765.179|-2905.336|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
|  -1.390|   -1.390|-2765.035|-2905.192|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -1.390|   -1.390|-2765.015|-2905.173|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -1.390|   -1.390|-2765.009|-2905.167|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -1.390|   -1.390|-2764.952|-2905.109|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -1.390|   -1.390|-2764.938|-2905.095|    53.41%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.390|   -1.390|-2764.935|-2905.092|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -1.390|   -1.390|-2763.226|-2903.384|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_0_/D                                        |
|  -1.390|   -1.390|-2761.301|-2901.458|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_0_/D                                        |
|  -1.390|   -1.390|-2759.670|-2899.827|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.390|   -1.390|-2759.562|-2899.719|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.390|   -1.390|-2759.421|-2899.579|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.390|   -1.390|-2759.222|-2899.379|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.390|   -1.390|-2756.806|-2896.964|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.390|   -1.390|-2756.709|-2896.866|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.390|   -1.390|-2751.705|-2891.868|    53.42%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
|  -1.390|   -1.390|-2751.110|-2891.273|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
|  -1.390|   -1.390|-2751.074|-2891.236|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
|  -1.390|   -1.390|-2751.031|-2891.199|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
|  -1.390|   -1.390|-2748.516|-2888.685|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_0_/D                                        |
|  -1.390|   -1.390|-2743.397|-2883.566|    53.42%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
|  -1.390|   -1.390|-2742.892|-2883.060|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
|  -1.390|   -1.390|-2742.837|-2883.005|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
|  -1.390|   -1.390|-2742.739|-2882.907|    53.43%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
|  -1.390|   -1.390|-2734.463|-2874.632|    53.43%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
|  -1.390|   -1.390|-2734.418|-2874.587|    53.43%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
|  -1.390|   -1.390|-2733.506|-2873.680|    53.44%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
|  -1.390|   -1.390|-2733.304|-2873.478|    53.44%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
|  -1.390|   -1.390|-2733.151|-2873.325|    53.44%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
|  -1.390|   -1.390|-2732.534|-2872.708|    53.44%|   0:00:01.0| 1684.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory13_reg_62_/D |
|  -1.390|   -1.390|-2732.501|-2872.675|    53.45%|   0:00:00.0| 1703.5M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory13_reg_62_/D |
|  -1.390|   -1.390|-2732.501|-2872.675|    53.44%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:43 real=0:02:44 mem=1665.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:43 real=0:02:44 mem=1665.3M) ***
** GigaOpt Optimizer WNS Slack -1.390 TNS Slack -2872.675 Density 53.44
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.390  TNS Slack -2872.675 Density 53.44
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    53.44%|        -|  -1.390|-2872.675|   0:00:00.0| 1665.3M|
|    53.38%|      165|  -1.390|-2871.729|   0:00:04.0| 1665.3M|
|    53.20%|      833|  -1.386|-2874.564|   0:00:08.0| 1665.3M|
|    53.20%|        4|  -1.386|-2874.564|   0:00:00.0| 1665.3M|
|    53.20%|        0|  -1.386|-2874.564|   0:00:00.0| 1665.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.386  TNS Slack -2874.564 Density 53.20
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 93 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.6) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:12, mem=1665.32M, totSessionCpu=0:18:54).
** GigaOpt Optimizer WNS Slack -1.386 TNS Slack -2874.564 Density 53.20
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 93 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:57 real=0:02:57 mem=1665.3M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1527.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=53563  numIgnoredNets=5
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 53558 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 93 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.34% H + 0.21% V. EstWL: 8.752500e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 53465 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 1.332041e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.13% V
[NR-eagl] End Peak syMemory usage = 1577.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.39 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 1.84 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (240.40 442.00 283.60 499.60)
HotSpot [2] box (10.00 254.80 38.80 298.00)
HotSpot [3] box (528.40 384.40 571.60 427.60)
HotSpot [4] box (571.60 442.00 614.80 485.20)
HotSpot [5] box (67.60 485.20 96.40 514.00)
*** Starting refinePlace (0:18:57 mem=1577.4M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 49039 insts, mean move: 8.74 um, max move: 114.60 um
	Max move on inst (core_instance/qmem_instance/FE_OFC5410_n949): (57.00, 393.40) --> (58.20, 506.80)
	Runtime: CPU: 0:02:20 REAL: 0:02:20 MEM: 1818.2MB
Move report: Detail placement moves 10806 insts, mean move: 1.47 um, max move: 39.00 um
	Max move on inst (core_instance/psum_mem_instance/FE_OFC4364_N262): (315.80, 343.00) --> (276.80, 343.00)
	Runtime: CPU: 0:00:06.4 REAL: 0:00:06.0 MEM: 1818.2MB
Summary Report:
Instances move: 49040 (out of 49148 movable)
Mean displacement: 8.78 um
Max displacement: 119.00 um (Instance: core_instance/qmem_instance/FE_OFC5410_n949) (57, 393.4) -> (62.6, 506.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
Runtime: CPU: 0:02:26 REAL: 0:02:26 MEM: 1818.2MB
*** Finished refinePlace (0:21:23 mem=1818.2M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=53563  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 53563 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 93 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.27% H + 0.17% V. EstWL: 8.400060e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 53470 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 1.299938e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 185465
[NR-eagl] Layer2(M2)(V) length: 4.392369e+05um, number of vias: 272928
[NR-eagl] Layer3(M3)(H) length: 4.568650e+05um, number of vias: 23453
[NR-eagl] Layer4(M4)(V) length: 1.673805e+05um, number of vias: 15746
[NR-eagl] Layer5(M5)(H) length: 1.362060e+05um, number of vias: 12467
[NR-eagl] Layer6(M6)(V) length: 1.301012e+05um, number of vias: 6046
[NR-eagl] Layer7(M7)(H) length: 4.276860e+04um, number of vias: 7835
[NR-eagl] Layer8(M8)(V) length: 4.798420e+04um, number of vias: 0
[NR-eagl] Total length: 1.420542e+06um, number of vias: 523940
End of congRepair (cpu=0:00:02.5, real=0:00:02.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1523.1M)
Extraction called for design 'fullchip' of instances=49148 and nets=53742 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1523.121M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:16:39, real = 0:16:38, mem = 1497.6M, totSessionCpu=0:21:28 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1600.04 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1600.0M) ***
*** Timing NOT met, worst failing slack is -1.452
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 179 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.452 TNS Slack -2966.066 Density 53.20
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.452|   -1.452|-2857.014|-2966.066|    53.20%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.421|   -1.421|-2839.343|-2948.395|    53.20%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.409|   -1.409|-2836.764|-2945.816|    53.20%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.398|   -1.398|-2830.879|-2939.931|    53.20%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.390|   -1.390|-2816.326|-2925.378|    53.20%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.382|   -1.382|-2814.902|-2923.954|    53.20%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.380|   -1.380|-2811.629|-2920.681|    53.20%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.373|   -1.373|-2810.778|-2919.830|    53.20%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.365|   -1.365|-2802.365|-2911.417|    53.20%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.362|   -1.362|-2794.392|-2903.444|    53.21%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.356|   -1.356|-2788.024|-2897.076|    53.21%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.354|   -1.354|-2784.204|-2893.256|    53.22%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.347|   -1.347|-2780.438|-2889.490|    53.22%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.344|   -1.344|-2769.212|-2878.264|    53.23%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.338|   -1.338|-2765.058|-2874.110|    53.23%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.337|   -1.337|-2755.671|-2864.723|    53.24%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.329|   -1.329|-2753.585|-2862.637|    53.24%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.329|   -1.329|-2743.675|-2852.727|    53.25%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.329|   -1.329|-2742.163|-2851.215|    53.25%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.322|   -1.322|-2741.504|-2850.556|    53.25%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.321|   -1.321|-2729.500|-2838.552|    53.27%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.316|   -1.316|-2728.053|-2837.105|    53.27%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.314|   -1.314|-2723.816|-2832.868|    53.28%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.308|   -1.308|-2719.278|-2828.330|    53.28%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.306|   -1.306|-2707.914|-2816.966|    53.30%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.305|   -1.305|-2705.160|-2814.212|    53.31%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.305|   -1.305|-2703.448|-2812.500|    53.31%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.305|   -1.305|-2703.145|-2812.197|    53.31%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.297|   -1.297|-2702.145|-2811.197|    53.31%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.297|   -1.297|-2689.061|-2798.113|    53.33%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.297|   -1.297|-2687.388|-2796.440|    53.34%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.290|   -1.290|-2686.661|-2795.713|    53.34%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.291|   -1.291|-2674.860|-2783.912|    53.37%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.291|   -1.291|-2672.706|-2781.758|    53.37%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.283|   -1.283|-2672.031|-2781.083|    53.38%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.283|   -1.283|-2664.787|-2773.839|    53.40%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.283|   -1.283|-2658.968|-2768.020|    53.40%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.275|   -1.275|-2658.162|-2767.214|    53.41%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.275|   -1.275|-2650.100|-2759.152|    53.43%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.273|   -1.273|-2646.706|-2755.758|    53.44%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.273|   -1.273|-2643.973|-2753.025|    53.45%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.273|   -1.273|-2643.911|-2752.963|    53.45%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.268|   -1.268|-2641.620|-2750.672|    53.46%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.266|   -1.266|-2634.046|-2743.098|    53.49%|   0:00:03.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.263|   -1.263|-2629.612|-2738.664|    53.50%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.264|   -1.264|-2624.241|-2733.293|    53.52%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.264|   -1.264|-2624.028|-2733.080|    53.52%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.260|   -1.260|-2623.564|-2732.616|    53.52%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.260|   -1.260|-2619.763|-2728.815|    53.53%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.260|   -1.260|-2619.648|-2728.700|    53.53%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.258|   -1.258|-2619.007|-2728.059|    53.54%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.258|   -1.258|-2617.089|-2726.141|    53.55%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.258|   -1.258|-2616.772|-2725.824|    53.55%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.251|   -1.251|-2614.735|-2723.787|    53.55%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.251|   -1.251|-2605.012|-2714.064|    53.58%|   0:00:03.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.251|   -1.251|-2603.125|-2712.183|    53.59%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.245|   -1.245|-2601.653|-2710.711|    53.60%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.245|   -1.245|-2594.864|-2703.928|    53.63%|   0:00:03.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.245|   -1.245|-2593.194|-2702.259|    53.63%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.243|   -1.243|-2591.606|-2700.671|    53.65%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.243|   -1.243|-2588.453|-2697.523|    53.66%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.243|   -1.243|-2588.363|-2697.433|    53.66%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.239|   -1.239|-2586.945|-2696.015|    53.67%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.240|   -1.240|-2579.577|-2688.654|    53.68%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.240|   -1.240|-2579.354|-2688.432|    53.69%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.239|   -1.239|-2578.617|-2687.695|    53.69%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.234|   -1.234|-2576.981|-2686.058|    53.70%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.234|   -1.234|-2570.069|-2679.153|    53.72%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.234|   -1.234|-2567.588|-2676.672|    53.72%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.232|   -1.232|-2566.306|-2675.389|    53.72%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.233|   -1.233|-2564.356|-2673.440|    53.73%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.233|   -1.233|-2564.141|-2673.225|    53.73%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.230|   -1.230|-2564.002|-2673.086|    53.73%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.230|   -1.230|-2558.152|-2667.236|    53.74%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.230|   -1.230|-2557.853|-2666.937|    53.74%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.227|   -1.227|-2556.588|-2665.671|    53.75%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.227|   -1.227|-2552.389|-2661.473|    53.76%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.227|   -1.227|-2552.023|-2661.107|    53.76%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.225|   -1.225|-2550.312|-2659.396|    53.77%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.225|   -1.225|-2549.830|-2658.920|    53.78%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.225|   -1.225|-2549.364|-2658.454|    53.78%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.223|   -1.223|-2547.266|-2656.356|    53.78%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.223|   -1.223|-2545.081|-2654.171|    53.79%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.223|   -1.223|-2544.913|-2654.002|    53.79%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.221|   -1.221|-2544.667|-2653.757|    53.80%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.221|   -1.221|-2543.378|-2652.474|    53.81%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.221|   -1.221|-2543.321|-2652.417|    53.81%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.220|   -1.220|-2542.648|-2651.744|    53.81%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -1.220|   -1.220|-2541.972|-2651.068|    53.82%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -1.220|   -1.220|-2541.918|-2651.014|    53.82%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -1.217|   -1.217|-2541.618|-2650.714|    53.82%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.217|   -1.217|-2538.832|-2647.928|    53.83%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.217|   -1.217|-2538.779|-2647.875|    53.83%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.215|   -1.215|-2538.250|-2647.346|    53.83%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.215|   -1.215|-2536.404|-2645.501|    53.84%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.215|   -1.215|-2536.395|-2645.492|    53.85%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.213|   -1.213|-2535.881|-2644.978|    53.85%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.213|   -1.213|-2533.814|-2642.911|    53.86%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.213|   -1.213|-2533.714|-2642.811|    53.86%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.211|   -1.211|-2532.758|-2641.855|    53.86%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -1.211|   -1.211|-2531.341|-2640.438|    53.87%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -1.211|   -1.211|-2531.301|-2640.398|    53.87%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -1.209|   -1.209|-2529.738|-2638.835|    53.88%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.209|   -1.209|-2528.630|-2637.727|    53.89%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.209|   -1.209|-2528.210|-2637.307|    53.89%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.207|   -1.207|-2526.729|-2635.825|    53.90%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2525.286|-2634.383|    53.91%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.204|   -1.204|-2523.705|-2632.802|    53.91%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.204|   -1.204|-2520.289|-2629.386|    53.93%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.204|   -1.204|-2520.182|-2629.279|    53.93%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.202|   -1.202|-2519.217|-2628.314|    53.94%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.202|   -1.202|-2516.341|-2625.438|    53.94%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.201|   -1.201|-2514.500|-2623.597|    53.95%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -1.199|   -1.199|-2513.578|-2622.675|    53.95%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.197|   -1.197|-2511.041|-2620.138|    53.96%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.195|   -1.195|-2508.997|-2618.094|    53.98%|   0:00:03.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.194|   -1.194|-2505.321|-2614.418|    53.99%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -1.192|   -1.192|-2503.094|-2612.191|    54.01%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.192|   -1.192|-2502.341|-2611.438|    54.01%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.190|   -1.190|-2501.760|-2610.857|    54.01%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.189|   -1.189|-2499.963|-2609.061|    54.02%|   0:00:01.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.188|   -1.188|-2499.109|-2608.206|    54.03%|   0:00:03.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.187|   -1.187|-2495.989|-2605.086|    54.04%|   0:00:04.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.183|   -1.183|-2494.838|-2603.935|    54.05%|   0:00:02.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.181|   -1.181|-2489.120|-2598.217|    54.07%|   0:00:06.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.183|   -1.183|-2485.461|-2594.559|    54.09%|   0:00:04.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.179|   -1.179|-2484.632|-2593.729|    54.09%|   0:00:01.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.177|   -1.177|-2479.760|-2588.857|    54.10%|   0:00:01.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.175|   -1.175|-2474.902|-2583.999|    54.12%|   0:00:04.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.174|   -1.174|-2472.352|-2581.449|    54.14%|   0:00:03.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.174|   -1.174|-2469.538|-2578.635|    54.16%|   0:00:02.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.172|   -1.172|-2468.902|-2577.999|    54.16%|   0:00:00.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.170|   -1.170|-2466.838|-2575.935|    54.17%|   0:00:02.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.170|   -1.170|-2463.965|-2573.062|    54.19%|   0:00:02.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.166|   -1.166|-2461.830|-2570.927|    54.19%|   0:00:01.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.166|   -1.166|-2456.719|-2565.816|    54.23%|   0:00:04.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.164|   -1.164|-2454.989|-2564.086|    54.23%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.162|   -1.162|-2450.279|-2559.377|    54.25%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.160|   -1.160|-2445.497|-2554.594|    54.27%|   0:00:04.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.159|   -1.159|-2441.206|-2550.303|    54.28%|   0:00:04.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.159|   -1.159|-2440.245|-2549.342|    54.30%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.158|   -1.158|-2439.923|-2549.020|    54.30%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -1.158|   -1.158|-2436.019|-2545.116|    54.31%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.157|   -1.157|-2435.912|-2545.009|    54.31%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.154|   -1.154|-2434.443|-2543.540|    54.32%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.153|   -1.153|-2429.955|-2539.069|    54.35%|   0:00:05.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.152|   -1.152|-2426.411|-2535.524|    54.36%|   0:00:05.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.151|   -1.151|-2425.454|-2534.568|    54.37%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.150|   -1.150|-2421.969|-2531.083|    54.39%|   0:00:05.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.150|   -1.150|-2421.443|-2530.557|    54.40%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.150|   -1.150|-2421.329|-2530.443|    54.40%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.149|   -1.149|-2416.484|-2525.598|    54.46%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.149|   -1.149|-2414.320|-2523.434|    54.47%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.149|   -1.149|-2414.297|-2523.411|    54.47%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.143|   -1.143|-2412.930|-2522.044|    54.49%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.145|   -1.145|-2410.364|-2519.477|    54.53%|   0:00:07.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.141|   -1.141|-2409.005|-2518.118|    54.54%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.141|   -1.141|-2406.927|-2516.042|    54.56%|   0:00:07.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.141|   -1.141|-2406.052|-2515.166|    54.57%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.141|   -1.141|-2405.997|-2515.111|    54.57%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.141|   -1.141|-2404.077|-2513.190|    54.57%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.140|   -1.140|-2400.850|-2509.964|    54.64%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.139|   -1.139|-2399.212|-2508.325|    54.65%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.139|   -1.139|-2397.333|-2506.447|    54.66%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.139|   -1.139|-2397.329|-2506.442|    54.66%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.138|   -1.138|-2394.995|-2504.109|    54.69%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.136|   -1.136|-2393.977|-2503.091|    54.72%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.138|   -1.138|-2393.319|-2502.433|    54.73%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.135|   -1.135|-2392.934|-2502.047|    54.74%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.134|   -1.134|-2392.418|-2501.532|    54.75%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.133|   -1.133|-2391.156|-2500.269|    54.76%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.132|   -1.132|-2389.573|-2498.704|    54.78%|   0:00:06.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.132|   -1.132|-2389.244|-2498.375|    54.79%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.132|   -1.132|-2389.137|-2498.268|    54.79%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.132|   -1.132|-2389.078|-2498.209|    54.79%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.131|   -1.131|-2386.522|-2495.653|    54.89%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.131|   -1.131|-2385.477|-2494.608|    54.90%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.131|   -1.131|-2385.399|-2494.530|    54.90%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.131|   -1.131|-2384.667|-2493.797|    54.92%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.130|   -1.130|-2384.327|-2493.458|    54.92%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.130|   -1.130|-2383.265|-2492.402|    54.93%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.130|   -1.130|-2383.161|-2492.298|    54.93%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.130|   -1.130|-2382.351|-2491.488|    54.96%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.133|   -1.133|-2382.222|-2491.360|    55.01%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.133|   -1.133|-2382.218|-2491.355|    55.02%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.133|   -1.133|-2382.219|-2491.356|    55.03%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:32 real=0:03:31 mem=1695.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.231|   -1.133|-109.137|-2491.356|    55.03%|   0:00:01.0| 1695.5M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_10_/D            |
|  -0.216|   -1.133| -84.896|-2467.115|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_141_/D       |
|  -0.198|   -1.133| -81.820|-2464.039|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_115_/D       |
|  -0.180|   -1.133| -74.560|-2456.779|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_10_/D            |
|  -0.170|   -1.133| -71.484|-2453.703|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_73_/D        |
|  -0.161|   -1.133| -62.056|-2444.275|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_115_/D       |
|  -0.152|   -1.133| -61.675|-2443.894|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_141_/D       |
|  -0.143|   -1.133| -53.710|-2435.929|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_83_/D                             |
|  -0.134|   -1.133| -49.908|-2432.127|    55.03%|   0:00:01.0| 1714.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_83_/D                             |
|  -0.124|   -1.133| -49.371|-2431.590|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_115_/D       |
|  -0.120|   -1.133| -49.274|-2431.493|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_155_/D       |
|  -0.116|   -1.133| -46.507|-2428.726|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_123_/D       |
|  -0.116|   -1.133| -43.847|-2426.065|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_123_/D       |
|  -0.106|   -1.133| -43.723|-2425.942|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_73_/D        |
|  -0.093|   -1.133| -42.555|-2424.774|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_26_/D        |
|  -0.086|   -1.133| -39.328|-2421.547|    55.03%|   0:00:01.0| 1714.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_49_/D            |
|  -0.079|   -1.133| -33.522|-2415.741|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
|  -0.071|   -1.133| -21.986|-2404.206|    55.04%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_49_/D            |
|  -0.062|   -1.133| -19.205|-2401.424|    55.04%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_31_/D            |
|  -0.058|   -1.133| -16.836|-2399.055|    55.04%|   0:00:01.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_24_/D        |
|  -0.054|   -1.133| -16.432|-2398.651|    55.04%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_136_/E |
|  -0.054|   -1.133| -15.847|-2398.066|    55.04%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_136_/E |
|  -0.051|   -1.133| -15.680|-2397.899|    55.04%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_136_/E |
|  -0.051|   -1.133| -15.608|-2397.827|    55.04%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_136_/E |
|  -0.051|   -1.133| -14.660|-2396.879|    55.04%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_136_/E |
|  -0.043|   -1.133| -11.226|-2393.446|    55.05%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_80_/D            |
|  -0.041|   -1.133|  -6.300|-2388.519|    55.05%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/memory13_reg_126_/E    |
|  -0.037|   -1.133|  -5.411|-2387.631|    55.06%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_10_/D            |
|  -0.031|   -1.133|  -5.179|-2387.398|    55.06%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_95_/D            |
|  -0.023|   -1.133|  -3.892|-2386.111|    55.06%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_50_/D            |
|  -0.021|   -1.133|  -1.299|-2383.518|    55.06%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_56_/D        |
|  -0.018|   -1.133|  -1.046|-2383.265|    55.06%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_56_/D        |
|  -0.014|   -1.133|  -0.780|-2382.999|    55.06%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/memory13_reg_126_/E    |
|  -0.014|   -1.133|  -0.437|-2382.656|    55.07%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/memory13_reg_126_/E    |
|  -0.014|   -1.133|  -0.402|-2382.621|    55.07%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/memory13_reg_126_/E    |
|  -0.006|   -1.133|  -0.120|-2382.339|    55.07%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_90_/D        |
|  -0.007|   -1.133|  -0.015|-2382.234|    55.07%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
|  -0.007|   -1.133|  -0.007|-2382.227|    55.07%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
|  -0.004|   -1.133|  -0.006|-2382.225|    55.08%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_24_/D        |
|  -0.002|   -1.133|  -0.003|-2382.222|    55.08%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
|  -0.001|   -1.133|  -0.002|-2382.221|    55.08%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_83_/D        |
|   0.001|   -1.133|   0.000|-2382.219|    55.09%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_113_/D       |
|   0.006|   -1.133|   0.000|-2382.219|    55.09%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_155_/D       |
|   0.006|   -1.133|   0.000|-2382.219|    55.09%|   0:00:02.0| 1737.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_75_/D        |
|   0.007|   -1.133|   0.000|-2382.219|    55.09%|   0:00:00.0| 1737.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_48_/D        |
|   0.012|   -1.133|   0.000|-2382.219|    55.10%|   0:00:02.0| 1737.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_120_/D           |
|   0.014|   -1.133|   0.000|-2382.219|    55.10%|   0:00:01.0| 1737.6M|   WC_VIEW|  default| core_instance/qmem_instance/memory13_reg_126_/E    |
|   0.018|   -1.133|   0.000|-2382.219|    55.11%|   0:00:01.0| 1737.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
|   0.018|   -1.133|   0.000|-2382.219|    55.11%|   0:00:00.0| 1737.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.1 real=0:00:19.0 mem=1737.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:50 real=0:03:50 mem=1737.6M) ***
** GigaOpt Optimizer WNS Slack -1.133 TNS Slack -2382.219 Density 55.11
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.133  TNS Slack -2382.219 Density 55.11
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    55.11%|        -|  -1.133|-2382.219|   0:00:00.0| 1737.6M|
|    54.89%|      225|  -1.133|-2380.125|   0:00:04.0| 1737.6M|
|    54.71%|      802|  -1.133|-2380.249|   0:00:09.0| 1737.6M|
|    54.71%|        9|  -1.133|-2380.249|   0:00:01.0| 1737.6M|
|    54.71%|        0|  -1.133|-2380.249|   0:00:00.0| 1737.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.133  TNS Slack -2380.249 Density 54.71
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 226 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:14.0) (real = 0:00:14.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1681.52M, totSessionCpu=0:25:49).
*** Starting refinePlace (0:25:49 mem=1713.5M) ***
Total net bbox length = 1.170e+06 (5.105e+05 6.593e+05) (ext = 4.616e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1713.5MB
Move report: Detail placement moves 7160 insts, mean move: 0.69 um, max move: 5.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3912_0): (478.20, 645.40) --> (481.40, 643.60)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1727.4MB
Summary Report:
Instances move: 7160 (out of 49467 movable)
Mean displacement: 0.69 um
Max displacement: 5.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3912_0) (478.2, 645.4) -> (481.4, 643.6)
	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
Total net bbox length = 1.172e+06 (5.121e+05 6.601e+05) (ext = 4.616e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1727.4MB
*** Finished refinePlace (0:25:51 mem=1727.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1727.4M)


Density : 0.5471
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1727.4M) ***
** GigaOpt Optimizer WNS Slack -1.133 TNS Slack -2380.249 Density 54.71
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.133|   -1.133|-2380.249|-2380.249|    54.71%|   0:00:00.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.132|   -1.132|-2379.163|-2379.163|    54.72%|   0:00:03.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.130|   -1.130|-2379.388|-2379.388|    54.72%|   0:00:01.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.129|   -1.129|-2378.197|-2378.197|    54.72%|   0:00:03.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.125|   -1.125|-2376.757|-2376.757|    54.73%|   0:00:04.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.125|   -1.125|-2372.802|-2372.802|    54.75%|   0:00:31.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.125|   -1.125|-2369.394|-2369.394|    54.76%|   0:00:04.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.120|   -1.120|-2368.120|-2368.120|    54.78%|   0:00:01.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.118|   -1.118|-2361.854|-2361.854|    54.81%|   0:00:20.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.117|   -1.117|-2358.722|-2358.722|    54.84%|   0:00:17.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.116|   -1.116|-2355.073|-2355.073|    54.85%|   0:00:05.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.116|   -1.116|-2352.856|-2352.856|    54.86%|   0:00:10.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.116|   -1.116|-2351.864|-2351.864|    54.87%|   0:00:02.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.112|   -1.112|-2350.285|-2350.285|    54.90%|   0:00:01.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.112|   -1.112|-2347.196|-2347.196|    54.92%|   0:00:28.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.111|   -1.111|-2345.968|-2345.968|    54.93%|   0:00:05.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.110|   -1.110|-2345.612|-2345.612|    54.94%|   0:00:02.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.110|   -1.110|-2342.497|-2342.497|    54.95%|   0:00:14.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.110|   -1.110|-2341.738|-2341.738|    54.96%|   0:00:03.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.107|   -1.107|-2339.383|-2339.383|    55.02%|   0:00:02.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.106|   -1.106|-2336.706|-2336.706|    55.03%|   0:00:25.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.106|   -1.106|-2335.619|-2335.619|    55.04%|   0:00:04.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.106|   -1.106|-2335.613|-2335.613|    55.04%|   0:00:00.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.102|   -1.102|-2333.596|-2333.596|    55.10%|   0:00:02.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.102|   -1.102|-2331.621|-2331.621|    55.13%|   0:00:33.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.102|   -1.102|-2329.479|-2329.479|    55.13%|   0:00:04.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.102|   -1.102|-2329.267|-2329.267|    55.13%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.102|   -1.102|-2329.005|-2329.005|    55.14%|   0:00:00.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.102|   -1.102|-2327.258|-2327.258|    55.19%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.099|   -1.099|-2326.760|-2326.760|    55.19%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.099|   -1.099|-2322.440|-2322.440|    55.22%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.099|   -1.099|-2322.061|-2322.061|    55.22%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.098|   -1.098|-2320.769|-2320.769|    55.29%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.098|   -1.098|-2319.407|-2319.407|    55.31%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.095|   -1.095|-2317.895|-2317.895|    55.37%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.095|   -1.095|-2316.640|-2316.640|    55.40%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.095|   -1.095|-2316.375|-2316.375|    55.41%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.095|   -1.095|-2316.316|-2316.316|    55.41%|   0:00:00.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.094|   -1.094|-2314.220|-2314.220|    55.51%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.094|   -1.094|-2313.228|-2313.228|    55.52%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.093|   -1.093|-2310.938|-2310.938|    55.57%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.093|   -1.093|-2310.171|-2310.171|    55.57%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.093|   -1.093|-2310.145|-2310.145|    55.57%|   0:00:00.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.092|   -1.092|-2309.005|-2309.005|    55.61%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.092|   -1.092|-2308.095|-2308.095|    55.62%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.090|   -1.090|-2306.587|-2306.587|    55.66%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.090|   -1.090|-2305.832|-2305.832|    55.67%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.090|   -1.090|-2305.814|-2305.814|    55.67%|   0:00:00.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.089|   -1.089|-2304.573|-2304.573|    55.71%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.089|   -1.089|-2304.092|-2304.092|    55.72%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.089|   -1.089|-2304.062|-2304.062|    55.72%|   0:00:00.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.089|   -1.089|-2303.408|-2303.408|    55.76%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.088|   -1.088|-2302.021|-2302.021|    55.79%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.087|   -1.087|-2301.545|-2301.545|    55.83%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.086|   -1.086|-2301.078|-2301.078|    55.87%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.086|   -1.086|-2300.636|-2300.636|    55.88%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.086|   -1.086|-2299.613|-2299.613|    55.91%|   0:00:04.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.085|   -1.085|-2299.580|-2299.580|    55.93%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.085|   -1.085|-2299.465|-2299.465|    55.93%|   0:00:02.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.084|   -1.084|-2298.818|-2298.818|    55.97%|   0:00:02.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.084|   -1.084|-2297.325|-2297.325|    55.98%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.083|   -1.083|-2296.280|-2296.280|    56.03%|   0:00:04.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.082|   -1.082|-2294.947|-2294.947|    56.06%|   0:00:03.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.082|   -1.082|-2294.496|-2294.496|    56.06%|   0:00:04.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.082|   -1.082|-2293.834|-2293.834|    56.07%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.082|   -1.082|-2293.796|-2293.796|    56.07%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.084|   -1.084|-2291.850|-2291.850|    56.12%|   0:00:03.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.081|   -1.081|-2291.417|-2291.417|    56.13%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.082|   -1.082|-2290.198|-2290.198|    56.14%|   0:00:02.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.082|   -1.082|-2290.187|-2290.187|    56.14%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.081|   -1.081|-2289.496|-2289.496|    56.16%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.081|   -1.081|-2287.073|-2287.073|    56.17%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.081|   -1.081|-2287.006|-2287.006|    56.17%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.079|   -1.079|-2286.561|-2286.561|    56.22%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.079|   -1.079|-2285.971|-2285.971|    56.23%|   0:00:03.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.079|   -1.079|-2285.182|-2285.182|    56.23%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.081|   -1.081|-2284.516|-2284.516|    56.27%|   0:00:03.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.078|   -1.078|-2284.306|-2284.306|    56.27%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.078|   -1.078|-2284.303|-2284.303|    56.29%|   0:00:04.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.078|   -1.078|-2283.729|-2283.729|    56.34%|   0:00:03.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.078|   -1.078|-2282.991|-2282.991|    56.38%|   0:00:02.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.078|   -1.078|-2282.872|-2282.872|    56.38%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.078|   -1.078|-2282.722|-2282.722|    56.39%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.078|   -1.078|-2282.585|-2282.585|    56.39%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.078|   -1.078|-2282.581|-2282.581|    56.39%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.079|   -1.079|-2282.205|-2282.205|    56.43%|   0:00:05.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.079|   -1.079|-2282.135|-2282.135|    56.46%|   0:00:02.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.079|   -1.079|-2282.099|-2282.099|    56.46%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.079|   -1.079|-2281.961|-2281.961|    56.49%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.079|   -1.079|-2281.842|-2281.842|    56.50%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.079|   -1.079|-2281.842|-2281.842|    56.50%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:31 real=0:05:30 mem=1738.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.079|   0.000|-2281.842|    56.50%|   0:00:00.0| 1738.6M|   WC_VIEW|  default| core_instance/kmem_instance/memory4_reg_75_/D      |
|   0.006|   -1.079|   0.000|-2281.842|    56.51%|   0:00:02.0| 1757.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_59_/D        |
|   0.013|   -1.079|   0.000|-2281.842|    56.51%|   0:00:00.0| 1757.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_43_/D            |
|   0.014|   -1.079|   0.000|-2281.842|    56.51%|   0:00:01.0| 1757.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_123_/D           |
|   0.014|   -1.079|   0.000|-2281.842|    56.51%|   0:00:00.0| 1757.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_123_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1757.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:34 real=0:05:33 mem=1757.7M) ***
** GigaOpt Optimizer WNS Slack -1.079 TNS Slack -2281.842 Density 56.51
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.079  TNS Slack -2281.842 Density 56.51
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    56.51%|        -|  -1.079|-2281.842|   0:00:00.0| 1757.7M|
|    56.40%|      108|  -1.080|-2281.632|   0:00:03.0| 1757.7M|
|    56.23%|      789|  -1.079|-2282.823|   0:00:09.0| 1757.7M|
|    56.23%|        4|  -1.079|-2282.823|   0:00:01.0| 1757.7M|
|    56.23%|        0|  -1.079|-2282.823|   0:00:00.0| 1757.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.079  TNS Slack -2282.823 Density 56.23
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 289 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.4) (real = 0:00:14.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:14, mem=1735.85M, totSessionCpu=0:31:39).
*** Starting refinePlace (0:31:40 mem=1735.9M) ***
Total net bbox length = 1.182e+06 (5.203e+05 6.617e+05) (ext = 4.616e+04)
Move report: Timing Driven Placement moves 5192 insts, mean move: 3.98 um, max move: 23.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U277): (505.40, 654.40) --> (508.60, 674.20)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1776.8MB
Move report: Detail placement moves 9714 insts, mean move: 0.71 um, max move: 6.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1007): (252.40, 461.80) --> (249.40, 465.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1776.8MB
Summary Report:
Instances move: 12506 (out of 50368 movable)
Mean displacement: 2.13 um
Max displacement: 23.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U277) (505.4, 654.4) -> (508.6, 674.2)
	Length: 19 sites, height: 1 rows, site name: core, cell type: XOR3D2
Total net bbox length = 1.193e+06 (5.282e+05 6.651e+05) (ext = 4.616e+04)
Runtime: CPU: 0:00:06.7 REAL: 0:00:07.0 MEM: 1776.8MB
*** Finished refinePlace (0:31:46 mem=1776.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1776.8M)


Density : 0.5623
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:07.8 real=0:00:07.0 mem=1776.8M) ***
** GigaOpt Optimizer WNS Slack -1.091 TNS Slack -2286.178 Density 56.23
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.091|   -1.091|-2286.110|-2286.178|    56.23%|   0:00:00.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.082|   -1.082|-2284.469|-2284.537|    56.24%|   0:00:01.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.078|   -1.078|-2282.812|-2282.880|    56.25%|   0:00:10.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.075|   -1.075|-2280.491|-2280.559|    56.26%|   0:00:43.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.074|   -1.074|-2277.615|-2277.684|    56.29%|   0:00:29.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.075|   -1.075|-2275.282|-2275.350|    56.31%|   0:00:16.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.075|   -1.075|-2274.953|-2275.021|    56.31%|   0:00:00.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.075|   -1.075|-2274.835|-2274.903|    56.32%|   0:00:04.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.075|   -1.075|-2274.649|-2274.717|    56.32%|   0:00:01.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.072|   -1.072|-2273.219|-2273.286|    56.39%|   0:00:03.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.071|   -1.071|-2270.917|-2270.984|    56.39%|   0:00:20.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.071|   -1.071|-2269.879|-2269.947|    56.41%|   0:00:15.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.071|   -1.071|-2269.822|-2269.889|    56.41%|   0:00:00.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.071|   -1.071|-2269.725|-2269.793|    56.41%|   0:00:04.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.071|   -1.071|-2269.709|-2269.777|    56.41%|   0:00:00.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.070|   -1.070|-2268.755|-2268.823|    56.49%|   0:00:03.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.070|   -1.070|-2267.598|-2267.666|    56.50%|   0:00:15.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.070|   -1.070|-2267.222|-2267.290|    56.50%|   0:00:02.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.068|   -1.068|-2265.958|-2266.025|    56.54%|   0:00:01.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.067|   -1.067|-2264.791|-2264.859|    56.55%|   0:00:22.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.067|   -1.067|-2263.280|-2263.347|    56.56%|   0:00:26.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.067|   -1.067|-2263.215|-2263.283|    56.56%|   0:00:00.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.067|   -1.067|-2263.081|-2263.148|    56.56%|   0:00:04.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.067|   -1.067|-2263.053|-2263.121|    56.56%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.066|   -1.066|-2261.476|-2261.544|    56.66%|   0:00:07.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.066|   -1.066|-2261.163|-2261.231|    56.67%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.066|   -1.066|-2261.054|-2261.122|    56.67%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.064|   -1.064|-2260.726|-2260.793|    56.72%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.065|   -1.065|-2258.930|-2258.998|    56.73%|   0:00:02.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.065|   -1.065|-2258.910|-2258.978|    56.73%|   0:00:00.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.064|   -1.064|-2258.431|-2258.499|    56.77%|   0:00:02.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.064|   -1.064|-2256.917|-2256.985|    56.83%|   0:00:02.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.064|   -1.064|-2256.651|-2256.719|    56.83%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.064|   -1.064|-2256.460|-2256.528|    56.84%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.064|   -1.064|-2255.742|-2255.810|    56.92%|   0:00:06.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.064|   -1.064|-2255.698|-2255.766|    56.95%|   0:00:04.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.064|   -1.064|-2254.994|-2255.062|    56.95%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.064|   -1.064|-2254.946|-2255.014|    56.96%|   0:00:00.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.064|   -1.064|-2254.946|-2255.014|    57.00%|   0:00:02.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:11 real=0:04:11 mem=1770.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -1.064|  -0.068|-2255.014|    57.00%|   0:00:00.0| 1770.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory0_reg_100_/E     |
|   0.005|   -1.064|   0.000|-2254.946|    57.00%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_88_/D            |
|   0.012|   -1.064|   0.000|-2254.946|    57.00%|   0:00:01.0| 1789.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_35_/D        |
|   0.017|   -1.064|   0.000|-2254.946|    57.01%|   0:00:01.0| 1789.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_27_/D            |
|   0.017|   -1.064|   0.000|-2254.946|    57.01%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_27_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1789.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:13 real=0:04:13 mem=1789.4M) ***
** GigaOpt Optimizer WNS Slack -1.064 TNS Slack -2254.946 Density 57.01
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.064  TNS Slack -2254.946 Density 57.01
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    57.01%|        -|  -1.064|-2254.946|   0:00:00.0| 1789.4M|
|    56.96%|       58|  -1.064|-2254.201|   0:00:03.0| 1789.4M|
|    56.81%|      632|  -1.063|-2253.596|   0:00:08.0| 1789.4M|
|    56.81%|        0|  -1.063|-2253.596|   0:00:00.0| 1789.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.063  TNS Slack -2253.596 Density 56.81
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.2) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1756.13M, totSessionCpu=0:36:13).
*** Starting refinePlace (0:36:14 mem=1756.1M) ***
Total net bbox length = 1.198e+06 (5.313e+05 6.670e+05) (ext = 4.616e+04)
Move report: Timing Driven Placement moves 3339 insts, mean move: 3.72 um, max move: 36.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2471): (11.20, 211.60) --> (40.80, 204.40)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 1795.3MB
Move report: Detail placement moves 6879 insts, mean move: 0.69 um, max move: 5.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1492): (346.00, 602.20) --> (348.00, 598.60)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1795.4MB
Summary Report:
Instances move: 8538 (out of 51068 movable)
Mean displacement: 1.92 um
Max displacement: 37.40 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2471) (11.2, 211.6) -> (41.4, 204.4)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Total net bbox length = 1.204e+06 (5.357e+05 6.686e+05) (ext = 4.616e+04)
Runtime: CPU: 0:00:05.4 REAL: 0:00:05.0 MEM: 1795.4MB
*** Finished refinePlace (0:36:19 mem=1795.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1795.4M)


Density : 0.5681
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.4 real=0:00:06.0 mem=1795.4M) ***
** GigaOpt Optimizer WNS Slack -1.086 TNS Slack -2259.598 Density 56.81
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.086|   -1.086|-2259.598|-2259.598|    56.81%|   0:00:00.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.076|   -1.076|-2255.765|-2255.765|    56.81%|   0:00:01.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.069|   -1.069|-2254.389|-2254.389|    56.81%|   0:00:01.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.063|   -1.063|-2253.188|-2253.188|    56.82%|   0:00:02.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.061|   -1.061|-2251.443|-2251.443|    56.83%|   0:00:57.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.062|   -1.062|-2248.985|-2248.985|    56.85%|   0:00:44.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.062|   -1.062|-2248.678|-2248.678|    56.85%|   0:00:03.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.061|   -1.061|-2248.652|-2248.652|    56.95%|   0:00:04.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.060|   -1.060|-2246.462|-2246.462|    56.98%|   0:00:07.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.060|   -1.060|-2245.359|-2245.359|    56.99%|   0:00:17.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.060|   -1.060|-2245.040|-2245.040|    56.99%|   0:00:01.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.057|   -1.057|-2244.480|-2244.480|    57.02%|   0:00:01.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.057|   -1.057|-2242.293|-2242.293|    57.04%|   0:00:59.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.057|   -1.057|-2241.138|-2241.138|    57.06%|   0:00:09.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.055|   -1.055|-2239.645|-2239.645|    57.16%|   0:00:04.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.055|   -1.055|-2237.664|-2237.664|    57.19%|   0:00:35.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.055|   -1.055|-2235.996|-2235.996|    57.27%|   0:00:09.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.055|   -1.055|-2235.615|-2235.615|    57.28%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.055|   -1.055|-2235.348|-2235.348|    57.28%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.056|   -1.056|-2234.630|-2234.630|    57.31%|   0:00:33.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.057|   -1.057|-2234.321|-2234.321|    57.34%|   0:00:08.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.057|   -1.057|-2234.293|-2234.293|    57.34%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.057|   -1.057|-2234.272|-2234.272|    57.39%|   0:00:11.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.057|   -1.057|-2234.272|-2234.272|    57.39%|   0:00:00.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:09 real=0:05:09 mem=1779.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.007|   -1.057|   0.000|-2234.272|    57.39%|   0:00:00.0| 1779.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_88_/D            |
|   0.011|   -1.057|   0.000|-2234.272|    57.39%|   0:00:01.0| 1798.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_69_/D        |
|   0.012|   -1.057|   0.000|-2234.272|    57.39%|   0:00:00.0| 1798.5M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_65_/D            |
|   0.019|   -1.057|   0.000|-2234.272|    57.39%|   0:00:00.0| 1798.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory11_reg_117_/D    |
|   0.019|   -1.057|   0.000|-2234.272|    57.39%|   0:00:00.0| 1798.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory11_reg_117_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1798.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:10 real=0:05:10 mem=1798.5M) ***
** GigaOpt Optimizer WNS Slack -1.057 TNS Slack -2234.272 Density 57.39
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.057  TNS Slack -2234.272 Density 57.39
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    57.39%|        -|  -1.057|-2234.272|   0:00:00.0| 1798.5M|
|    57.38%|       29|  -1.057|-2234.228|   0:00:02.0| 1798.5M|
|    57.23%|      673|  -1.056|-2233.501|   0:00:09.0| 1798.5M|
|    57.23%|        0|  -1.056|-2233.501|   0:00:00.0| 1798.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.056  TNS Slack -2233.501 Density 57.23
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 309 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.9) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1769.86M, totSessionCpu=0:41:42).
*** Starting refinePlace (0:41:43 mem=1769.9M) ***
Total net bbox length = 1.209e+06 (5.382e+05 6.706e+05) (ext = 4.616e+04)
Move report: Timing Driven Placement moves 2584 insts, mean move: 4.93 um, max move: 53.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2601): (522.80, 650.80) --> (484.00, 636.40)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1807.2MB
Move report: Detail placement moves 6233 insts, mean move: 0.65 um, max move: 6.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8047_0): (481.00, 582.40) --> (485.20, 580.60)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1807.2MB
Summary Report:
Instances move: 7658 (out of 51861 movable)
Mean displacement: 2.13 um
Max displacement: 53.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2601) (522.8, 650.8) -> (484, 636.4)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Total net bbox length = 1.215e+06 (5.411e+05 6.736e+05) (ext = 4.616e+04)
Runtime: CPU: 0:00:05.5 REAL: 0:00:06.0 MEM: 1807.2MB
*** Finished refinePlace (0:41:48 mem=1807.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1807.2M)


Density : 0.5723
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.7 real=0:00:06.0 mem=1807.2M) ***
** GigaOpt Optimizer WNS Slack -1.097 TNS Slack -2244.822 Density 57.23
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.097|   -1.097|-2244.822|-2244.822|    57.23%|   0:00:00.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.079|   -1.079|-2243.477|-2243.477|    57.24%|   0:00:01.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.077|   -1.077|-2240.875|-2240.875|    57.24%|   0:00:05.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.072|   -1.072|-2240.254|-2240.254|    57.24%|   0:00:00.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.067|   -1.067|-2239.636|-2239.636|    57.24%|   0:00:02.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.067|   -1.067|-2239.089|-2239.089|    57.24%|   0:00:04.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.067|   -1.067|-2239.075|-2239.075|    57.24%|   0:00:01.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.060|   -1.060|-2238.039|-2238.039|    57.24%|   0:00:00.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.058|   -1.058|-2236.067|-2236.067|    57.24%|   0:00:08.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.058|   -1.058|-2234.586|-2234.586|    57.25%|   0:00:09.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.055|   -1.055|-2234.218|-2234.218|    57.27%|   0:00:02.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.055|   -1.055|-2233.363|-2233.363|    57.27%|   0:00:20.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.051|   -1.051|-2232.246|-2232.246|    57.30%|   0:00:09.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.051|   -1.051|-2230.347|-2230.347|    57.33%|   0:01:17.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.052|   -1.052|-2229.572|-2229.572|    57.34%|   0:00:09.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.052|   -1.052|-2229.341|-2229.341|    57.34%|   0:00:01.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.049|   -1.049|-2227.937|-2227.937|    57.41%|   0:00:04.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.049|   -1.049|-2226.986|-2226.986|    57.42%|   0:00:03.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.049|   -1.049|-2226.936|-2226.936|    57.42%|   0:00:01.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.048|   -1.048|-2226.596|-2226.596|    57.49%|   0:00:02.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.048|   -1.048|-2225.530|-2225.530|    57.50%|   0:00:02.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.047|   -1.047|-2224.318|-2224.318|    57.56%|   0:00:04.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.047|   -1.047|-2223.995|-2223.995|    57.57%|   0:00:01.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.048|   -1.048|-2223.549|-2223.549|    57.59%|   0:00:04.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.047|   -1.047|-2223.300|-2223.300|    57.59%|   0:00:00.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.048|   -1.048|-2222.333|-2222.333|    57.65%|   0:00:04.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.048|   -1.048|-2222.123|-2222.123|    57.68%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.048|   -1.048|-2222.111|-2222.111|    57.68%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_119_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.043|   -1.043|-2225.433|-2226.189|    57.72%|   0:00:39.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.042|   -1.042|-2224.250|-2225.006|    57.73%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.042|   -1.042|-2224.128|-2224.884|    57.73%|   0:00:05.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.042|   -1.042|-2223.074|-2223.831|    57.86%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.041|   -1.041|-2222.422|-2223.178|    57.89%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.041|   -1.041|-2221.077|-2221.833|    57.90%|   0:00:13.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.041|   -1.041|-2221.029|-2221.785|    57.90%|   0:00:04.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.040|   -1.040|-2220.774|-2221.531|    57.95%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.039|   -1.039|-2219.796|-2220.552|    57.96%|   0:00:13.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.039|   -1.039|-2218.979|-2219.735|    57.97%|   0:00:13.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.039|   -1.039|-2218.812|-2219.569|    57.97%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.039|   -1.039|-2220.202|-2220.958|    58.05%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.038|   -1.038|-2217.990|-2218.747|    58.09%|   0:00:04.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.038|   -1.038|-2217.642|-2218.398|    58.10%|   0:00:07.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.038|   -1.038|-2217.627|-2218.383|    58.10%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.037|   -1.037|-2217.071|-2217.827|    58.14%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.037|   -1.037|-2216.673|-2217.429|    58.18%|   0:00:05.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.037|   -1.037|-2216.443|-2217.200|    58.18%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.038|   -1.038|-2214.441|-2215.198|    58.28%|   0:00:09.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.038|   -1.038|-2213.682|-2214.438|    58.34%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.035|   -1.035|-2222.488|-2224.180|    58.37%|   0:00:34.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.033|   -1.033|-2222.168|-2223.861|    58.38%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.033|   -1.033|-2221.426|-2223.119|    58.38%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.033|   -1.033|-2221.561|-2223.254|    58.51%|   0:00:05.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.033|   -1.033|-2221.398|-2223.090|    58.52%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.034|   -1.034|-2220.595|-2222.288|    58.56%|   0:00:05.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.035|   -1.035|-2219.690|-2221.382|    58.60%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.034|   -1.034|-2219.575|-2221.268|    58.60%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_79_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.029|   -1.029|-2227.195|-2230.455|    58.61%|   0:00:27.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.028|   -1.028|-2226.405|-2229.666|    58.61%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.028|   -1.028|-2225.785|-2229.045|    58.61%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.027|   -1.027|-2225.046|-2228.307|    58.72%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.027|   -1.027|-2224.225|-2227.485|    58.72%|   0:00:13.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.027|   -1.027|-2224.019|-2227.279|    58.72%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.026|   -1.026|-2223.357|-2226.618|    58.79%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.026|   -1.026|-2222.167|-2225.428|    58.79%|   0:00:09.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.026|   -1.026|-2221.902|-2225.162|    58.79%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.026|   -1.026|-2220.939|-2224.199|    58.83%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.025|   -1.025|-2219.973|-2223.234|    58.84%|   0:00:07.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.025|   -1.025|-2219.507|-2222.767|    58.83%|   0:00:12.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.025|   -1.025|-2219.339|-2222.599|    58.90%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.025|   -1.025|-2218.823|-2222.084|    58.92%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.024|   -1.024|-2218.452|-2221.712|    58.93%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.024|   -1.024|-2218.221|-2221.481|    58.92%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.024|   -1.024|-2218.173|-2221.434|    58.95%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.024|   -1.024|-2218.101|-2221.362|    58.95%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.025|   -1.025|-2218.042|-2221.302|    58.97%|   0:00:03.0| 1802.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.025|   -1.025|-2217.977|-2221.237|    59.00%|   0:00:02.0| 1802.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.021|   -1.021|-2224.497|-2228.760|    59.01%|   0:00:26.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.021|   -1.021|-2224.131|-2228.394|    59.02%|   0:00:02.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.020|   -1.020|-2224.079|-2228.343|    59.02%|   0:00:00.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.020|   -1.020|-2223.530|-2227.793|    59.12%|   0:00:03.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.020|   -1.020|-2223.260|-2227.523|    59.14%|   0:00:03.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.020|   -1.020|-2223.203|-2227.466|    59.14%|   0:00:00.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.019|   -1.019|-2221.770|-2226.033|    59.14%|   0:00:15.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.019|   -1.019|-2221.292|-2225.555|    59.15%|   0:00:07.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.019|   -1.019|-2220.726|-2224.989|    59.20%|   0:00:02.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.019|   -1.019|-2220.277|-2224.541|    59.24%|   0:00:04.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.019|   -1.019|-2220.269|-2224.533|    59.24%|   0:00:02.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.019|   -1.019|-2220.199|-2224.462|    59.28%|   0:00:04.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.019|   -1.019|-2220.161|-2224.424|    59.32%|   0:00:04.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.019|   -1.019|-2220.119|-2224.382|    59.32%|   0:00:01.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.015|   -1.015|-2228.534|-2234.168|    59.33%|   0:00:26.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.015|   -1.015|-2228.432|-2234.066|    59.33%|   0:00:03.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.015|   -1.015|-2227.931|-2233.566|    59.44%|   0:00:03.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.015|   -1.015|-2227.270|-2232.904|    59.46%|   0:00:01.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.018|   -1.018|-2223.375|-2229.009|    59.53%|   0:00:08.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.016|   -1.016|-2223.009|-2228.643|    59.58%|   0:00:02.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.016|   -1.016|-2222.786|-2228.421|    59.59%|   0:00:02.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_68_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.013|   -1.013|-2228.499|-2235.374|    59.60%|   0:00:17.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.012|   -1.012|-2227.721|-2234.595|    59.67%|   0:00:03.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.013|   -1.013|-2226.959|-2233.833|    59.69%|   0:00:01.0| 1820.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.012|   -1.012|-2226.873|-2233.747|    59.69%|   0:00:00.0| 1820.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_92_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.008|   -1.008|-2231.081|-2239.244|    59.80%|   0:00:33.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.008|   -1.008|-2230.504|-2238.667|    59.80%|   0:00:01.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.008|   -1.008|-2230.383|-2238.546|    59.80%|   0:00:02.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.009|   -1.009|-2229.832|-2237.995|    59.89%|   0:00:03.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.008|   -1.008|-2229.438|-2237.600|    59.90%|   0:00:01.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.008|   -1.008|-2229.396|-2237.558|    59.90%|   0:00:01.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.008|   -1.008|-2229.158|-2237.321|    59.92%|   0:00:01.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.009|   -1.009|-2227.903|-2236.066|    59.93%|   0:00:01.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.008|   -1.008|-2227.876|-2236.039|    59.94%|   0:00:00.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_67_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.005|   -1.005|-2229.901|-2239.580|    59.95%|   0:00:27.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.004|   -1.004|-2229.667|-2239.345|    59.94%|   0:00:02.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.004|   -1.004|-2229.560|-2239.239|    59.95%|   0:00:07.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.004|   -1.004|-2228.940|-2238.619|    59.95%|   0:00:01.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.006|   -1.006|-2228.762|-2238.441|    60.05%|   0:00:03.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.004|   -1.004|-2228.400|-2238.079|    60.06%|   0:00:00.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.004|   -1.004|-2228.061|-2237.740|    60.07%|   0:00:01.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.004|   -1.004|-2227.929|-2237.608|    60.08%|   0:00:02.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.004|   -1.004|-2227.685|-2237.364|    60.10%|   0:00:00.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_100_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.001|   -1.001|-2230.574|-2241.386|    60.10%|   0:00:22.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.001|   -1.001|-2230.345|-2241.157|    60.10%|   0:00:01.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.001|   -1.001|-2230.305|-2241.117|    60.10%|   0:00:00.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.001|   -1.001|-2229.629|-2240.441|    60.20%|   0:00:03.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.000|   -1.000|-2229.276|-2240.088|    60.22%|   0:00:00.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.000|   -1.000|-2228.449|-2239.261|    60.23%|   0:00:04.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.000|   -1.000|-2227.323|-2238.134|    60.24%|   0:00:03.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.000|   -1.000|-2227.203|-2238.015|    60.26%|   0:00:01.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.000|   -1.000|-2227.059|-2237.871|    60.30%|   0:00:03.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_67_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.997|   -0.997|-2231.786|-2243.975|    60.33%|   0:00:27.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.996|   -0.996|-2231.275|-2243.465|    60.33%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.996|   -0.996|-2231.178|-2243.368|    60.33%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.996|   -0.996|-2229.932|-2242.121|    60.40%|   0:00:03.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.995|   -0.995|-2229.370|-2241.559|    60.43%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.996|   -0.996|-2229.269|-2241.459|    60.43%|   0:00:14.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.996|   -0.996|-2229.044|-2241.233|    60.43%|   0:00:00.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.995|   -0.995|-2228.640|-2240.830|    60.46%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.995|   -0.995|-2227.674|-2239.864|    60.50%|   0:00:06.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.995|   -0.995|-2227.591|-2239.781|    60.50%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.994|   -0.994|-2227.518|-2239.707|    60.50%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.994|   -0.994|-2226.640|-2238.829|    60.51%|   0:00:11.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.994|   -0.994|-2226.336|-2238.525|    60.51%|   0:00:03.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.994|   -0.994|-2226.077|-2238.267|    60.54%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.993|   -0.993|-2225.777|-2237.966|    60.55%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.993|   -0.993|-2225.539|-2237.729|    60.55%|   0:00:09.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.993|   -0.993|-2225.495|-2237.685|    60.55%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.992|   -0.992|-2224.731|-2236.920|    60.59%|   0:00:02.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.992|   -0.992|-2223.958|-2236.147|    60.60%|   0:00:03.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.992|   -0.992|-2223.904|-2236.093|    60.65%|   0:00:06.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.992|   -0.992|-2223.848|-2236.038|    60.69%|   0:00:03.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.992|   -0.992|-2223.821|-2236.011|    60.70%|   0:00:00.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.989|   -0.989|-2228.915|-2242.825|    60.70%|   0:00:28.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.989|   -0.989|-2228.728|-2242.638|    60.69%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.989|   -0.989|-2228.747|-2242.657|    60.69%|   0:00:00.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.989|   -0.989|-2227.325|-2241.236|    60.78%|   0:00:04.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.988|   -0.988|-2226.684|-2240.594|    60.81%|   0:00:03.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.988|   -0.988|-2226.015|-2239.926|    60.83%|   0:00:03.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.988|   -0.988|-2225.999|-2239.909|    60.83%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.988|   -0.988|-2225.802|-2239.712|    60.85%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.988|   -0.988|-2225.785|-2239.696|    60.86%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.988|   -0.988|-2225.698|-2239.609|    60.90%|   0:00:04.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_118_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.985|   -0.985|-2230.985|-2246.612|    60.90%|   0:00:25.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.985|   -0.985|-2230.881|-2246.508|    60.90%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.985|   -0.985|-2230.573|-2246.201|    60.90%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.985|   -0.985|-2228.534|-2244.161|    60.99%|   0:00:03.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.985|   -0.985|-2228.247|-2243.875|    61.01%|   0:00:04.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.985|   -0.985|-2228.111|-2243.738|    61.02%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.985|   -0.985|-2227.799|-2243.427|    61.03%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.982|   -0.982|-2232.475|-2249.840|    61.04%|   0:00:18.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.982|   -0.982|-2231.820|-2249.185|    61.04%|   0:00:05.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.982|   -0.982|-2231.746|-2249.112|    61.04%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.982|   -0.982|-2231.714|-2249.080|    61.14%|   0:00:03.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.982|   -0.982|-2230.938|-2248.303|    61.16%|   0:00:05.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.982|   -0.982|-2229.990|-2247.355|    61.16%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.982|   -0.982|-2229.867|-2247.233|    61.18%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.982|   -0.982|-2229.833|-2247.198|    61.18%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.982|   -0.982|-2229.117|-2246.483|    61.20%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.982|   -0.982|-2229.064|-2246.430|    61.22%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.982|   -0.982|-2229.064|-2246.429|    61.22%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.978|   -0.978|-2231.950|-2252.057|    61.21%|   0:00:27.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.978|   -0.978|-2231.315|-2251.422|    61.22%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.978|   -0.978|-2230.351|-2250.458|    61.29%|   0:00:03.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.977|   -0.977|-2229.974|-2250.081|    61.32%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.978|   -0.978|-2229.192|-2249.299|    61.33%|   0:00:04.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.978|   -0.978|-2226.467|-2246.574|    61.39%|   0:00:07.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.978|   -0.978|-2225.121|-2245.227|    61.43%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.978|   -0.978|-2225.104|-2245.211|    61.43%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.978|   -0.978|-2224.963|-2245.070|    61.43%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.978|   -0.978|-2224.957|-2245.064|    61.46%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.978|   -0.978|-2224.936|-2245.043|    61.46%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_125_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.974|   -0.974|-2227.896|-2249.908|    61.46%|   0:00:19.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.974|   -0.974|-2226.438|-2248.451|    61.46%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.974|   -0.974|-2225.854|-2247.866|    61.51%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.975|   -0.975|-2225.785|-2247.798|    61.52%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.974|   -0.974|-2225.587|-2247.600|    61.52%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.974|   -0.974|-2224.693|-2246.706|    61.54%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_96_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.970|   -0.970|-2223.998|-2248.464|    61.56%|   0:00:21.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.970|   -0.970|-2223.563|-2248.029|    61.57%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.970|   -0.970|-2222.971|-2247.437|    61.61%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.970|   -0.970|-2222.923|-2247.389|    61.63%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.971|   -0.971|-2221.613|-2246.079|    61.68%|   0:00:06.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.971|   -0.971|-2221.603|-2246.068|    61.69%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_125_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.965|   -0.965|-2218.872|-2247.410|    61.69%|   0:00:11.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.965|   -0.965|-2218.604|-2247.143|    61.69%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.965|   -0.965|-2218.590|-2247.129|    61.69%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.964|   -0.964|-2217.930|-2246.468|    61.71%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.964|   -0.964|-2217.296|-2245.835|    61.71%|   0:00:05.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.964|   -0.964|-2216.906|-2245.445|    61.71%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.964|   -0.964|-2216.248|-2244.787|    61.73%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.964|   -0.964|-2215.321|-2243.859|    61.74%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.964|   -0.964|-2214.558|-2243.096|    61.77%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.964|   -0.964|-2214.613|-2243.151|    61.79%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.959|   -0.959|-2212.174|-2243.972|    61.79%|   0:00:13.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.959|   -0.959|-2211.728|-2243.526|    61.79%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.959|   -0.959|-2211.498|-2243.296|    61.79%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.959|   -0.959|-2210.876|-2242.675|    61.82%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.959|   -0.959|-2210.431|-2242.230|    61.83%|   0:00:04.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.959|   -0.959|-2210.394|-2242.193|    61.83%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.959|   -0.959|-2208.156|-2239.955|    61.85%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.959|   -0.959|-2207.156|-2238.954|    61.86%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_67_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.953|   -0.953|-2200.003|-2235.969|    61.86%|   0:00:11.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.953|   -0.953|-2199.755|-2235.720|    61.86%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.953|   -0.953|-2199.647|-2235.613|    61.86%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.952|   -0.952|-2197.699|-2233.665|    61.89%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.952|   -0.952|-2196.935|-2232.901|    61.89%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.952|   -0.952|-2195.824|-2231.790|    61.89%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.951|   -0.951|-2195.757|-2231.722|    61.90%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.951|   -0.951|-2194.628|-2230.593|    61.90%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.951|   -0.951|-2194.588|-2230.554|    61.90%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.950|   -0.950|-2193.861|-2229.827|    61.91%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.950|   -0.950|-2193.204|-2229.169|    61.90%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.950|   -0.950|-2193.099|-2229.065|    61.90%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.950|   -0.950|-2192.596|-2228.562|    61.92%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.950|   -0.950|-2192.471|-2228.436|    61.93%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.950|   -0.950|-2192.173|-2228.139|    61.94%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_104_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.943|   -0.943|-2177.314|-2216.547|    61.94%|   0:00:06.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.942|   -0.942|-2176.899|-2216.132|    61.94%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.942|   -0.942|-2176.501|-2215.734|    61.94%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.941|   -0.941|-2174.861|-2214.094|    61.96%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.941|   -0.941|-2172.675|-2211.909|    61.97%|   0:00:04.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.941|   -0.941|-2170.509|-2209.743|    61.97%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.941|   -0.941|-2170.501|-2209.735|    61.97%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.939|   -0.939|-2169.338|-2208.571|    61.99%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.939|   -0.939|-2168.153|-2207.387|    61.99%|   0:00:05.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.939|   -0.939|-2167.861|-2207.095|    61.99%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.938|   -0.938|-2167.163|-2206.397|    62.00%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.938|   -0.938|-2166.475|-2205.708|    62.00%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.938|   -0.938|-2165.846|-2205.080|    62.00%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.936|   -0.936|-2165.257|-2204.491|    62.02%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.936|   -0.936|-2164.726|-2203.960|    62.02%|   0:00:04.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.936|   -0.936|-2162.931|-2202.165|    62.03%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.936|   -0.936|-2162.500|-2201.733|    62.03%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.935|   -0.935|-2162.021|-2201.254|    62.03%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.935|   -0.935|-2161.848|-2201.081|    62.03%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.935|   -0.935|-2160.807|-2200.041|    62.04%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.935|   -0.935|-2160.553|-2199.787|    62.04%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.935|   -0.935|-2159.807|-2199.041|    62.05%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.935|   -0.935|-2159.502|-2198.736|    62.05%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.925|   -0.925|-2106.979|-2150.956|    62.05%|   0:00:04.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.924|   -0.924|-2106.441|-2150.417|    62.05%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.923|   -0.923|-2106.365|-2150.341|    62.05%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.923|   -0.923|-2104.227|-2148.204|    62.05%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.923|   -0.923|-2103.597|-2147.573|    62.06%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.922|   -0.922|-2103.007|-2146.983|    62.06%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.921|   -0.921|-2101.327|-2145.303|    62.06%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.921|   -0.921|-2101.294|-2145.270|    62.06%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.921|   -0.921|-2100.081|-2144.057|    62.07%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.921|   -0.921|-2099.941|-2143.917|    62.07%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.921|   -0.921|-2099.878|-2143.854|    62.07%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.921|   -0.921|-2099.659|-2143.635|    62.10%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.921|   -0.921|-2099.504|-2143.480|    62.11%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.913|   -0.913|-2052.397|-2098.389|    62.11%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.912|   -0.912|-2051.599|-2097.591|    62.11%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.912|   -0.912|-2051.344|-2097.336|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.910|   -0.910|-2052.773|-2098.764|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.909|   -0.909|-2051.378|-2097.370|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.909|   -0.909|-2046.813|-2092.804|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.908|   -0.908|-2045.702|-2091.694|    62.11%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.908|   -0.908|-2043.545|-2089.537|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.900|   -0.900|-2042.118|-2088.110|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.900|   -0.900|-2039.717|-2085.709|    62.12%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.900|   -0.900|-2039.522|-2085.514|    62.12%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.899|   -0.899|-2037.334|-2083.325|    62.12%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.896|   -0.896|-2034.605|-2080.597|    62.13%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.896|   -0.896|-2029.758|-2075.749|    62.13%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.894|   -0.894|-2028.994|-2074.986|    62.13%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.894|   -0.894|-2026.116|-2072.108|    62.13%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.894|   -0.894|-2025.168|-2071.160|    62.14%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.894|   -0.894|-2023.719|-2069.711|    62.14%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.894|   -0.894|-2023.471|-2069.462|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_104_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.894|   -0.894|-2014.677|-2060.842|    62.15%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.894|   -0.894|-2014.660|-2060.825|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.894|   -0.894|-2014.439|-2060.604|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.894|   -0.894|-2014.439|-2060.604|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:19:38 real=0:19:37 mem=1834.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.177|   -0.894| -84.714|-2060.604|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_21_/D                             |
|  -0.151|   -0.894| -67.078|-2041.845|    62.15%|   0:00:01.0| 1834.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_5_/D                            |
|  -0.128|   -0.894| -51.198|-2025.965|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_40_/D                           |
|  -0.119|   -0.894| -50.725|-2025.720|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_119_/D                            |
|  -0.106|   -0.894| -46.567|-2021.788|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_113_/D                            |
|  -0.097|   -0.894| -43.329|-2018.831|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_34_/D                           |
|  -0.088|   -0.894| -29.281|-2005.040|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_41_/D                             |
|  -0.079|   -0.894| -26.695|-2002.664|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_47_/D                           |
|  -0.070|   -0.894| -20.802|-1996.921|    62.15%|   0:00:01.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_53_/D                           |
|  -0.062|   -0.894| -19.329|-1995.495|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_99_/D                           |
|  -0.055|   -0.894| -15.061|-1991.379|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_108_/D                          |
|  -0.045|   -0.894| -10.768|-1987.386|    62.16%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_65_/D                           |
|  -0.037|   -0.894|  -5.514|-1979.511|    62.16%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_116_/D                          |
|  -0.029|   -0.894|  -3.367|-1977.564|    62.16%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_13_/E                             |
|  -0.021|   -0.894|  -1.414|-1974.235|    62.16%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_96_/D                           |
|  -0.013|   -0.894|  -0.501|-1966.186|    62.16%|   0:00:01.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_85_/D                           |
|  -0.006|   -0.894|  -0.037|-1958.647|    62.17%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_95_/D                           |
|   0.002|   -0.894|   0.000|-1958.647|    62.17%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_79_/D                           |
|   0.009|   -0.894|   0.000|-1947.181|    62.17%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_57_/D        |
|   0.012|   -0.894|   0.000|-1944.844|    62.18%|   0:00:01.0| 1853.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_60_/D        |
|   0.018|   -0.894|   0.000|-1944.823|    62.18%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_43_/D        |
|   0.018|   -0.894|   0.000|-1944.823|    62.18%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_43_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=1853.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:19:42 real=0:19:41 mem=1853.6M) ***
** GigaOpt Optimizer WNS Slack -0.894 TNS Slack -1944.823 Density 62.18
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.894  TNS Slack -1944.823 Density 62.18
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    62.18%|        -|  -0.894|-1944.823|   0:00:00.0| 1853.6M|
|    62.04%|      193|  -0.894|-1942.856|   0:00:04.0| 1853.6M|
|    60.54%|     4519|  -0.887|-1921.629|   0:00:21.0| 1853.6M|
|    60.53%|       24|  -0.887|-1921.502|   0:00:01.0| 1853.6M|
|    60.53%|        0|  -0.887|-1921.502|   0:00:00.0| 1853.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.886  TNS Slack -1921.502 Density 60.53
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1085 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:26.6) (real = 0:00:27.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:27, real=0:00:27, mem=1834.54M, totSessionCpu=1:01:58).
*** Starting refinePlace (1:01:58 mem=1834.5M) ***
Total net bbox length = 1.242e+06 (5.574e+05 6.848e+05) (ext = 4.616e+04)
Move report: Timing Driven Placement moves 26582 insts, mean move: 5.47 um, max move: 87.00 um
	Max move on inst (core_instance/mac_array_instance/FE_OCPC6599_q_temp_836_): (544.20, 589.60) --> (459.00, 591.40)
	Runtime: CPU: 0:00:12.8 REAL: 0:00:13.0 MEM: 1886.2MB
Move report: Detail placement moves 16471 insts, mean move: 0.60 um, max move: 6.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U467): (600.20, 640.00) --> (596.00, 638.20)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1886.3MB
Summary Report:
Instances move: 30486 (out of 55736 movable)
Mean displacement: 4.91 um
Max displacement: 86.00 um (Instance: core_instance/mac_array_instance/FE_OCPC6599_q_temp_836_) (544.2, 589.6) -> (460, 591.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 1.267e+06 (5.748e+05 6.918e+05) (ext = 4.623e+04)
Runtime: CPU: 0:00:14.6 REAL: 0:00:15.0 MEM: 1886.3MB
*** Finished refinePlace (1:02:13 mem=1886.3M) ***
Finished re-routing un-routed nets (0:00:00.2 1886.3M)


Density : 0.6053
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.3 real=0:00:17.0 mem=1886.3M) ***
** GigaOpt Optimizer WNS Slack -0.908 TNS Slack -1946.489 Density 60.53
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.908|   -0.908|-1946.484|-1946.489|    60.53%|   0:00:00.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.897|   -0.897|-1944.873|-1944.878|    60.54%|   0:00:01.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.888|   -0.888|-1936.982|-1936.987|    60.54%|   0:00:00.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.881|   -0.881|-1930.076|-1930.081|    60.55%|   0:00:01.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.874|   -0.874|-1923.315|-1923.320|    60.56%|   0:00:03.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.870|   -0.870|-1910.273|-1910.278|    60.56%|   0:00:06.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.868|   -0.868|-1904.308|-1904.313|    60.57%|   0:00:04.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.861|   -0.861|-1900.006|-1900.011|    60.57%|   0:00:07.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.862|   -0.862|-1896.240|-1896.245|    60.59%|   0:00:31.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.858|   -0.858|-1894.192|-1894.196|    60.59%|   0:00:02.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.858|   -0.858|-1890.674|-1890.679|    60.60%|   0:00:13.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.858|   -0.858|-1890.267|-1890.271|    60.61%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.858|   -0.858|-1890.063|-1890.068|    60.61%|   0:00:00.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.852|   -0.852|-1888.060|-1888.065|    60.63%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.853|   -0.853|-1884.659|-1884.664|    60.65%|   0:00:38.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.852|   -0.852|-1882.108|-1882.113|    60.66%|   0:00:02.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.850|   -0.850|-1881.250|-1881.255|    60.70%|   0:00:03.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.849|   -0.849|-1880.189|-1880.194|    60.71%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.849|   -0.849|-1879.499|-1879.504|    60.72%|   0:00:00.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.849|   -0.849|-1879.429|-1879.434|    60.72%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.847|   -0.847|-1877.016|-1877.021|    60.75%|   0:00:04.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.847|   -0.847|-1876.030|-1876.034|    60.75%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.846|   -0.846|-1875.558|-1875.563|    60.78%|   0:00:02.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.846|   -0.846|-1875.333|-1875.338|    60.78%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.845|   -0.845|-1874.764|-1874.768|    60.79%|   0:00:03.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.845|   -0.845|-1873.693|-1873.698|    60.80%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.845|   -0.845|-1873.669|-1873.674|    60.80%|   0:00:00.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.844|   -0.844|-1873.193|-1873.198|    60.83%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.844|   -0.844|-1872.939|-1872.944|    60.83%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.844|   -0.844|-1872.512|-1872.517|    60.83%|   0:00:00.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.844|   -0.844|-1872.055|-1872.060|    60.86%|   0:00:07.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.844|   -0.844|-1871.627|-1871.631|    60.87%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.844|   -0.844|-1871.525|-1871.530|    60.87%|   0:00:00.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.845|   -0.845|-1871.287|-1871.292|    60.91%|   0:00:02.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.846|   -0.846|-1870.263|-1870.268|    60.93%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.846|   -0.846|-1870.257|-1870.262|    60.93%|   0:00:00.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.846|   -0.846|-1870.241|-1870.246|    60.93%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.846|   -0.846|-1870.562|-1870.566|    60.94%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:22 real=0:02:22 mem=1869.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -0.846|  -0.005|-1870.566|    60.94%|   0:00:01.0| 1869.9M|   WC_VIEW|  default| core_instance/kmem_instance/memory11_reg_52_/D     |
|   0.003|   -0.846|   0.000|-1870.562|    60.94%|   0:00:00.0| 1869.9M|   WC_VIEW|  default| core_instance/kmem_instance/memory6_reg_100_/E     |
|   0.009|   -0.846|   0.000|-1870.562|    60.94%|   0:00:01.0| 1908.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_0_/D             |
|   0.013|   -0.846|   0.000|-1870.562|    60.94%|   0:00:01.0| 1908.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory0_reg_95_/E      |
|   0.018|   -0.846|   0.000|-1870.562|    60.95%|   0:00:01.0| 1908.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_124_/D           |
|   0.018|   -0.846|   0.000|-1870.562|    60.95%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_124_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=1908.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:26 real=0:02:26 mem=1908.1M) ***
** GigaOpt Optimizer WNS Slack -0.846 TNS Slack -1870.562 Density 60.95
*** Starting refinePlace (1:04:43 mem=1908.1M) ***
Total net bbox length = 1.268e+06 (5.760e+05 6.924e+05) (ext = 4.623e+04)
Move report: Timing Driven Placement moves 747 insts, mean move: 3.62 um, max move: 21.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_16765_0): (521.80, 674.20) --> (534.20, 683.20)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 1908.1MB
Move report: Detail placement moves 5906 insts, mean move: 0.61 um, max move: 7.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_17127_0): (320.40, 589.60) --> (324.40, 586.00)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1908.1MB
Summary Report:
Instances move: 6318 (out of 56045 movable)
Mean displacement: 0.98 um
Max displacement: 21.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_16765_0) (521.8, 674.2) -> (534, 683.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.270e+06 (5.772e+05 6.931e+05) (ext = 4.623e+04)
Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 1908.1MB
*** Finished refinePlace (1:04:48 mem=1908.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1908.1M)


Density : 0.6095
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.7 real=0:00:06.0 mem=1908.1M) ***
** GigaOpt Optimizer WNS Slack -0.846 TNS Slack -1871.352 Density 60.95
Optimizer WNS Pass 6
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.846|   -0.846|-1871.352|-1871.352|    60.95%|   0:00:00.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.843|   -0.843|-1869.053|-1869.053|    60.96%|   0:00:30.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.844|   -0.844|-1867.826|-1867.826|    60.96%|   0:00:28.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.842|   -0.842|-1866.430|-1866.430|    60.97%|   0:00:02.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.842|   -0.842|-1866.354|-1866.354|    60.97%|   0:00:03.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.842|   -0.842|-1866.121|-1866.121|    60.97%|   0:00:12.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.839|   -0.839|-1865.149|-1865.149|    61.04%|   0:00:04.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.839|   -0.839|-1862.051|-1862.051|    61.05%|   0:00:36.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.839|   -0.839|-1861.858|-1861.858|    61.06%|   0:00:03.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.837|   -0.837|-1860.947|-1860.947|    61.10%|   0:00:04.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.838|   -0.838|-1858.603|-1858.603|    61.12%|   0:00:23.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.838|   -0.838|-1858.370|-1858.370|    61.12%|   0:00:00.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.837|   -0.837|-1857.565|-1857.565|    61.14%|   0:00:02.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.837|   -0.837|-1857.402|-1857.402|    61.17%|   0:00:02.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.840|   -0.840|-1857.225|-1857.225|    61.22%|   0:00:35.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1857.209|-1857.209|    61.23%|   0:00:01.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.840|   -0.840|-1857.152|-1857.152|    61.23%|   0:00:00.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1857.151|-1857.151|    61.23%|   0:00:01.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1856.710|-1856.710|    61.25%|   0:00:04.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1856.707|-1856.707|    61.27%|   0:00:02.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1856.707|-1856.707|    61.27%|   0:00:00.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:12 real=0:03:12 mem=1889.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:12 real=0:03:13 mem=1889.0M) ***
** GigaOpt Optimizer WNS Slack -0.840 TNS Slack -1856.707 Density 61.27
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.840  TNS Slack -1856.707 Density 61.27
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.27%|        -|  -0.840|-1856.707|   0:00:00.0| 1889.0M|
|    61.20%|       92|  -0.840|-1856.946|   0:00:04.0| 1889.0M|
|    60.78%|     2091|  -0.836|-1853.884|   0:00:15.0| 1889.0M|
|    60.77%|       10|  -0.836|-1853.764|   0:00:00.0| 1889.0M|
|    60.77%|        1|  -0.836|-1853.764|   0:00:00.0| 1889.0M|
|    60.77%|        0|  -0.836|-1853.764|   0:00:00.0| 1889.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.836  TNS Slack -1853.764 Density 60.77
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1098 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:19.6) (real = 0:00:19.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:20, real=0:00:19, mem=1851.95M, totSessionCpu=1:08:21).
*** Starting refinePlace (1:08:21 mem=1851.9M) ***
Total net bbox length = 1.273e+06 (5.785e+05 6.942e+05) (ext = 4.623e+04)
Move report: Timing Driven Placement moves 3659 insts, mean move: 1.93 um, max move: 15.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1356): (388.60, 629.20) --> (380.00, 622.00)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 1894.2MB
Move report: Detail placement moves 12724 insts, mean move: 1.83 um, max move: 9.00 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC3705_q_temp_787_): (476.00, 553.60) --> (483.20, 555.40)
	Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 1900.5MB
Summary Report:
Instances move: 13910 (out of 56422 movable)
Mean displacement: 2.07 um
Max displacement: 20.40 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_17615_0) (412.4, 645.4) -> (397.4, 640)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.232e+06 (5.374e+05 6.945e+05) (ext = 4.625e+04)
Runtime: CPU: 0:00:10.1 REAL: 0:00:09.0 MEM: 1900.5MB
*** Finished refinePlace (1:08:31 mem=1900.5M) ***
Finished re-routing un-routed nets (0:00:00.1 1900.5M)


Density : 0.6077
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.7 real=0:00:11.0 mem=1900.5M) ***
** GigaOpt Optimizer WNS Slack -0.855 TNS Slack -1865.793 Density 60.77
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.855|   -0.855|-1865.793|-1865.793|    60.77%|   0:00:00.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.846|   -0.846|-1862.501|-1862.501|    60.77%|   0:00:01.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.843|   -0.843|-1860.244|-1860.244|    60.77%|   0:00:03.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.843|   -0.843|-1859.201|-1859.201|    60.77%|   0:00:02.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.843|   -0.843|-1859.186|-1859.186|    60.77%|   0:00:00.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1858.214|-1858.214|    60.78%|   0:00:00.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1857.705|-1857.705|    60.78%|   0:00:05.0| 1894.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1857.699|-1857.699|    60.78%|   0:00:00.0| 1892.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.839|   -0.839|-1856.894|-1856.894|    60.78%|   0:00:00.0| 1892.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1856.403|-1856.403|    60.79%|   0:00:01.0| 1892.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1856.403|-1856.403|    60.79%|   0:00:00.0| 1892.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.9 real=0:00:12.0 mem=1892.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.840|   0.000|-1856.403|    60.79%|   0:00:00.0| 1892.3M|   WC_VIEW|  default| core_instance/kmem_instance/memory4_reg_75_/D      |
|   0.008|   -0.840|   0.000|-1856.403|    60.79%|   0:00:01.0| 1907.3M|   WC_VIEW|  default| core_instance/kmem_instance/memory4_reg_75_/D      |
|   0.016|   -0.840|   0.000|-1856.403|    60.79%|   0:00:01.0| 1907.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_35_/D        |
|   0.016|   -0.840|   0.000|-1856.403|    60.79%|   0:00:00.0| 1907.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1907.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.5 real=0:00:14.0 mem=1907.3M) ***
*** Starting refinePlace (1:08:47 mem=1907.3M) ***
Total net bbox length = 1.232e+06 (5.376e+05 6.947e+05) (ext = 4.625e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1907.3MB
Summary Report:
Instances move: 0 (out of 56448 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.232e+06 (5.376e+05 6.947e+05) (ext = 4.625e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1907.3MB
*** Finished refinePlace (1:08:48 mem=1907.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1907.3M)


Density : 0.6079
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1907.3M) ***
** GigaOpt Optimizer WNS Slack -0.838 TNS Slack -1856.045 Density 60.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1099 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:47:05 real=0:47:03 mem=1907.3M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.838
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.838 TNS Slack -1856.045 Density 60.79
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.838|   -0.838|-1856.045|-1856.045|    60.79%|   0:00:00.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.837|   -0.837|-1851.628|-1851.628|    60.82%|   0:01:00.0| 1850.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.836|   -0.836|-1851.058|-1851.058|    60.82%|   0:00:03.0| 1850.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.836|   -0.836|-1848.634|-1848.634|    60.83%|   0:00:25.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.836|   -0.836|-1848.410|-1848.410|    60.83%|   0:00:07.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1846.119|-1846.119|    60.88%|   0:00:11.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1844.764|-1844.764|    60.89%|   0:00:15.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1844.839|-1844.839|    60.89%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.830|   -0.830|-1843.850|-1843.850|    60.90%|   0:00:03.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.830|   -0.830|-1842.658|-1842.658|    60.91%|   0:00:23.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.830|   -0.830|-1842.494|-1842.494|    60.91%|   0:00:03.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.830|   -0.830|-1840.680|-1840.680|    60.95%|   0:00:07.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.830|   -0.830|-1840.284|-1840.284|    60.95%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.830|   -0.830|-1839.850|-1839.850|    60.96%|   0:00:18.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.830|   -0.830|-1839.006|-1839.006|    60.99%|   0:00:06.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.830|   -0.830|-1838.967|-1838.967|    60.99%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.830|   -0.830|-1833.634|-1833.634|    61.02%|   0:00:29.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.830|   -0.830|-1833.468|-1833.468|    61.02%|   0:00:03.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.830|   -0.830|-1832.220|-1832.220|    61.04%|   0:00:08.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.830|   -0.830|-1831.855|-1831.855|    61.05%|   0:00:02.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1830.872|-1830.872|    61.05%|   0:00:22.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1830.822|-1830.822|    61.05%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1829.712|-1829.712|    61.08%|   0:00:06.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1829.462|-1829.462|    61.09%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1828.966|-1828.966|    61.09%|   0:00:09.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1828.911|-1828.911|    61.09%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1828.230|-1828.230|    61.12%|   0:00:06.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1828.146|-1828.146|    61.12%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.830|   -0.830|-1828.073|-1828.073|    61.12%|   0:00:07.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.830|   -0.830|-1828.042|-1828.042|    61.12%|   0:00:00.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.830|   -0.830|-1827.619|-1827.619|    61.14%|   0:00:03.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.830|   -0.830|-1827.455|-1827.455|    61.14%|   0:00:03.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.830|   -0.830|-1827.125|-1827.125|    61.14%|   0:00:00.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.830|   -0.830|-1826.719|-1826.719|    61.15%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.830|   -0.830|-1826.700|-1826.700|    61.15%|   0:00:00.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1825.869|-1825.869|    61.15%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1825.789|-1825.789|    61.15%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.830|   -0.830|-1825.670|-1825.670|    61.16%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.830|   -0.830|-1825.667|-1825.667|    61.16%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.830|   -0.830|-1825.659|-1825.659|    61.16%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.830|   -0.830|-1825.651|-1825.651|    61.16%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.830|   -0.830|-1823.096|-1823.096|    61.17%|   0:00:05.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.830|   -0.830|-1822.377|-1822.377|    61.17%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.830|   -0.830|-1821.802|-1821.802|    61.20%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.830|   -0.830|-1821.791|-1821.791|    61.20%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.830|   -0.830|-1821.766|-1821.766|    61.20%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.830|   -0.830|-1818.251|-1818.251|    61.21%|   0:00:06.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.830|   -0.830|-1816.759|-1816.759|    61.21%|   0:00:05.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.830|   -0.830|-1816.749|-1816.749|    61.21%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.830|   -0.830|-1816.639|-1816.639|    61.24%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.830|   -0.830|-1816.470|-1816.470|    61.24%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.830|   -0.830|-1816.254|-1816.254|    61.25%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.830|   -0.830|-1812.644|-1812.644|    61.26%|   0:00:06.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.830|   -0.830|-1812.201|-1812.201|    61.27%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.830|   -0.830|-1810.127|-1810.127|    61.29%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.830|   -0.830|-1810.107|-1810.107|    61.29%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.830|   -0.830|-1810.068|-1810.068|    61.29%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.830|   -0.830|-1807.924|-1807.924|    61.29%|   0:00:03.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.830|   -0.830|-1807.784|-1807.784|    61.31%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.830|   -0.830|-1807.760|-1807.760|    61.31%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.830|   -0.830|-1807.718|-1807.718|    61.31%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.830|   -0.830|-1807.696|-1807.696|    61.31%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.830|   -0.830|-1807.668|-1807.668|    61.31%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.830|   -0.830|-1805.951|-1805.951|    61.32%|   0:00:03.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.830|   -0.830|-1805.939|-1805.939|    61.32%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.830|   -0.830|-1805.620|-1805.620|    61.33%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.830|   -0.830|-1804.048|-1804.048|    61.33%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.830|   -0.830|-1804.014|-1804.014|    61.33%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.830|   -0.830|-1803.975|-1803.975|    61.34%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.830|   -0.830|-1803.930|-1803.930|    61.34%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.830|   -0.830|-1803.851|-1803.851|    61.34%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.830|   -0.830|-1802.394|-1802.394|    61.34%|   0:00:05.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.830|   -0.830|-1801.703|-1801.703|    61.35%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.830|   -0.830|-1800.778|-1800.778|    61.35%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.830|   -0.830|-1800.476|-1800.476|    61.37%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.830|   -0.830|-1799.785|-1799.785|    61.37%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.830|   -0.830|-1799.717|-1799.717|    61.38%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.830|   -0.830|-1799.602|-1799.602|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.830|   -0.830|-1799.589|-1799.589|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.830|   -0.830|-1795.465|-1795.465|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.830|   -0.830|-1795.025|-1795.025|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.830|   -0.830|-1794.350|-1794.350|    61.38%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.830|   -0.830|-1794.340|-1794.340|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.830|   -0.830|-1794.318|-1794.318|    61.38%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.830|   -0.830|-1793.833|-1793.833|    61.38%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.830|   -0.830|-1793.569|-1793.569|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.830|   -0.830|-1793.381|-1793.381|    61.39%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.830|   -0.830|-1793.377|-1793.377|    61.39%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.830|   -0.830|-1793.366|-1793.366|    61.39%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.830|   -0.830|-1792.089|-1792.089|    61.39%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.830|   -0.830|-1791.339|-1791.339|    61.39%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.830|   -0.830|-1790.706|-1790.706|    61.39%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.830|   -0.830|-1790.349|-1790.349|    61.39%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.830|   -0.830|-1790.303|-1790.303|    61.40%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.830|   -0.830|-1790.300|-1790.300|    61.40%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.830|   -0.830|-1790.209|-1790.209|    61.40%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.830|   -0.830|-1790.197|-1790.197|    61.40%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.830|   -0.830|-1790.140|-1790.140|    61.40%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.830|   -0.830|-1790.137|-1790.137|    61.40%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.830|   -0.830|-1788.677|-1788.677|    61.40%|   0:00:03.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.830|   -0.830|-1788.529|-1788.529|    61.40%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.830|   -0.830|-1788.320|-1788.320|    61.41%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.830|   -0.830|-1788.070|-1788.070|    61.41%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.830|   -0.830|-1788.003|-1788.003|    61.41%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.830|   -0.830|-1787.776|-1787.776|    61.41%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.830|   -0.830|-1787.772|-1787.772|    61.41%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.830|   -0.830|-1787.760|-1787.760|    61.41%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.830|   -0.830|-1787.720|-1787.720|    61.41%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.830|   -0.830|-1786.317|-1786.317|    61.42%|   0:00:04.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.830|   -0.830|-1785.973|-1785.973|    61.42%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.830|   -0.830|-1785.841|-1785.841|    61.42%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.830|   -0.830|-1785.439|-1785.439|    61.42%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.830|   -0.830|-1785.224|-1785.224|    61.42%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.830|   -0.830|-1784.715|-1784.715|    61.42%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.830|   -0.830|-1784.692|-1784.692|    61.42%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.830|   -0.830|-1782.760|-1782.760|    61.43%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.830|   -0.830|-1782.312|-1782.312|    61.43%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.830|   -0.830|-1782.259|-1782.259|    61.43%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.830|   -0.830|-1780.459|-1780.459|    61.43%|   0:00:03.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.830|   -0.830|-1780.374|-1780.374|    61.44%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.830|   -0.830|-1780.364|-1780.364|    61.44%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.830|   -0.830|-1780.332|-1780.332|    61.44%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.830|   -0.830|-1780.319|-1780.319|    61.44%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.830|   -0.830|-1778.397|-1778.397|    61.44%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.830|   -0.830|-1777.898|-1777.898|    61.44%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.830|   -0.830|-1777.595|-1777.595|    61.44%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.830|   -0.830|-1773.665|-1773.665|    61.45%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.830|   -0.830|-1773.516|-1773.516|    61.45%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.830|   -0.830|-1773.167|-1773.167|    61.45%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.830|   -0.830|-1773.166|-1773.166|    61.45%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.830|   -0.830|-1773.151|-1773.151|    61.46%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.830|   -0.830|-1771.500|-1771.500|    61.46%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.830|   -0.830|-1770.481|-1770.481|    61.46%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.830|   -0.830|-1770.468|-1770.468|    61.46%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.830|   -0.830|-1770.441|-1770.441|    61.46%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.830|   -0.830|-1770.432|-1770.432|    61.46%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.830|   -0.830|-1770.359|-1770.359|    61.47%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.830|   -0.830|-1770.352|-1770.352|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.830|   -0.830|-1769.855|-1769.855|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.830|   -0.830|-1769.847|-1769.847|    61.47%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.830|   -0.830|-1769.734|-1769.734|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.830|   -0.830|-1769.634|-1769.634|    61.47%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.830|   -0.830|-1769.584|-1769.584|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.830|   -0.830|-1769.492|-1769.492|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.830|   -0.830|-1768.873|-1768.873|    61.47%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.830|   -0.830|-1768.791|-1768.791|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.830|   -0.830|-1763.563|-1763.563|    61.48%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.830|   -0.830|-1763.552|-1763.552|    61.48%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.830|   -0.830|-1763.531|-1763.531|    61.48%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.830|   -0.830|-1763.519|-1763.519|    61.48%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.830|   -0.830|-1762.586|-1762.586|    61.48%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.830|   -0.830|-1762.559|-1762.559|    61.48%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.830|   -0.830|-1762.552|-1762.552|    61.48%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.830|   -0.830|-1760.923|-1760.923|    61.49%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.830|   -0.830|-1760.870|-1760.870|    61.49%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.830|   -0.830|-1760.716|-1760.716|    61.49%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.830|   -0.830|-1760.696|-1760.696|    61.49%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.830|   -0.830|-1760.673|-1760.673|    61.49%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.830|   -0.830|-1759.562|-1759.562|    61.49%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.830|   -0.830|-1758.907|-1758.907|    61.50%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.830|   -0.830|-1758.893|-1758.893|    61.50%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.830|   -0.830|-1758.875|-1758.875|    61.50%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.830|   -0.830|-1758.855|-1758.855|    61.50%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.830|   -0.830|-1757.722|-1757.722|    61.50%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.830|   -0.830|-1757.289|-1757.289|    61.50%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.830|   -0.830|-1757.129|-1757.129|    61.51%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.830|   -0.830|-1756.550|-1756.550|    61.51%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.830|   -0.830|-1756.489|-1756.489|    61.51%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.830|   -0.830|-1756.207|-1756.207|    61.51%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.830|   -0.830|-1754.429|-1754.429|    61.52%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.830|   -0.830|-1753.329|-1753.329|    61.52%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.830|   -0.830|-1752.288|-1752.288|    61.53%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1751.985|-1751.985|    61.53%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.830|   -0.830|-1751.936|-1751.936|    61.53%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.830|   -0.830|-1751.558|-1751.558|    61.53%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.830|   -0.830|-1750.544|-1750.544|    61.53%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.830|   -0.830|-1749.970|-1749.970|    61.53%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1749.964|-1749.964|    61.53%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1749.948|-1749.948|    61.53%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1749.934|-1749.934|    61.53%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1749.797|-1749.797|    61.54%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1749.480|-1749.480|    61.54%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.830|   -0.830|-1749.403|-1749.403|    61.54%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1749.249|-1749.249|    61.54%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1749.228|-1749.228|    61.54%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1749.106|-1749.106|    61.55%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1748.924|-1748.924|    61.55%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.830|   -0.830|-1747.716|-1747.716|    61.55%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.830|   -0.830|-1747.709|-1747.709|    61.55%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.830|   -0.830|-1747.111|-1747.111|    61.55%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.830|   -0.830|-1746.620|-1746.620|    61.56%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.830|   -0.830|-1746.487|-1746.487|    61.56%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.830|   -0.830|-1746.408|-1746.408|    61.56%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.830|   -0.830|-1746.346|-1746.346|    61.56%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.830|   -0.830|-1746.232|-1746.232|    61.56%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.830|   -0.830|-1746.066|-1746.066|    61.56%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.830|   -0.830|-1745.714|-1745.714|    61.56%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.830|   -0.830|-1745.676|-1745.676|    61.57%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.830|   -0.830|-1745.609|-1745.609|    61.57%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.830|   -0.830|-1745.599|-1745.599|    61.57%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.830|   -0.830|-1743.650|-1743.650|    61.57%|   0:00:02.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.830|   -0.830|-1743.179|-1743.179|    61.57%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.830|   -0.830|-1742.961|-1742.961|    61.58%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.830|   -0.830|-1742.583|-1742.583|    61.58%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.830|   -0.830|-1742.382|-1742.382|    61.58%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.830|   -0.830|-1742.314|-1742.314|    61.58%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.830|   -0.830|-1741.637|-1741.637|    61.59%|   0:00:02.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.830|   -0.830|-1741.376|-1741.376|    61.59%|   0:00:03.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.830|   -0.830|-1740.942|-1740.942|    61.60%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.830|   -0.830|-1740.606|-1740.606|    61.60%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.830|   -0.830|-1740.153|-1740.153|    61.60%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.830|   -0.830|-1739.699|-1739.699|    61.60%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.830|   -0.830|-1739.099|-1739.099|    61.60%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.830|   -0.830|-1738.312|-1738.312|    61.60%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.830|   -0.830|-1738.246|-1738.246|    61.60%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.830|   -0.830|-1738.245|-1738.245|    61.60%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.830|   -0.830|-1738.237|-1738.237|    61.61%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.830|   -0.830|-1738.222|-1738.222|    61.61%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.830|   -0.830|-1738.206|-1738.206|    61.61%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.830|   -0.830|-1738.197|-1738.197|    61.61%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.830|   -0.830|-1736.844|-1736.844|    61.61%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.830|   -0.830|-1736.628|-1736.628|    61.61%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.830|   -0.830|-1736.396|-1736.396|    61.62%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.830|   -0.830|-1736.235|-1736.235|    61.62%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.830|   -0.830|-1735.469|-1735.469|    61.62%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.830|   -0.830|-1735.305|-1735.305|    61.62%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.830|   -0.830|-1734.009|-1734.009|    61.62%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.830|   -0.830|-1733.994|-1733.994|    61.62%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.830|   -0.830|-1733.378|-1733.378|    61.62%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.830|   -0.830|-1732.277|-1732.277|    61.63%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.830|   -0.830|-1731.008|-1731.008|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -0.830|   -0.830|-1730.841|-1730.841|    61.63%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -0.830|   -0.830|-1730.021|-1730.021|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -0.830|   -0.830|-1729.836|-1729.836|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -0.830|   -0.830|-1729.657|-1729.657|    61.63%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -0.830|   -0.830|-1729.651|-1729.651|    61.63%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -0.830|   -0.830|-1728.997|-1728.997|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -0.830|   -0.830|-1728.832|-1728.832|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.830|   -0.830|-1728.734|-1728.734|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.830|   -0.830|-1728.005|-1728.005|    61.63%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.830|   -0.830|-1727.036|-1727.036|    61.64%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.830|   -0.830|-1726.962|-1726.962|    61.64%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.830|   -0.830|-1723.143|-1723.143|    61.65%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.830|   -0.830|-1722.780|-1722.780|    61.65%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.830|   -0.830|-1722.750|-1722.750|    61.65%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.830|   -0.830|-1722.569|-1722.569|    61.65%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.830|   -0.830|-1722.558|-1722.558|    61.65%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.830|   -0.830|-1722.546|-1722.546|    61.65%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.830|   -0.830|-1720.885|-1720.885|    61.65%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.831|   -0.831|-1720.830|-1720.830|    61.65%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.831|   -0.831|-1720.671|-1720.671|    61.65%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.831|   -0.831|-1720.355|-1720.355|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.831|   -0.831|-1720.319|-1720.319|    61.66%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.831|   -0.831|-1720.299|-1720.299|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.831|   -0.831|-1720.279|-1720.279|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.831|   -0.831|-1720.222|-1720.222|    61.66%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.831|   -0.831|-1720.198|-1720.198|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.831|   -0.831|-1720.191|-1720.191|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.831|   -0.831|-1719.839|-1719.839|    61.66%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.831|   -0.831|-1719.766|-1719.766|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.831|   -0.831|-1719.762|-1719.762|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.831|   -0.831|-1719.758|-1719.758|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.831|   -0.831|-1719.428|-1719.428|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.831|   -0.831|-1719.144|-1719.144|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1718.637|-1718.637|    61.66%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1718.473|-1718.473|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1718.288|-1718.288|    61.66%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1718.032|-1718.032|    61.67%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1717.929|-1717.929|    61.67%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1717.878|-1717.878|    61.67%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1717.653|-1717.653|    61.67%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1717.625|-1717.625|    61.67%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1717.587|-1717.587|    61.67%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1717.562|-1717.562|    61.67%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1717.506|-1717.506|    61.68%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.831|   -0.831|-1715.912|-1715.912|    61.68%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.831|   -0.831|-1714.958|-1714.958|    61.68%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.831|   -0.831|-1714.541|-1714.541|    61.68%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.831|   -0.831|-1713.890|-1713.890|    61.68%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.831|   -0.831|-1713.219|-1713.219|    61.68%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.831|   -0.831|-1713.144|-1713.144|    61.68%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.831|   -0.831|-1712.441|-1712.441|    61.68%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.831|   -0.831|-1712.342|-1712.342|    61.68%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.831|   -0.831|-1711.509|-1711.509|    61.68%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.831|   -0.831|-1711.133|-1711.133|    61.69%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.831|   -0.831|-1711.085|-1711.085|    61.69%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.831|   -0.831|-1710.929|-1710.929|    61.69%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.831|   -0.831|-1710.270|-1710.270|    61.69%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.831|   -0.831|-1710.385|-1710.385|    61.70%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.831|   -0.831|-1710.197|-1710.197|    61.70%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.831|   -0.831|-1710.154|-1710.154|    61.70%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.831|   -0.831|-1709.655|-1709.655|    61.70%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.831|   -0.831|-1709.604|-1709.604|    61.70%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.831|   -0.831|-1709.427|-1709.427|    61.70%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.831|   -0.831|-1709.345|-1709.345|    61.70%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.831|   -0.831|-1709.133|-1709.133|    61.71%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.831|   -0.831|-1709.042|-1709.042|    61.71%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.831|   -0.831|-1708.925|-1708.925|    61.71%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.831|   -0.831|-1708.874|-1708.874|    61.71%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.831|   -0.831|-1708.697|-1708.697|    61.71%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.831|   -0.831|-1708.561|-1708.561|    61.71%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.831|   -0.831|-1707.884|-1707.884|    61.71%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.831|   -0.831|-1708.198|-1708.198|    61.72%|   0:00:03.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.831|   -0.831|-1708.130|-1708.130|    61.72%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.831|   -0.831|-1707.250|-1707.250|    61.72%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.831|   -0.831|-1706.971|-1706.971|    61.72%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.831|   -0.831|-1705.987|-1705.987|    61.73%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.831|   -0.831|-1705.907|-1705.907|    61.73%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.831|   -0.831|-1705.880|-1705.880|    61.73%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.831|   -0.831|-1705.258|-1705.258|    61.73%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.831|   -0.831|-1705.158|-1705.158|    61.73%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.831|   -0.831|-1705.137|-1705.137|    61.73%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.831|   -0.831|-1704.957|-1704.957|    61.73%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.831|   -0.831|-1704.833|-1704.833|    61.73%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.831|   -0.831|-1704.240|-1704.240|    61.73%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.831|   -0.831|-1704.223|-1704.223|    61.73%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.831|   -0.831|-1704.152|-1704.152|    61.74%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.831|   -0.831|-1704.069|-1704.069|    61.74%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.831|   -0.831|-1703.902|-1703.902|    61.74%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.831|   -0.831|-1703.722|-1703.722|    61.74%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.831|   -0.831|-1703.707|-1703.707|    61.74%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.831|   -0.831|-1703.519|-1703.519|    61.75%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.831|   -0.831|-1690.173|-1690.173|    61.75%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.831|   -0.831|-1682.248|-1682.248|    61.75%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.831|   -0.831|-1682.112|-1682.112|    61.75%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.831|   -0.831|-1681.748|-1681.748|    61.75%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.831|   -0.831|-1681.644|-1681.644|    61.75%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.831|   -0.831|-1671.419|-1671.419|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.831|   -0.831|-1671.119|-1671.119|    61.75%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1671.045|-1671.045|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.831|   -0.831|-1670.780|-1670.780|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.831|   -0.831|-1669.527|-1669.527|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1669.510|-1669.510|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.831|   -0.831|-1669.493|-1669.493|    61.75%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.831|   -0.831|-1669.162|-1669.162|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.831|   -0.831|-1659.875|-1659.875|    61.76%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.831|   -0.831|-1658.901|-1658.901|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.831|   -0.831|-1658.727|-1658.727|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.831|   -0.831|-1658.571|-1658.571|    61.76%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.831|   -0.831|-1658.561|-1658.561|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.831|   -0.831|-1658.552|-1658.552|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.831|   -0.831|-1658.307|-1658.307|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.831|   -0.831|-1658.296|-1658.296|    61.76%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.831|   -0.831|-1657.937|-1657.937|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.831|   -0.831|-1657.874|-1657.874|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.831|   -0.831|-1657.871|-1657.871|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.831|   -0.831|-1652.869|-1652.869|    61.76%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.831|   -0.831|-1652.661|-1652.661|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.831|   -0.831|-1652.568|-1652.568|    61.77%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1651.741|-1651.741|    61.77%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1651.525|-1651.525|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1651.274|-1651.274|    61.77%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -0.831|   -0.831|-1651.262|-1651.262|    61.77%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.831|   -0.831|-1651.136|-1651.136|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1650.984|-1650.984|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1650.911|-1650.911|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1645.841|-1645.841|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1645.801|-1645.801|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1645.774|-1645.774|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1645.633|-1645.633|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1632.995|-1632.995|    61.77%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1632.900|-1632.900|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1632.721|-1632.721|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -0.831|   -0.831|-1632.692|-1632.692|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.831|   -0.831|-1631.816|-1631.816|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.831|   -0.831|-1631.979|-1631.979|    61.78%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.831|   -0.831|-1631.969|-1631.969|    61.78%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1631.952|-1631.952|    61.78%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.831|   -0.831|-1608.246|-1608.246|    61.79%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1608.208|-1608.208|    61.79%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.831|   -0.831|-1608.168|-1608.168|    61.79%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.831|   -0.831|-1598.715|-1598.715|    61.79%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.831|   -0.831|-1598.696|-1598.696|    61.79%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.831|   -0.831|-1598.672|-1598.672|    61.79%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.831|   -0.831|-1598.648|-1598.648|    61.79%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.831|   -0.831|-1598.638|-1598.638|    61.79%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.831|   -0.831|-1598.630|-1598.630|    61.79%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.831|   -0.831|-1596.223|-1596.223|    61.80%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.831|   -0.831|-1595.991|-1595.991|    61.80%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.831|   -0.831|-1595.917|-1595.917|    61.80%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.831|   -0.831|-1595.057|-1595.057|    61.80%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1594.926|-1594.926|    61.80%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.831|   -0.831|-1588.560|-1588.560|    61.80%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.831|   -0.831|-1588.534|-1588.534|    61.80%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.831|   -0.831|-1588.314|-1588.314|    61.80%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1585.241|-1585.241|    61.80%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1585.082|-1585.082|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1585.057|-1585.057|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1584.980|-1584.980|    61.81%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1583.746|-1583.746|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1583.644|-1583.644|    61.81%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1570.356|-1570.356|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.831|   -0.831|-1565.077|-1565.077|    61.81%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -0.831|   -0.831|-1563.826|-1563.826|    61.81%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.831|   -0.831|-1563.403|-1563.403|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.831|   -0.831|-1563.142|-1563.142|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.831|   -0.831|-1555.724|-1555.724|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1550.277|-1550.277|    61.82%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.831|   -0.831|-1546.878|-1546.878|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.831|   -0.831|-1538.205|-1538.205|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
|  -0.831|   -0.831|-1536.213|-1536.213|    61.82%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
|  -0.831|   -0.831|-1536.054|-1536.054|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -0.831|   -0.831|-1536.037|-1536.037|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -0.831|   -0.831|-1535.925|-1535.925|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -0.831|   -0.831|-1534.378|-1534.378|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -0.831|   -0.831|-1531.911|-1531.911|    61.82%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.831|   -0.831|-1531.497|-1531.497|    61.83%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
|  -0.831|   -0.831|-1523.983|-1523.983|    61.83%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.831|   -0.831|-1522.806|-1522.806|    61.83%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.831|   -0.831|-1522.741|-1522.741|    61.83%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.831|   -0.831|-1522.732|-1522.732|    61.83%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.831|   -0.831|-1522.712|-1522.712|    61.83%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.831|   -0.831|-1522.676|-1522.676|    61.83%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -0.831|   -0.831|-1522.659|-1522.659|    61.83%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1522.589|-1522.589|    61.83%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1522.134|-1522.134|    61.83%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1522.091|-1522.091|    61.83%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1521.993|-1521.993|    61.83%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1519.186|-1519.186|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.831|   -0.831|-1518.683|-1518.683|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1518.586|-1518.586|    61.84%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1518.426|-1518.426|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.932|-1517.932|    61.84%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.907|-1517.907|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.897|-1517.897|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.893|-1517.893|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.885|-1517.885|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.819|-1517.819|    61.85%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.745|-1517.745|    61.85%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.593|-1517.593|    61.85%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.514|-1517.514|    61.85%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.484|-1517.484|    61.85%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.482|-1517.482|    61.86%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.434|-1517.434|    61.86%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.413|-1517.413|    61.86%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.347|-1517.347|    61.86%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.293|-1517.293|    61.86%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.292|-1517.292|    61.86%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.292|-1517.292|    61.86%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.286|-1517.286|    61.87%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.831|   -0.831|-1517.287|-1517.287|    61.87%|   0:00:02.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:07 real=0:09:07 mem=1894.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:07 real=0:09:07 mem=1894.8M) ***
** GigaOpt Optimizer WNS Slack -0.831 TNS Slack -1517.287 Density 61.87
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.831  TNS Slack -1517.287 Density 61.87
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.87%|        -|  -0.831|-1517.287|   0:00:00.0| 1894.8M|
|    61.83%|       87|  -0.831|-1517.281|   0:00:03.0| 1894.8M|
|    61.49%|     1759|  -0.826|-1527.665|   0:00:14.0| 1894.8M|
|    61.48%|        8|  -0.826|-1527.665|   0:00:00.0| 1894.8M|
|    61.48%|        0|  -0.826|-1527.665|   0:00:00.0| 1894.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.826  TNS Slack -1527.665 Density 61.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1369 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:18.0) (real = 0:00:18.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=1856.60M, totSessionCpu=1:18:20).
*** Starting refinePlace (1:18:21 mem=1872.6M) ***
Total net bbox length = 1.240e+06 (5.433e+05 6.969e+05) (ext = 4.625e+04)
Move report: Timing Driven Placement moves 4503 insts, mean move: 4.20 um, max move: 26.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_): (386.60, 587.80) --> (372.80, 575.20)
	Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 1910.1MB
Move report: Detail placement moves 13802 insts, mean move: 1.16 um, max move: 9.00 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC4155_q_temp_636_): (336.40, 514.00) --> (345.40, 514.00)
	Runtime: CPU: 0:00:06.0 REAL: 0:00:06.0 MEM: 1910.1MB
Summary Report:
Instances move: 15820 (out of 57941 movable)
Mean displacement: 2.07 um
Max displacement: 26.40 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_) (386.6, 587.8) -> (372.8, 575.2)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 1.239e+06 (5.404e+05 6.986e+05) (ext = 4.625e+04)
Runtime: CPU: 0:00:10.6 REAL: 0:00:10.0 MEM: 1910.1MB
*** Finished refinePlace (1:18:31 mem=1910.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1910.1M)


Density : 0.6148
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.0 real=0:00:12.0 mem=1910.1M) ***
** GigaOpt Optimizer WNS Slack -0.837 TNS Slack -1533.903 Density 61.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1369 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:09:39 real=0:09:37 mem=1910.1M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.837  TNS Slack -1533.903 Density 61.48
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.48%|        -|  -0.837|-1533.903|   0:00:00.0| 1868.7M|
|    61.48%|        0|  -0.837|-1533.903|   0:00:01.0| 1868.7M|
|    61.33%|      659|  -0.837|-1533.914|   0:00:04.0| 1868.7M|
|    61.32%|       58|  -0.837|-1533.915|   0:00:01.0| 1868.7M|
|    61.32%|        5|  -0.837|-1533.915|   0:00:00.0| 1868.7M|
|    61.32%|        1|  -0.837|-1533.915|   0:00:00.0| 1868.7M|
|    61.32%|        0|  -0.837|-1533.915|   0:00:01.0| 1868.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.837  TNS Slack -1533.915 Density 61.32
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1369 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.9) (real = 0:00:08.0) **
*** Starting refinePlace (1:18:41 mem=1868.7M) ***
Total net bbox length = 1.239e+06 (5.407e+05 6.986e+05) (ext = 4.625e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1868.7MB
Summary Report:
Instances move: 0 (out of 57941 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.239e+06 (5.407e+05 6.986e+05) (ext = 4.625e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1868.7MB
*** Finished refinePlace (1:18:42 mem=1868.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1868.7M)


Density : 0.6132
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1868.7M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:09, mem=1717.70M, totSessionCpu=1:18:43).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=62008  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 62008 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1369 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.30% H + 0.42% V. EstWL: 1.844622e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 60639 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 1.277635e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 212277
[NR-eagl] Layer2(M2)(V) length: 4.183922e+05um, number of vias: 300458
[NR-eagl] Layer3(M3)(H) length: 4.593433e+05um, number of vias: 33113
[NR-eagl] Layer4(M4)(V) length: 1.761907e+05um, number of vias: 23802
[NR-eagl] Layer5(M5)(H) length: 1.404693e+05um, number of vias: 20285
[NR-eagl] Layer6(M6)(V) length: 1.203733e+05um, number of vias: 13274
[NR-eagl] Layer7(M7)(H) length: 7.594990e+04um, number of vias: 15954
[NR-eagl] Layer8(M8)(V) length: 1.145442e+05um, number of vias: 0
[NR-eagl] Total length: 1.505263e+06um, number of vias: 619163
[NR-eagl] End Peak syMemory usage = 1723.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.90 seconds
Extraction called for design 'fullchip' of instances=57941 and nets=62188 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1696.293M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1806.8 CPU=0:00:06.4 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 1806.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.99 |          0|          0|          0|  61.32  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.99 |          0|          0|          0|  61.32  |   0:00:00.0|    1864.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 709 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1864.0M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.837 -> -0.988 (bump = 0.151)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.989 TNS Slack -1732.434 Density 61.32
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.989|   -0.989|-1731.878|-1732.434|    61.32%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.964|   -0.964|-1728.758|-1729.314|    61.32%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.954|   -0.954|-1724.735|-1725.291|    61.33%|   0:00:02.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.954|   -0.954|-1724.095|-1724.651|    61.33%|   0:00:02.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.954|   -0.954|-1723.934|-1724.490|    61.33%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.949|   -0.949|-1723.351|-1723.907|    61.33%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.945|   -0.945|-1721.102|-1721.658|    61.33%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.940|   -0.940|-1717.295|-1717.850|    61.34%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.938|   -0.938|-1714.464|-1715.020|    61.34%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.938|   -0.938|-1714.068|-1714.623|    61.34%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.932|   -0.932|-1713.392|-1713.948|    61.34%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.932|   -0.932|-1712.455|-1713.011|    61.34%|   0:00:02.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.932|   -0.932|-1712.634|-1713.190|    61.34%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.932|   -0.932|-1712.634|-1713.190|    61.34%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.7 real=0:00:08.0 mem=1868.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.052|   -0.932|  -0.565|-1713.190|    61.34%|   0:00:01.0| 1868.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_95_/D            |
|   0.000|   -0.932|   0.000|-1712.622|    61.36%|   0:00:01.0| 1868.4M|        NA|       NA| NA                                                 |
|   0.000|   -0.932|   0.000|-1712.622|    61.36%|   0:00:00.0| 1868.4M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1868.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.5 real=0:00:10.0 mem=1868.4M) ***
** GigaOpt Optimizer WNS Slack -0.932 TNS Slack -1712.622 Density 61.36
*** Starting refinePlace (1:19:20 mem=1868.4M) ***
Total net bbox length = 1.240e+06 (5.410e+05 6.990e+05) (ext = 4.625e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1868.4MB
Summary Report:
Instances move: 0 (out of 57963 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.240e+06 (5.410e+05 6.990e+05) (ext = 4.625e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1868.4MB
*** Finished refinePlace (1:19:21 mem=1868.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1868.4M)


Density : 0.6136
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1868.4M) ***
** GigaOpt Optimizer WNS Slack -0.932 TNS Slack -1712.622 Density 61.36
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 718 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:13.1 real=0:00:13.0 mem=1868.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.837 -> -0.932 (bump = 0.095)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.932 TNS Slack -1712.622 Density 61.36
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.932|   -0.932|-1712.622|-1712.622|    61.36%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.929|   -0.929|-1711.900|-1711.900|    61.36%|   0:00:03.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.926|   -0.926|-1711.540|-1711.540|    61.36%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.926|   -0.926|-1710.706|-1710.706|    61.37%|   0:00:03.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.917|   -0.917|-1709.568|-1709.568|    61.37%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.914|   -0.914|-1700.067|-1700.067|    61.38%|   0:00:05.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.914|   -0.914|-1698.689|-1698.689|    61.39%|   0:00:03.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.914|   -0.914|-1698.184|-1698.184|    61.39%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.906|   -0.906|-1696.466|-1696.466|    61.40%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.906|   -0.906|-1693.534|-1693.534|    61.41%|   0:00:08.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.906|   -0.906|-1693.048|-1693.048|    61.41%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.906|   -0.906|-1692.810|-1692.810|    61.44%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.906|   -0.906|-1691.234|-1691.234|    61.44%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.905|   -0.905|-1690.292|-1690.292|    61.45%|   0:00:12.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.905|   -0.905|-1687.380|-1687.380|    61.46%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.905|   -0.905|-1687.241|-1687.241|    61.46%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.905|   -0.905|-1686.929|-1686.929|    61.46%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.905|   -0.905|-1686.656|-1686.656|    61.48%|   0:00:03.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.905|   -0.905|-1686.517|-1686.517|    61.49%|   0:00:02.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.905|   -0.905|-1686.511|-1686.511|    61.49%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.905|   -0.905|-1686.511|-1686.511|    61.49%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:45.3 real=0:00:46.0 mem=1868.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:45.4 real=0:00:46.0 mem=1868.4M) ***
** GigaOpt Optimizer WNS Slack -0.905 TNS Slack -1686.511 Density 61.49
*** Starting refinePlace (1:20:12 mem=1868.4M) ***
Total net bbox length = 1.241e+06 (5.418e+05 6.995e+05) (ext = 4.625e+04)
Move report: Detail placement moves 2743 insts, mean move: 0.67 um, max move: 5.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_20685_0): (597.00, 636.40) --> (594.80, 632.80)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1879.5MB
Summary Report:
Instances move: 2743 (out of 58172 movable)
Mean displacement: 0.67 um
Max displacement: 5.80 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_20685_0) (597, 636.4) -> (594.8, 632.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
Total net bbox length = 1.242e+06 (5.427e+05 6.998e+05) (ext = 4.625e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1879.5MB
*** Finished refinePlace (1:20:14 mem=1879.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1879.5M)


Density : 0.6149
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=1879.5M) ***
** GigaOpt Optimizer WNS Slack -0.905 TNS Slack -1686.511 Density 61.49
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.905|   -0.905|-1686.511|-1686.511|    61.49%|   0:00:00.0| 1879.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.901|   -0.901|-1685.527|-1685.527|    61.50%|   0:00:10.0| 1879.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.901|   -0.901|-1685.490|-1685.490|    61.51%|   0:00:00.0| 1879.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.901|   -0.901|-1685.267|-1685.267|    61.51%|   0:00:00.0| 1879.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.902|   -0.902|-1684.590|-1684.590|    61.53%|   0:00:11.0| 1879.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.902|   -0.902|-1684.400|-1684.400|    61.55%|   0:00:03.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.902|   -0.902|-1684.269|-1684.269|    61.55%|   0:00:02.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.902|   -0.902|-1684.256|-1684.256|    61.55%|   0:00:00.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.902|   -0.902|-1684.256|-1684.256|    61.55%|   0:00:00.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.8 real=0:00:26.0 mem=1889.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.9 real=0:00:27.0 mem=1889.1M) ***
** GigaOpt Optimizer WNS Slack -0.902 TNS Slack -1684.256 Density 61.55
*** Starting refinePlace (1:20:42 mem=1889.1M) ***
Total net bbox length = 1.243e+06 (5.430e+05 6.998e+05) (ext = 4.625e+04)
Move report: Detail placement moves 1758 insts, mean move: 0.60 um, max move: 5.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U240): (508.80, 665.20) --> (510.80, 661.60)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1894.4MB
Summary Report:
Instances move: 1758 (out of 58230 movable)
Mean displacement: 0.60 um
Max displacement: 5.60 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U240) (508.8, 665.2) -> (510.8, 661.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 1.243e+06 (5.434e+05 7.000e+05) (ext = 4.625e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1894.4MB
*** Finished refinePlace (1:20:44 mem=1894.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1894.4M)


Density : 0.6155
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=1894.4M) ***
** GigaOpt Optimizer WNS Slack -0.902 TNS Slack -1684.256 Density 61.55
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 697 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:20 real=0:01:19 mem=1894.4M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -1533.815 -> -1684.156
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.902 TNS Slack -1684.256 Density 61.55
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.902|   -0.902|-1684.256|-1684.256|    61.55%|   0:00:00.0| 1894.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.902|   -0.902|-1674.460|-1674.460|    61.57%|   0:00:07.0| 1883.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.899|   -0.899|-1673.323|-1673.323|    61.58%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.899|   -0.899|-1672.817|-1672.817|    61.59%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.899|   -0.899|-1672.606|-1672.606|    61.59%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.899|   -0.899|-1668.911|-1668.911|    61.60%|   0:00:03.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.899|   -0.899|-1667.205|-1667.205|    61.60%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.899|   -0.899|-1666.994|-1666.994|    61.60%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.899|   -0.899|-1666.536|-1666.536|    61.60%|   0:00:03.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.899|   -0.899|-1666.362|-1666.362|    61.60%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.899|   -0.899|-1666.264|-1666.264|    61.60%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.899|   -0.899|-1665.185|-1665.185|    61.60%|   0:00:03.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.899|   -0.899|-1664.825|-1664.825|    61.60%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.899|   -0.899|-1663.869|-1663.869|    61.60%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.899|   -0.899|-1663.148|-1663.148|    61.61%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.899|   -0.899|-1662.625|-1662.625|    61.61%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.899|   -0.899|-1662.434|-1662.434|    61.61%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.899|   -0.899|-1660.754|-1660.754|    61.61%|   0:00:03.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.899|   -0.899|-1660.505|-1660.505|    61.62%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.899|   -0.899|-1660.465|-1660.465|    61.61%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.899|   -0.899|-1660.444|-1660.444|    61.62%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.899|   -0.899|-1658.893|-1658.893|    61.62%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.899|   -0.899|-1658.888|-1658.888|    61.62%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.899|   -0.899|-1658.440|-1658.440|    61.62%|   0:00:02.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.899|   -0.899|-1658.431|-1658.431|    61.62%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.899|   -0.899|-1658.430|-1658.430|    61.62%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.899|   -0.899|-1655.937|-1655.937|    61.63%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.899|   -0.899|-1655.937|-1655.937|    61.63%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.899|   -0.899|-1655.802|-1655.802|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.899|   -0.899|-1655.758|-1655.758|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.899|   -0.899|-1655.698|-1655.698|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.899|   -0.899|-1655.642|-1655.642|    61.63%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.899|   -0.899|-1655.582|-1655.582|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.899|   -0.899|-1655.568|-1655.568|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.899|   -0.899|-1655.114|-1655.114|    61.63%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.899|   -0.899|-1655.109|-1655.109|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.899|   -0.899|-1655.165|-1655.165|    61.63%|   0:00:02.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.899|   -0.899|-1654.745|-1654.745|    61.64%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.899|   -0.899|-1654.536|-1654.536|    61.64%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.899|   -0.899|-1654.419|-1654.419|    61.64%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.899|   -0.899|-1654.062|-1654.062|    61.64%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.899|   -0.899|-1653.997|-1653.997|    61.64%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.899|   -0.899|-1653.184|-1653.184|    61.64%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.899|   -0.899|-1653.167|-1653.167|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.899|   -0.899|-1652.617|-1652.617|    61.65%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.899|   -0.899|-1652.484|-1652.484|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.899|   -0.899|-1652.482|-1652.482|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.899|   -0.899|-1652.349|-1652.349|    61.65%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.899|   -0.899|-1652.279|-1652.279|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.899|   -0.899|-1650.808|-1650.808|    61.65%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.899|   -0.899|-1650.695|-1650.695|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.899|   -0.899|-1650.637|-1650.637|    61.65%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.899|   -0.899|-1650.574|-1650.574|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.899|   -0.899|-1650.553|-1650.553|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.899|   -0.899|-1650.375|-1650.375|    61.65%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.899|   -0.899|-1650.260|-1650.260|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.899|   -0.899|-1650.247|-1650.247|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.899|   -0.899|-1649.702|-1649.702|    61.66%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.899|   -0.899|-1649.644|-1649.644|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.899|   -0.899|-1649.459|-1649.459|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.899|   -0.899|-1649.445|-1649.445|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.899|   -0.899|-1649.320|-1649.320|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.899|   -0.899|-1649.298|-1649.298|    61.66%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.899|   -0.899|-1649.182|-1649.182|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.899|   -0.899|-1648.797|-1648.797|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.899|   -0.899|-1648.442|-1648.442|    61.66%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.899|   -0.899|-1648.416|-1648.416|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.899|   -0.899|-1648.395|-1648.395|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.899|   -0.899|-1648.318|-1648.318|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.899|   -0.899|-1648.267|-1648.267|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.899|   -0.899|-1648.239|-1648.239|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.899|   -0.899|-1648.217|-1648.217|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.899|   -0.899|-1648.186|-1648.186|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.899|   -0.899|-1648.124|-1648.124|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.899|   -0.899|-1647.981|-1647.981|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.899|   -0.899|-1647.884|-1647.884|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.899|   -0.899|-1647.775|-1647.775|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.899|   -0.899|-1647.132|-1647.132|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.899|   -0.899|-1647.089|-1647.089|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.899|   -0.899|-1647.079|-1647.079|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.899|   -0.899|-1646.905|-1646.905|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.899|   -0.899|-1646.289|-1646.289|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.899|   -0.899|-1646.159|-1646.159|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.899|   -0.899|-1646.150|-1646.150|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.899|   -0.899|-1646.078|-1646.078|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.899|   -0.899|-1645.688|-1645.688|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.899|   -0.899|-1645.630|-1645.630|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.899|   -0.899|-1645.635|-1645.635|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.899|   -0.899|-1645.179|-1645.179|    61.68%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.899|   -0.899|-1645.089|-1645.089|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.899|   -0.899|-1644.882|-1644.882|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.899|   -0.899|-1644.849|-1644.849|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.899|   -0.899|-1644.750|-1644.750|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.899|   -0.899|-1644.650|-1644.650|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.899|   -0.899|-1644.118|-1644.118|    61.68%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.899|   -0.899|-1643.386|-1643.386|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.899|   -0.899|-1644.003|-1644.003|    61.68%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.899|   -0.899|-1643.996|-1643.996|    61.69%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.899|   -0.899|-1643.429|-1643.429|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.899|   -0.899|-1642.986|-1642.986|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.899|   -0.899|-1642.979|-1642.979|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.899|   -0.899|-1642.794|-1642.794|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.899|   -0.899|-1642.420|-1642.420|    61.69%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.899|   -0.899|-1642.386|-1642.386|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.899|   -0.899|-1642.036|-1642.036|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.899|   -0.899|-1642.011|-1642.011|    61.69%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.899|   -0.899|-1641.960|-1641.960|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.899|   -0.899|-1641.750|-1641.750|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.899|   -0.899|-1641.750|-1641.750|    61.69%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.899|   -0.899|-1641.758|-1641.758|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:00 real=0:01:00.0 mem=1881.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:00 real=0:01:00.0 mem=1881.7M) ***
** GigaOpt Optimizer WNS Slack -0.899 TNS Slack -1641.758 Density 61.69
*** Starting refinePlace (1:21:51 mem=1881.7M) ***
Total net bbox length = 1.244e+06 (5.440e+05 7.004e+05) (ext = 4.625e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1881.7MB
Summary Report:
Instances move: 0 (out of 58348 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.244e+06 (5.440e+05 7.004e+05) (ext = 4.625e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1881.7MB
*** Finished refinePlace (1:21:51 mem=1881.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1881.7M)


Density : 0.6169
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1881.7M) ***
** GigaOpt Optimizer WNS Slack -0.899 TNS Slack -1641.758 Density 61.69
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 729 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:03 real=0:01:03 mem=1881.7M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.837 -> -0.899 (bump = 0.062)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.899 TNS Slack -1641.758 Density 61.69
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.899|   -0.899|-1641.758|-1641.758|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.893|   -0.893|-1641.601|-1641.601|    61.70%|   0:00:09.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.893|   -0.893|-1641.601|-1641.601|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:09.0 mem=1881.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:09.0 mem=1881.7M) ***
** GigaOpt Optimizer WNS Slack -0.893 TNS Slack -1641.601 Density 61.70
*** Starting refinePlace (1:22:06 mem=1881.7M) ***
Total net bbox length = 1.245e+06 (5.442e+05 7.005e+05) (ext = 4.625e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1881.7MB
Summary Report:
Instances move: 0 (out of 58368 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.245e+06 (5.442e+05 7.005e+05) (ext = 4.625e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1881.7MB
*** Finished refinePlace (1:22:07 mem=1881.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1881.7M)


Density : 0.6170
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1881.7M) ***
** GigaOpt Optimizer WNS Slack -0.893 TNS Slack -1641.601 Density 61.70
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 737 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:11.1 real=0:00:11.0 mem=1881.7M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 1.961%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1847.4M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.893 TNS Slack -1641.601 Density 61.70
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.893|   -0.893|-1641.601|-1641.601|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:04.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=1881.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:05.0 mem=1881.7M) ***
** GigaOpt Optimizer WNS Slack -0.893 TNS Slack -1641.534 Density 61.70
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 737 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=1881.7M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 1:17:29, real = 1:17:22, mem = 1730.8M, totSessionCpu=1:22:18 **
** Profile ** Start :  cpu=0:00:00.0, mem=1730.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1730.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1738.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1738.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.893  | -0.893  |  0.000  |
|           TNS (ns):| -1641.5 | -1641.5 |  0.000  |
|    Violating Paths:|  2430   |  2430   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.699%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1738.8M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.24MB/1413.24MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.24MB/1413.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.24MB/1413.24MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT)
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT): 10%
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT): 20%
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT): 30%
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT): 40%
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT): 50%
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT): 60%
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT): 70%
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT): 80%
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT): 90%

Finished Levelizing
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT)

Starting Activity Propagation
2025-Mar-12 16:50:41 (2025-Mar-12 23:50:41 GMT)
2025-Mar-12 16:50:42 (2025-Mar-12 23:50:42 GMT): 10%
2025-Mar-12 16:50:42 (2025-Mar-12 23:50:42 GMT): 20%

Finished Activity Propagation
2025-Mar-12 16:50:43 (2025-Mar-12 23:50:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1416.19MB/1416.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 16:50:43 (2025-Mar-12 23:50:43 GMT)
 ... Calculating switching power
2025-Mar-12 16:50:43 (2025-Mar-12 23:50:43 GMT): 10%
2025-Mar-12 16:50:44 (2025-Mar-12 23:50:44 GMT): 20%
2025-Mar-12 16:50:44 (2025-Mar-12 23:50:44 GMT): 30%
2025-Mar-12 16:50:44 (2025-Mar-12 23:50:44 GMT): 40%
2025-Mar-12 16:50:44 (2025-Mar-12 23:50:44 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 16:50:45 (2025-Mar-12 23:50:45 GMT): 60%
2025-Mar-12 16:50:47 (2025-Mar-12 23:50:47 GMT): 70%
2025-Mar-12 16:50:48 (2025-Mar-12 23:50:48 GMT): 80%
2025-Mar-12 16:50:49 (2025-Mar-12 23:50:49 GMT): 90%

Finished Calculating power
2025-Mar-12 16:50:50 (2025-Mar-12 23:50:50 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1416.29MB/1416.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.29MB/1416.29MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=1416.29MB/1416.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 16:50:50 (2025-Mar-12 23:50:50 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.72024255 	   68.7854%
Total Switching Power:      76.88147576 	   30.0951%
Total Leakage Power:         2.85965853 	    1.1194%
Total Power:               255.46137725
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.8       6.733      0.7658       109.3       42.77
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05    7.14e-06
Combinational                      73.97       70.15       2.094       146.2       57.23
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.7       76.88        2.86       255.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.7       76.88        2.86       255.5         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OFC2032_array_out_109_ (BUFFD16): 	     0.179
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1369 (FA1D4): 	 0.0002643
* 		Total Cap: 	4.90027e-10 F
* 		Total instances in design: 58368
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1416.80MB/1416.80MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.893  TNS Slack -1641.534 Density 61.70
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.70%|        -|  -0.893|-1641.534|   0:00:00.0| 1887.6M|
|    61.70%|        0|  -0.893|-1641.534|   0:00:04.0| 1887.6M|
|    61.70%|       74|  -0.893|-1640.334|   0:00:23.0| 1887.6M|
|    61.64%|      220|  -0.893|-1639.782|   0:00:41.0| 1882.1M|
|    61.63%|        7|  -0.893|-1639.782|   0:00:01.0| 1882.1M|
|    61.63%|        1|  -0.893|-1639.782|   0:00:01.0| 1882.1M|
|    61.58%|     3791|  -0.893|-1638.855|   0:00:22.0| 1910.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.893  TNS Slack -1638.855 Density 61.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 737 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:34) (real = 0:01:34) **
Executing incremental physical updates
*** Starting refinePlace (1:24:07 mem=1876.0M) ***
Total net bbox length = 1.244e+06 (5.446e+05 6.997e+05) (ext = 4.625e+04)
Move report: Detail placement moves 1555 insts, mean move: 0.52 um, max move: 4.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_): (179.00, 436.60) --> (182.00, 438.40)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1876.0MB
Summary Report:
Instances move: 1555 (out of 58096 movable)
Mean displacement: 0.52 um
Max displacement: 4.80 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_) (179, 436.6) -> (182, 438.4)
	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
Total net bbox length = 1.245e+06 (5.448e+05 6.998e+05) (ext = 4.625e+04)
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1876.0MB
*** Finished refinePlace (1:24:09 mem=1876.0M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.893|   -0.893|-1638.855|-1638.855|    61.58%|   0:00:01.0| 1910.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1910.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1910.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 737 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.36MB/1513.36MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.36MB/1513.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.36MB/1513.36MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 16:52:38 (2025-Mar-12 23:52:38 GMT)
2025-Mar-12 16:52:38 (2025-Mar-12 23:52:38 GMT): 10%
2025-Mar-12 16:52:38 (2025-Mar-12 23:52:38 GMT): 20%
2025-Mar-12 16:52:38 (2025-Mar-12 23:52:38 GMT): 30%
2025-Mar-12 16:52:38 (2025-Mar-12 23:52:38 GMT): 40%
2025-Mar-12 16:52:38 (2025-Mar-12 23:52:38 GMT): 50%
2025-Mar-12 16:52:38 (2025-Mar-12 23:52:38 GMT): 60%
2025-Mar-12 16:52:38 (2025-Mar-12 23:52:38 GMT): 70%
2025-Mar-12 16:52:39 (2025-Mar-12 23:52:39 GMT): 80%
2025-Mar-12 16:52:39 (2025-Mar-12 23:52:39 GMT): 90%

Finished Levelizing
2025-Mar-12 16:52:39 (2025-Mar-12 23:52:39 GMT)

Starting Activity Propagation
2025-Mar-12 16:52:39 (2025-Mar-12 23:52:39 GMT)
2025-Mar-12 16:52:39 (2025-Mar-12 23:52:39 GMT): 10%
2025-Mar-12 16:52:40 (2025-Mar-12 23:52:40 GMT): 20%

Finished Activity Propagation
2025-Mar-12 16:52:41 (2025-Mar-12 23:52:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1513.36MB/1513.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 16:52:41 (2025-Mar-12 23:52:41 GMT)
 ... Calculating switching power
2025-Mar-12 16:52:41 (2025-Mar-12 23:52:41 GMT): 10%
2025-Mar-12 16:52:41 (2025-Mar-12 23:52:41 GMT): 20%
2025-Mar-12 16:52:41 (2025-Mar-12 23:52:41 GMT): 30%
2025-Mar-12 16:52:41 (2025-Mar-12 23:52:41 GMT): 40%
2025-Mar-12 16:52:41 (2025-Mar-12 23:52:41 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 16:52:42 (2025-Mar-12 23:52:42 GMT): 60%
2025-Mar-12 16:52:44 (2025-Mar-12 23:52:44 GMT): 70%
2025-Mar-12 16:52:45 (2025-Mar-12 23:52:45 GMT): 80%
2025-Mar-12 16:52:46 (2025-Mar-12 23:52:46 GMT): 90%

Finished Calculating power
2025-Mar-12 16:52:47 (2025-Mar-12 23:52:47 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1513.36MB/1513.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.36MB/1513.36MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=1513.36MB/1513.36MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 16:52:47 (2025-Mar-12 23:52:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.34776827 	   68.8491%
Total Switching Power:      76.50529681 	   30.0393%
Total Leakage Power:         2.83128200 	    1.1117%
Total Power:               254.68434758
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.8       6.686      0.7658       109.2       42.88
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   7.162e-06
Combinational                      73.59       69.82       2.065       145.5       57.12
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.3       76.51       2.831       254.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.3       76.51       2.831       254.7         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OFC2032_array_out_109_ (BUFFD16): 	     0.179
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1369 (FA1D4): 	 0.0002643
* 		Total Cap: 	4.87319e-10 F
* 		Total instances in design: 58096
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1513.36MB/1513.36MB)

*** Finished Leakage Power Optimization (cpu=0:01:56, real=0:01:55, mem=1731.27M, totSessionCpu=1:24:28).
Extraction called for design 'fullchip' of instances=58096 and nets=62327 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1710.051M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1812.44 CPU=0:00:06.3 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 1812.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.49MB/1462.49MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.49MB/1462.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.49MB/1462.49MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-12 16:52:59 (2025-Mar-12 23:52:59 GMT)
2025-Mar-12 16:53:00 (2025-Mar-12 23:53:00 GMT): 10%
2025-Mar-12 16:53:00 (2025-Mar-12 23:53:00 GMT): 20%

Finished Activity Propagation
2025-Mar-12 16:53:01 (2025-Mar-12 23:53:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1464.47MB/1464.47MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 16:53:01 (2025-Mar-12 23:53:01 GMT)
 ... Calculating switching power
2025-Mar-12 16:53:01 (2025-Mar-12 23:53:01 GMT): 10%
2025-Mar-12 16:53:01 (2025-Mar-12 23:53:01 GMT): 20%
2025-Mar-12 16:53:01 (2025-Mar-12 23:53:01 GMT): 30%
2025-Mar-12 16:53:02 (2025-Mar-12 23:53:02 GMT): 40%
2025-Mar-12 16:53:02 (2025-Mar-12 23:53:02 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 16:53:03 (2025-Mar-12 23:53:03 GMT): 60%
2025-Mar-12 16:53:04 (2025-Mar-12 23:53:04 GMT): 70%
2025-Mar-12 16:53:05 (2025-Mar-12 23:53:05 GMT): 80%
2025-Mar-12 16:53:06 (2025-Mar-12 23:53:06 GMT): 90%

Finished Calculating power
2025-Mar-12 16:53:07 (2025-Mar-12 23:53:07 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1464.47MB/1464.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1464.47MB/1464.47MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total)=1464.47MB/1464.47MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 16:53:07 (2025-Mar-12 23:53:07 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.34773264 	   68.8491%
Total Switching Power:      76.50529681 	   30.0393%
Total Leakage Power:         2.83128200 	    1.1117%
Total Power:               254.68431196
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.8       6.686      0.7658       109.2       42.88
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   7.162e-06
Combinational                      73.59       69.82       2.065       145.5       57.12
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.3       76.51       2.831       254.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.3       76.51       2.831       254.7         100
Total leakage power = 2.83128 mW
Cell usage statistics:  
Library tcbn65gpluswc , 58096 cells ( 100.000000%) , 2.83128 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1464.57MB/1464.57MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:19:59, real = 1:19:52, mem = 1727.2M, totSessionCpu=1:24:48 **
** Profile ** Start :  cpu=0:00:00.0, mem=1727.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1727.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1737.3M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1729.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1729.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.893  | -0.893  |  0.000  |
|           TNS (ns):| -1638.7 | -1638.7 |  0.000  |
|    Violating Paths:|  2430   |  2430   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.581%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1729.3M
**optDesign ... cpu = 1:20:02, real = 1:19:55, mem = 1727.2M, totSessionCpu=1:24:51 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.8847' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 1:21:53, real = 1:21:46, mem = 1660.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 6308 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 4558 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 7836 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 10219 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 31630 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 60551 filler insts added - prefix FILLER (CPU: 0:00:01.1).
For 60551 new insts, 60551 new pwr-pin connections were made to global net 'VDD'.
60551 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 118647 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.8847 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:02.0 mem=1660.8M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

child process exited abnormally
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 11824 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1659.4M, init mem=1659.4M)
*info: Placed = 118647        
*info: Unplaced = 0           
Placement Density:98.94%(451194/456030)
Finished checkPlace (cpu: total=0:00:00.6, vio checks=0:00:00.3; mem=1659.4M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 483442.000um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       11824
    Delay constrained sinks:     11824
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=62147  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 62147 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 737 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.25% H + 0.27% V. EstWL: 1.596132e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 61410 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 1.307246e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 212761
[NR-eagl] Layer2(M2)(V) length: 4.223097e+05um, number of vias: 303103
[NR-eagl] Layer3(M3)(H) length: 4.650590e+05um, number of vias: 31934
[NR-eagl] Layer4(M4)(V) length: 1.835262e+05um, number of vias: 22170
[NR-eagl] Layer5(M5)(H) length: 1.461471e+05um, number of vias: 18419
[NR-eagl] Layer6(M6)(V) length: 1.263475e+05um, number of vias: 10953
[NR-eagl] Layer7(M7)(H) length: 6.803700e+04um, number of vias: 13567
[NR-eagl] Layer8(M8)(V) length: 9.831773e+04um, number of vias: 0
[NR-eagl] Total length: 1.509744e+06um, number of vias: 612907
[NR-eagl] End Peak syMemory usage = 1701.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.73 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 483442.000um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       11824
    Delay constrained sinks:     11824
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (1:25:36 mem=1738.3M) ***
Total net bbox length = 1.266e+06 (5.559e+05 7.106e+05) (ext = 4.632e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.266e+06 (5.559e+05 7.106e+05) (ext = 4.632e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1738.3MB
*** Finished refinePlace (1:25:37 mem=1738.3M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [0.6,1.462)             1
      [1.462,2.324)           1
      [2.324,3.186)           2
      [3.186,4.048)          14
      [4.048,4.91)            1
      [4.91,5.772)            4
      [5.772,6.634)           8
      [6.634,7.496)           4
      [7.496,8.358)           5
      [8.358,9.22)            1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          9.22         (230.692,227.083)    (230.107,235.718)    ccl clock buffer, uid:A34690 (a lib_cell CKBD16) at (227.600,235.000), in power domain auto-default
          7.95         (576.492,227.083)    (574.308,221.317)    ccl clock buffer, uid:A34afa (a lib_cell CKBD16) at (571.800,220.600), in power domain auto-default
          7.82         (134.907,354.517)    (137.692,349.483)    ccl clock buffer, uid:A34edc (a lib_cell CKBD16) at (134.600,348.400), in power domain auto-default
          7.6          (424.293,317.082)    (416.692,317.082)    ccl clock buffer, uid:A34afd (a lib_cell CKBD16) at (413.600,316.000), in power domain auto-default
          7.6          (158.708,354.517)    (151.107,354.517)    ccl clock buffer, uid:A347f9 (a lib_cell CKBD16) at (148.600,353.800), in power domain auto-default
          7.6          (576.492,227.083)    (584.092,227.083)    ccl clock buffer, uid:A34ade (a lib_cell CKBD16) at (581.000,226.000), in power domain auto-default
          7.4          (213.107,487.717)    (213.308,480.517)    ccl clock buffer, uid:A34ec6 (a lib_cell CKBD16) at (210.800,479.800), in power domain auto-default
          7.2          (230.692,227.083)    (230.692,219.882)    ccl clock buffer, uid:A346b3 (a lib_cell CKBD16) at (227.600,218.800), in power domain auto-default
          7.2          (213.107,487.717)    (213.107,494.917)    ccl clock buffer, uid:A34ff1 (a lib_cell CKBD16) at (210.600,494.200), in power domain auto-default
          6.8          (156.507,282.517)    (153.308,278.918)    ccl clock buffer, uid:A3469c (a lib_cell CKBD16) at (150.800,278.200), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
      gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.037pF, total=12.291pF
      wire capacitance : top=0.000pF, trunk=1.322pF, leaf=9.767pF, total=11.090pF
      wire lengths   : top=0.000um, trunk=8266.640um, leaf=51741.370um, total=60008.010um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.497, max=0.604, avg=0.564, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.543, 0.572, 0.600}] (wid=0.076 ws=0.038) (gid=0.545 gs=0.089)
    Clock network insertion delays are now [0.497ns, 0.604ns] average 0.564ns std.dev 0.023ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=118875 and nets=66425 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1673.035M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=228, i=0, cg=0, l=0, total=228
  Rebuilding timing graph   cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.037pF, total=12.291pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.328pF, leaf=9.795pF, total=11.124pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8266.640um, leaf=51741.370um, total=60008.010um
  Rebuilding timing graph   sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
    skew_group clk/CON: insertion delay [min=0.498, max=0.605, avg=0.565, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.544, 0.572, 0.601}] (wid=0.076 ws=0.038) (gid=0.545 gs=0.089)
  Clock network insertion delays are now [0.498ns, 0.605ns] average 0.565ns std.dev 0.023ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
      gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.037pF, total=12.291pF
      wire capacitance : top=0.000pF, trunk=1.328pF, leaf=9.795pF, total=11.124pF
      wire lengths   : top=0.000um, trunk=8266.640um, leaf=51741.370um, total=60008.010um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.498, max=0.605, avg=0.565, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.544, 0.572, 0.601}] (wid=0.076 ws=0.038) (gid=0.545 gs=0.089)
    Clock network insertion delays are now [0.498ns, 0.605ns] average 0.565ns std.dev 0.023ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
      gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.037pF, total=12.291pF
      wire capacitance : top=0.000pF, trunk=1.328pF, leaf=9.795pF, total=11.124pF
      wire lengths   : top=0.000um, trunk=8266.640um, leaf=51741.370um, total=60008.010um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.498, max=0.605, avg=0.565, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.544, 0.572, 0.601}] (wid=0.076 ws=0.038) (gid=0.545 gs=0.089)
    Clock network insertion delays are now [0.498ns, 0.605ns] average 0.565ns std.dev 0.023ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=227, i=0, cg=0, l=0, total=227
      cell areas     : b=2288.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2288.160um^2
      gate capacitance : top=0.000pF, trunk=1.248pF, leaf=11.037pF, total=12.286pF
      wire capacitance : top=0.000pF, trunk=1.326pF, leaf=9.795pF, total=11.121pF
      wire lengths   : top=0.000um, trunk=8261.320um, leaf=51741.370um, total=60002.690um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.435, max=0.542, avg=0.502, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.480, 0.509, 0.538}] (wid=0.066 ws=0.038) (gid=0.493 gs=0.089)
    Clock network insertion delays are now [0.435ns, 0.542ns] average 0.502ns std.dev 0.023ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=227, i=0, cg=0, l=0, total=227
      cell areas     : b=2288.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2288.160um^2
      gate capacitance : top=0.000pF, trunk=1.248pF, leaf=11.037pF, total=12.286pF
      wire capacitance : top=0.000pF, trunk=1.326pF, leaf=9.795pF, total=11.121pF
      wire lengths   : top=0.000um, trunk=8261.320um, leaf=51741.370um, total=60002.690um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.435, max=0.542, avg=0.502, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.480, 0.509, 0.538}] (wid=0.066 ws=0.038) (gid=0.493 gs=0.089)
    Clock network insertion delays are now [0.435ns, 0.542ns] average 0.502ns std.dev 0.023ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=227, i=0, cg=0, l=0, total=227
      cell areas     : b=2288.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2288.160um^2
      gate capacitance : top=0.000pF, trunk=1.248pF, leaf=11.037pF, total=12.286pF
      wire capacitance : top=0.000pF, trunk=1.326pF, leaf=9.795pF, total=11.121pF
      wire lengths   : top=0.000um, trunk=8261.320um, leaf=51741.370um, total=60002.690um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.435, max=0.542, avg=0.502, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.480, 0.509, 0.538}] (wid=0.066 ws=0.038) (gid=0.493 gs=0.089)
    Clock network insertion delays are now [0.435ns, 0.542ns] average 0.502ns std.dev 0.023ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=2268.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2268.000um^2
      gate capacitance : top=0.000pF, trunk=1.237pF, leaf=11.037pF, total=12.275pF
      wire capacitance : top=0.000pF, trunk=1.312pF, leaf=9.801pF, total=11.113pF
      wire lengths   : top=0.000um, trunk=8184.808um, leaf=51771.643um, total=59956.450um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.435, max=0.525, avg=0.475, sd=0.017], skew [0.090 vs 0.057*, 90% {0.446, 0.475, 0.503}] (wid=0.068 ws=0.041) (gid=0.485 gs=0.086)
    Clock network insertion delays are now [0.435ns, 0.525ns] average 0.475ns std.dev 0.017ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=2268.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2268.000um^2
      gate capacitance : top=0.000pF, trunk=1.237pF, leaf=11.037pF, total=12.275pF
      wire capacitance : top=0.000pF, trunk=1.312pF, leaf=9.801pF, total=11.113pF
      wire lengths   : top=0.000um, trunk=8184.808um, leaf=51771.643um, total=59956.450um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.435, max=0.525, avg=0.475, sd=0.017], skew [0.090 vs 0.057*, 90% {0.446, 0.475, 0.503}] (wid=0.068 ws=0.041) (gid=0.485 gs=0.086)
    Clock network insertion delays are now [0.435ns, 0.525ns] average 0.475ns std.dev 0.017ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 458 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=2268.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2268.000um^2
      gate capacitance : top=0.000pF, trunk=1.237pF, leaf=11.037pF, total=12.275pF
      wire capacitance : top=0.000pF, trunk=1.310pF, leaf=9.797pF, total=11.106pF
      wire lengths   : top=0.000um, trunk=8170.023um, leaf=51747.278um, total=59917.300um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.432, max=0.520, avg=0.473, sd=0.017], skew [0.088 vs 0.057*, 89.9% {0.444, 0.472, 0.501}] (wid=0.065 ws=0.038) (gid=0.484 gs=0.087)
    Clock network insertion delays are now [0.432ns, 0.520ns] average 0.473ns std.dev 0.017ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
      gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
      wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
      wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
    Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
      gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
      wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
      wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
    Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=225, i=0, cg=0, l=0, total=225
          cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
          gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
          wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
          wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
          sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
      gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
      wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
      wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
    Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=225, i=0, cg=0, l=0, total=225
    cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
    gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
    wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
    wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
    sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
    skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
  Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
      gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
      wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
      wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
    Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=225, i=0, cg=0, l=0, total=225
          cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
          gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
          wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
          wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
          sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
      gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
      wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
      wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
    Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
      gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
      wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
      wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
    Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
      gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
      wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
      wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
    Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=118872 and nets=66426 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1673.039M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=225, i=0, cg=0, l=0, total=225
  Rebuilding timing graph   cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.100pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
  Rebuilding timing graph   sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
    skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.063 ws=0.037) (gid=0.515 gs=0.064)
  Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
      gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
      wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.100pF
      wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.063 ws=0.037) (gid=0.515 gs=0.064)
    Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=12.048pF fall=11.906pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=11.997pF fall=11.856pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
      gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.308pF, leaf=9.798pF, total=11.106pF
      wire lengths   : top=0.000um, trunk=8148.948um, leaf=51750.323um, total=59899.270um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.506, max=0.544, avg=0.528, sd=0.008], skew [0.039 vs 0.057, 100% {0.506, 0.528, 0.544}] (wid=0.061 ws=0.036) (gid=0.516 gs=0.053)
    Clock network insertion delays are now [0.506ns, 0.544ns] average 0.528ns std.dev 0.008ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
      gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.308pF, leaf=9.798pF, total=11.106pF
      wire lengths   : top=0.000um, trunk=8148.948um, leaf=51750.323um, total=59899.270um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.506, max=0.544, avg=0.528, sd=0.008], skew [0.039 vs 0.057, 100% {0.506, 0.528, 0.544}] (wid=0.061 ws=0.036) (gid=0.516 gs=0.053)
    Clock network insertion delays are now [0.506ns, 0.544ns] average 0.528ns std.dev 0.008ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
      gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.308pF, leaf=9.798pF, total=11.106pF
      wire lengths   : top=0.000um, trunk=8148.948um, leaf=51750.323um, total=59899.270um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.506, max=0.544, avg=0.528, sd=0.008], skew [0.039 vs 0.057, 100% {0.506, 0.528, 0.544}] (wid=0.061 ws=0.036) (gid=0.516 gs=0.053)
    Clock network insertion delays are now [0.506ns, 0.544ns] average 0.528ns std.dev 0.008ns
  Improving insertion delay done.
  Total capacitance is (rise=23.103pF fall=22.962pF), of which (rise=11.106pF fall=11.106pF) is wire, and (rise=11.997pF fall=11.856pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (1:26:08 mem=1738.3M) ***
Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1738.3MB
*** Finished refinePlace (1:26:09 mem=1738.3M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (1:26:09 mem=1738.3M) ***
Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1738.3MB
*** Finished refinePlace (1:26:09 mem=1738.3M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       226 (unrouted=226, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 62146 (unrouted=0, trialRouted=62146, noStatus=0, routed=0, fixed=0)
(Not counting 4054 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=118872 and nets=66426 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1739.812M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 226 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 226 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 12 16:55:34 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 66424 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3467a core_instance/psum_mem_instance/U1512. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3467d core_instance/qmem_instance/U1657. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34681 core_instance/qmem_instance/U211. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34682 core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RC_18721_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34682 core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RC_18722_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34683 core_instance/qmem_instance/U1177. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34685 core_instance/kmem_instance/U1714. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34689 core_instance/qmem_instance/U1555. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468b core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U187. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468b core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2557. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468b core_instance/FE_OCPC6779_array_out_8_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468c core_instance/kmem_instance/U1971. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468d core_instance/qmem_instance/U718. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468d core_instance/qmem_instance/U1123. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468e core_instance/kmem_instance/U1486. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468f core_instance/qmem_instance/U58. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34690 core_instance/kmem_instance/U680. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34690 core_instance/kmem_instance/U1542. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34691 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U20. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34691 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U17. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 314 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1494.61 (MB), peak = 1622.59 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 12 16:56:00 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 12 16:56:01 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.48%
#  Metal 2        V        3394          84       53824     0.85%
#  Metal 3        H        3474           0       53824     0.16%
#  Metal 4        V        2151        1327       53824     0.00%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21103       5.35%  430592    11.94%
#
#  226 nets (0.34%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1502.33 (MB), peak = 1622.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1565.39 (MB), peak = 1622.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1566.34 (MB), peak = 1622.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4054 (skipped).
#Total number of selected nets for routing = 226.
#Total number of unselected nets (but routable) for routing = 62146 (skipped).
#Total number of nets in the design = 66426.
#
#62146 skipped nets do not have any wires.
#226 routable nets have only global wires.
#226 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                226               0  
#------------------------------------------------
#        Total                226               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                226                697           61449  
#-------------------------------------------------------------------
#        Total                226                697           61449  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4     66(0.12%)   (0.12%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     66(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 226
#Total wire length = 60012 um.
#Total half perimeter of net bounding box = 23527 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 45 um.
#Total wire length on LAYER M3 = 36741 um.
#Total wire length on LAYER M4 = 23211 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 9 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31144
#Up-Via Summary (total 31144):
#           
#-----------------------
#  Metal 1        12274
#  Metal 2        10957
#  Metal 3         7907
#  Metal 4            4
#  Metal 5            2
#-----------------------
#                 31144 
#
#Total number of involved priority nets 226
#Maximum src to sink distance for priority net 468.0
#Average of max src_to_sink distance for priority net 95.3
#Average of ave src_to_sink distance for priority net 55.6
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.12%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1566.39 (MB), peak = 1622.59 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.27 (MB), peak = 1622.59 (MB)
#Start Track Assignment.
#Done with 8550 horizontal wires in 2 hboxes and 5506 vertical wires in 2 hboxes.
#Done with 308 horizontal wires in 2 hboxes and 56 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 226
#Total wire length = 66673 um.
#Total half perimeter of net bounding box = 23527 um.
#Total wire length on LAYER M1 = 6728 um.
#Total wire length on LAYER M2 = 49 um.
#Total wire length on LAYER M3 = 36786 um.
#Total wire length on LAYER M4 = 23094 um.
#Total wire length on LAYER M5 = 5 um.
#Total wire length on LAYER M6 = 11 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31144
#Up-Via Summary (total 31144):
#           
#-----------------------
#  Metal 1        12274
#  Metal 2        10957
#  Metal 3         7907
#  Metal 4            4
#  Metal 5            2
#-----------------------
#                 31144 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1534.78 (MB), peak = 1622.59 (MB)
#
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 66.72 (MB)
#Total memory = 1534.82 (MB)
#Peak memory = 1622.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.2% of the total area was rechecked for DRC, and 70.7% required routing.
#    number of violations = 0
#cpu time = 00:01:17, elapsed time = 00:01:17, memory = 1544.64 (MB), peak = 1622.59 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.95 (MB), peak = 1622.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 226
#Total wire length = 62826 um.
#Total half perimeter of net bounding box = 23527 um.
#Total wire length on LAYER M1 = 15 um.
#Total wire length on LAYER M2 = 3184 um.
#Total wire length on LAYER M3 = 34497 um.
#Total wire length on LAYER M4 = 25129 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34816
#Total number of multi-cut vias = 224 (  0.6%)
#Total number of single cut vias = 34592 ( 99.4%)
#Up-Via Summary (total 34816):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12023 ( 98.2%)       224 (  1.8%)      12247
#  Metal 2       11801 (100.0%)         0 (  0.0%)      11801
#  Metal 3       10768 (100.0%)         0 (  0.0%)      10768
#-----------------------------------------------------------
#                34592 ( 99.4%)       224 (  0.6%)      34816 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:01:18
#Elapsed time = 00:01:18
#Increased memory = -15.84 (MB)
#Total memory = 1518.98 (MB)
#Peak memory = 1622.59 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:18
#Elapsed time = 00:01:18
#Increased memory = -15.84 (MB)
#Total memory = 1518.98 (MB)
#Peak memory = 1622.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:51
#Elapsed time = 00:01:51
#Increased memory = 52.20 (MB)
#Total memory = 1462.80 (MB)
#Peak memory = 1622.59 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 16:57:25 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 226 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000            6
        50.000     100.000          187
       100.000     150.000           18
       150.000     200.000            9
       200.000     250.000            4
       250.000     300.000            0
       300.000     350.000            0
       350.000     400.000            1
       400.000     450.000            0
       450.000     500.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           11
        0.000      20.000          110
       20.000      40.000           61
       40.000      60.000           26
       60.000      80.000           10
       80.000     100.000            7
      100.000     120.000            1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/CTS_416 (96 terminals)
    Guided length:  max path =    64.172um, total =   351.752um
    Routed length:  max path =   131.000um, total =   410.160um
    Deviation:      max path =   104.137%,  total =    16.605%

    Net core_instance/CTS_344 (64 terminals)
    Guided length:  max path =    50.148um, total =   264.178um
    Routed length:  max path =   100.200um, total =   302.020um
    Deviation:      max path =    99.811%,  total =    14.325%

    Net core_instance/CTS_385 (75 terminals)
    Guided length:  max path =    68.017um, total =   322.072um
    Routed length:  max path =   134.600um, total =   374.540um
    Deviation:      max path =    97.890%,  total =    16.291%

    Net core_instance/CTS_397 (66 terminals)
    Guided length:  max path =    68.763um, total =   242.938um
    Routed length:  max path =   132.600um, total =   272.040um
    Deviation:      max path =    92.838%,  total =    11.979%

    Net core_instance/psum_mem_instance/CTS_92 (74 terminals)
    Guided length:  max path =    67.360um, total =   290.770um
    Routed length:  max path =   125.000um, total =   340.620um
    Deviation:      max path =    85.570%,  total =    17.144%

    Net core_instance/CTS_391 (61 terminals)
    Guided length:  max path =    58.950um, total =   241.442um
    Routed length:  max path =   109.000um, total =   274.560um
    Deviation:      max path =    84.902%,  total =    13.717%

    Net core_instance/psum_mem_instance/CTS_102 (46 terminals)
    Guided length:  max path =    56.028um, total =   244.888um
    Routed length:  max path =   102.600um, total =   267.200um
    Deviation:      max path =    83.124%,  total =     9.111%

    Net core_instance/qmem_instance/CTS_51 (71 terminals)
    Guided length:  max path =    52.617um, total =   246.157um
    Routed length:  max path =    95.200um, total =   314.620um
    Deviation:      max path =    80.928%,  total =    27.812%

    Net core_instance/CTS_426 (83 terminals)
    Guided length:  max path =    74.938um, total =   310.810um
    Routed length:  max path =   134.400um, total =   344.280um
    Deviation:      max path =    79.349%,  total =    10.769%

    Net core_instance/CTS_339 (89 terminals)
    Guided length:  max path =    52.458um, total =   335.705um
    Routed length:  max path =    90.600um, total =   392.880um
    Deviation:      max path =    72.711%,  total =    17.031%

Set FIXED routing status on 226 net(s)
Set FIXED placed status on 225 instance(s)
Net route status summary:
  Clock:       226 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=226)
  Non-clock: 62146 (unrouted=62146, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4054 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 226  numPreroutedWires = 37107
[NR-eagl] Read numTotalNets=62372  numIgnoredNets=226
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 62146 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 667 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.25% H + 0.26% V. EstWL: 1.583730e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 61479 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.06% V. EstWL: 1.263035e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.540000e+01um, number of vias: 213184
[NR-eagl] Layer2(M2)(V) length: 3.974981e+05um, number of vias: 292666
[NR-eagl] Layer3(M3)(H) length: 4.447462e+05um, number of vias: 44067
[NR-eagl] Layer4(M4)(V) length: 1.866987e+05um, number of vias: 24783
[NR-eagl] Layer5(M5)(H) length: 1.783304e+05um, number of vias: 19245
[NR-eagl] Layer6(M6)(V) length: 1.507666e+05um, number of vias: 10759
[NR-eagl] Layer7(M7)(H) length: 6.735630e+04um, number of vias: 13372
[NR-eagl] Layer8(M8)(V) length: 9.826953e+04um, number of vias: 0
[NR-eagl] Total length: 1.523681e+06um, number of vias: 618076
End of congRepair (cpu=0:00:02.6, real=0:00:02.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=118872 and nets=66426 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1749.379M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.075        0.075      1.005       0.013        0.014      0.999      1.025         0.975
    S->S Wire Len.       um        113.189      114.747      1.014     104.635      104.982      1.000      1.003         0.997
    S->S Wire Res.       Ohm       132.833      133.624      1.006     114.343      114.684      1.000      1.003         0.997
    S->S Wire Res./um    Ohm         1.311        1.273      0.971       0.473        0.420      0.995      0.884         1.119
    Total Wire Len.      um        259.043      262.818      1.015     141.579      142.515      1.000      1.006         0.993
    Trans. Time          ns          0.064        0.064      1.011       0.023        0.024      0.999      1.024         0.975
    Wire Cap.            fF         41.276       41.946      1.016      22.200       22.620      0.999      1.018         0.980
    Wire Cap./um         fF          0.146        0.145      0.998       0.048        0.048      0.999      0.996         1.002
    Wire Delay           ns          0.003        0.004      1.008       0.004        0.004      0.999      1.001         0.997
    Wire Skew            ns          0.003        0.003      1.029       0.004        0.004      0.999      1.000         0.998
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.084        0.085      1.008      0.007         0.007      0.998      1.056         0.944
    S->S Wire Len.       um         70.502       72.901      1.034     50.805        51.390      0.998      1.009         0.987
    S->S Wire Res.       Ohm        89.075       91.125      1.023     57.602        58.596      0.996      1.013         0.979
    S->S Wire Res./um    Ohm         1.466        1.407      0.960      0.414         0.335      0.944      0.764         1.166
    Total Wire Len.      um        294.415      303.589      1.031     79.329        83.684      0.998      1.053         0.946
    Trans. Time          ns          0.076        0.078      1.017      0.016         0.016      0.999      1.035         0.964
    Wire Cap.            fF         47.434       49.004      1.033     12.996        13.631      0.997      1.045         0.950
    Wire Cap./um         fF          0.161        0.161      1.002      0.004         0.002      0.879      0.446         1.735
    Wire Delay           ns          0.004        0.004      1.050      0.003         0.003      0.988      0.999         0.977
    Wire Skew            ns          0.004        0.005      1.030      0.002         0.002      0.984      0.989         0.980
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.093        0.092      0.993      0.008         0.008      0.988      0.992         0.985
    S->S Wire Len.       um         41.415       52.291      1.263     18.932        25.060      0.814      1.077         0.615
    S->S Wire Res.       Ohm        66.498       75.644      1.138     26.998        33.747      0.801      1.001         0.640
    S->S Wire Res./um    Ohm         1.688        1.502      0.890      0.324         0.216      0.806      0.539         1.206
    Total Wire Len.      um        261.365      275.103      1.053     61.065        65.462      0.989      1.060         0.922
    Trans. Time          ns          0.090        0.091      1.010      0.008         0.009      0.987      1.025         0.949
    Wire Cap.            fF         49.487       49.202      0.994     11.829        11.896      0.989      0.995         0.983
    Wire Cap./um         fF          0.189        0.179      0.945      0.009         0.005      0.916      0.517         1.622
    Wire Delay           ns          0.003        0.005      1.437      0.002         0.003      0.737      1.096         0.496
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    --------------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                                  Difference (%)
    --------------------------------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f70/I                                                  -100.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f66/I                                                   -25.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f6c/I                                                    22.222
    core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A34ecb/I         20.000
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ff1/I                                 16.667
    --------------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      12.000um       1.599         0.282         0.451
    M3                           1398.130um    1428.600um       1.599         0.282         0.451
    M4                           1451.342um    1450.400um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.585%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ---------------------------------------------------------------------------------
    Route Sink Pin                                                     Difference (%)
    ---------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34817/I                     -100.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ae5/I                      -92.857
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3469c/I                      -80.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34add/I                      -75.000
    core_instance/kmem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34814/I        -66.667
    ---------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       1.000um       1.787         0.272         0.487
    M2                              0.000um      30.800um       1.599         0.282         0.451
    M3                           2469.357um    2640.600um       1.599         0.282         0.451
    M4                           2830.117um    2792.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.418%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------------------
    Route Sink Pin                                                     Difference (%)
    ---------------------------------------------------------------------------------
    core_instance/kmem_instance/memory15_reg_33_/CP                       -660.000
    core_instance/ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/CP       -657.143
    core_instance/kmem_instance/memory13_reg_65_/CP                       -654.545
    core_instance/kmem_instance/memory10_reg_15_/CP                       -644.444
    core_instance/ofifo_inst/col_idx_3__fifo_instance/q12_reg_6_/CP       -642.857
    ---------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       14.400um       1.787         0.272         0.487
    M2                               0.000um     3141.200um       1.599         0.282         0.451
    M3                           25137.342um    30428.000um       1.599         0.282         0.451
    M4                           26612.980um    20886.800um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        94.207%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_4:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      85            20.800um         85
    M3                   145.637um      85           204.000um         81
    M4                   169.012um     128           117.400um         71
    -------------------------------------------------------------------------
    Totals               314.000um     298           341.000um        237
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.003ns         -             -
    S->WS Trans. Time      0.104ns       0.108ns         -             -
    S->WS Wire Len.       21.495um      29.400um         -             -
    S->WS Wire Res.       44.399Ohm     49.254Ohm        -             -
    Wire Cap.             59.959fF      62.691fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/CP.
    Post-route worst sink:
    core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_ccl_BUF_CLOCK_NODE-
    _UID_A346a5.
    Driver fanout: 84.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_437:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      82            27.200um         82
    M3                   154.387um      82           216.200um         77
    M4                   149.613um     125            92.800um         55
    -------------------------------------------------------------------------
    Totals               303.000um     289           335.000um        214
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.104ns       0.106ns         -             -
    S->WS Wire Len.       19.870um      68.000um         -             -
    S->WS Wire Res.       42.630Ohm     94.273Ohm        -             -
    Wire Cap.             60.908fF      61.302fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/kmem_instance/Q_reg_48_/CP.
    Post-route worst sink: core_instance/kmem_instance/memory2_reg_48_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A346a6.
    Driver fanout: 81.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/mac_array_instance/CTS_84:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      63             9.600um         63
    M3                   122.300um      63           167.200um         61
    M4                   129.770um      99           102.800um         61
    -------------------------------------------------------------------------
    Totals               251.000um     225           278.000um        185
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.105ns       0.106ns         -             -
    S->WS Wire Len.       79.930um     104.400um         -             -
    S->WS Wire Res.      120.010Ohm    139.898Ohm        -             -
    Wire Cap.             50.110fF      51.118fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_-
    /CP.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/C-
    P.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ed9.
    Driver fanout: 62.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_354:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      77            24.600um         77
    M3                   164.525um      77           184.600um         74
    M4                   172.417um     107           151.600um         72
    -------------------------------------------------------------------------
    Totals               336.000um     261           359.000um        223
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.104ns       0.106ns         -             -
    S->WS Wire Len.       60.057um      69.400um         -             -
    S->WS Wire Res.       89.377Ohm    101.797Ohm        -             -
    Wire Cap.             62.940fF      63.775fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/Q_reg_26_/CP.
    Post-route worst sink: core_instance/psum_mem_instance/Q_reg_26_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34afa.
    Driver fanout: 76.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/mac_array_instance/CTS_81:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      77            10.600um         77
    M3                   141.502um      77           228.200um         75
    M4                   218.012um     115           141.000um         78
    -------------------------------------------------------------------------
    Totals               359.000um     269           379.000um        230
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.103ns       0.105ns         -             -
    S->WS Wire Len.       56.727um      63.400um         -             -
    S->WS Wire Res.       82.752Ohm     89.266Ohm        -             -
    Wire Cap.             69.312fF      68.857fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_116_/-
    CP.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_-
    /CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ec6.
    Driver fanout: 76.
    Driver cell: CKBD16.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047        2         0%        -         1          0%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063        5         0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    11790        98%       ER       225         89%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      126         1%        -        17          7%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044       72         1%        -         9          4%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    11543       100%       ER       256        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046        2         0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    10410       100%       ER       356        100%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089        1         0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1stack_W      1.500    0.059    0.089        1         0%        -        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
      gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
      wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=5, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.108),trunk(0.103),top(nil), margined worst slew is leaf(0.108),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.506, max=0.554, avg=0.530, sd=0.009], skew [0.049 vs 0.057, 100% {0.506, 0.531, 0.554}] (wid=0.065 ws=0.039) (gid=0.518 gs=0.056)
    Clock network insertion delays are now [0.506ns, 0.554ns] average 0.530ns std.dev 0.009ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1897.48 CPU=0:00:06.7 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 1897.5M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=225, i=0, cg=0, l=0, total=225
      Rebuilding timing graph   cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
      Rebuilding timing graph   sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=5, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=225, i=0, cg=0, l=0, total=225
        cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
        gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
        wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
        wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
        sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=5, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 226, tested: 226, violation detected: 5, cannot run: 0, attempted: 5, failed: 0, sized: 4
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            5          4
        ------------------------------
        Total           5          4
        ------------------------------
        
        Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 8.640um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=225, i=0, cg=0, l=0, total=225
          cell areas     : b=1742.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1742.040um^2
          gate capacitance : top=0.000pF, trunk=0.964pF, leaf=11.037pF, total=12.001pF
          wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
          wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
          sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
          skew_group clk/CON: insertion delay [min=0.506, max=0.554, avg=0.530, sd=0.009], skew [0.049 vs 0.057, 100% {0.506, 0.531, 0.554}] (wid=0.065 ws=0.039) (gid=0.518 gs=0.056)
        Clock network insertion delays are now [0.506ns, 0.554ns] average 0.530ns std.dev 0.009ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ----------------------------------------------------------------------------------------------------------------
      Overslew    Causes                          Driving Pin
      ----------------------------------------------------------------------------------------------------------------
      0.000ns     Inst already optimally sized    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ec6/Z
      ----------------------------------------------------------------------------------------------------------------
      
      Slew Diagnostics Counts:
      
      ------------------------------------------
      Cause                           Occurences
      ------------------------------------------
      Inst already optimally sized        1
      ------------------------------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (1:28:26 mem=1764.6M) ***
Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1764.6MB
*** Finished refinePlace (1:28:27 mem=1764.6M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (1:28:27 mem=1764.6M) ***
Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1764.6MB
*** Finished refinePlace (1:28:27 mem=1764.6M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 9 insts, 18 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=118872 and nets=66426 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1764.574M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=225, i=0, cg=0, l=0, total=225
      Rebuilding timing graph   cell areas     : b=1742.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1742.040um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.964pF, leaf=11.037pF, total=12.001pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
      Rebuilding timing graph   sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
    PostConditioning done.
Net route status summary:
  Clock:       226 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=226)
  Non-clock: 62146 (unrouted=0, trialRouted=62146, noStatus=0, routed=0, fixed=0)
(Not counting 4054 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=225, i=0, cg=0, l=0, total=225
      cell areas     : b=1742.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1742.040um^2
      gate capacitance : top=0.000pF, trunk=0.964pF, leaf=11.037pF, total=12.001pF
      wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
      wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
      sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:
      Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.506, max=0.554, avg=0.530, sd=0.009], skew [0.049 vs 0.057, 100% {0.506, 0.531, 0.554}] (wid=0.065 ws=0.039) (gid=0.518 gs=0.056)
    Clock network insertion delays are now [0.506ns, 0.554ns] average 0.530ns std.dev 0.009ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------
  Cell type      Count    Area
  --------------------------------
  Buffers         225     1742.040
  Inverters         0        0.000
  Clock Gates       0        0.000
  Clock Logic       0        0.000
  All             225     1742.040
  --------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      8355.600
  Leaf      54470.400
  Total     62826.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     0.964     1.343     2.308
  Leaf     11.037     9.742    20.779
  Total    12.001    11.085    23.087
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  11824    11.037     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------
  Type          Units    Count    Average    Std. Dev.    Top 10 violations
  -------------------------------------------------------------------------
  Transition    ns         1       0.000       0.000      [0.000]
  -------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.103               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.506     0.554     0.049       0.057         0.039           0.012           0.530        0.009     100% {0.506, 0.531, 0.554}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.506ns, 0.554ns] average 0.530ns std.dev 0.009ns
  
  Found a total of 74 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
  WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
  WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_74_/CP
  WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_75_/CP
  WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_120_/CP
  WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
  WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_118_/CP
  WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_117_/CP
  WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_100_/CP
  WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=225, i=0, cg=0, l=0, total=225
  cell areas     : b=1742.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1742.040um^2
  gate capacitance : top=0.000pF, trunk=0.964pF, leaf=11.037pF, total=12.001pF
  wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
  wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
  sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:
  Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
  skew_group clk/CON: insertion delay [min=0.506, max=0.554, avg=0.530, sd=0.009], skew [0.049 vs 0.057, 100% {0.506, 0.531, 0.554}] (wid=0.065 ws=0.039) (gid=0.518 gs=0.056)
Clock network insertion delays are now [0.506ns, 0.554ns] average 0.530ns std.dev 0.009ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1755.4M, totSessionCpu=1:28:37 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1755.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1755.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=1755.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1836.73 CPU=0:00:06.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 1836.7M) ***
*** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=1:28:47 mem=1836.7M)
** Profile ** Overall slacks :  cpu=0:00:08.9, mem=1836.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1836.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.913  |
|           TNS (ns):| -1647.2 |
|    Violating Paths:|  2463   |
|          All Paths:|  19592  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.963%
       (99.321% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1836.7M
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1770.6M, totSessionCpu=1:28:48 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 58321

Instance distribution across the VT partitions:

 LVT : inst = 27199 (46.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 27199 (46.6%)

 HVT : inst = 31098 (53.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31098 (53.3%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1770.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1770.6M) ***
*** Starting optimizing excluded clock nets MEM= 1770.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1770.6M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.913
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 226 nets with fixed/cover wires excluded.
Info: 226 clock nets excluded from IPO operation.
*info: 226 clock nets excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
*info: 226 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.913 TNS Slack -1647.223 Density 99.32
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.913|   -0.913|-1647.182|-1647.223|    99.32%|   0:00:00.0| 1973.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.913|   -0.913|-1646.165|-1646.205|    99.32%|   0:00:04.0| 1979.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.913|   -0.913|-1646.036|-1646.076|    99.32%|   0:00:01.0| 1981.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.913|   -0.913|-1645.560|-1645.600|    99.32%|   0:00:01.0| 1982.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.913|   -0.913|-1645.339|-1645.379|    99.32%|   0:00:01.0| 1982.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.913|   -0.913|-1645.095|-1645.135|    99.32%|   0:00:01.0| 1983.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.913|   -0.913|-1644.900|-1644.939|    99.32%|   0:00:01.0| 1983.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.913|   -0.913|-1644.900|-1644.939|    99.32%|   0:00:02.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.913|   -0.913|-1644.300|-1644.340|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.913|   -0.913|-1644.257|-1644.297|    99.32%|   0:00:02.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.913|   -0.913|-1644.249|-1644.289|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.913|   -0.913|-1644.249|-1644.289|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.913|   -0.913|-1644.249|-1644.289|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.913|   -0.913|-1644.032|-1644.072|    99.32%|   0:00:00.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.913|   -0.913|-1643.666|-1643.706|    99.32%|   0:00:00.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.913|   -0.913|-1643.666|-1643.706|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.913|   -0.913|-1643.666|-1643.706|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.7 real=0:00:19.0 mem=1984.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:18.9 real=0:00:19.0 mem=1984.2M) ***
** GigaOpt Optimizer WNS Slack -0.913 TNS Slack -1643.706 Density 99.32
*** Starting refinePlace (1:29:21 mem=2000.2M) ***
Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
Density distribution unevenness ratio = 0.471%
Density distribution unevenness ratio = 1.851%
Move report: Timing Driven Placement moves 116270 insts, mean move: 3.28 um, max move: 64.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U265): (626.60, 620.20) --> (578.60, 604.00)
	Runtime: CPU: 0:00:20.9 REAL: 0:00:20.0 MEM: 2108.9MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.233e+06 (5.725e+05 6.607e+05) (ext = 4.715e+04)
Runtime: CPU: 0:00:20.9 REAL: 0:00:20.0 MEM: 2108.9MB
*** Finished refinePlace (1:29:42 mem=2108.9M) ***
Finished re-routing un-routed nets (0:00:00.1 2108.9M)


Density : 0.9932
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:23.3 real=0:00:23.0 mem=2108.9M) ***
** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -1650.563 Density 99.32
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 226 constrained nets 
Layer 7 has 664 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:47.0 real=0:00:47.0 mem=2108.9M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 226 nets with fixed/cover wires excluded.
Info: 226 clock nets excluded from IPO operation.
*info: 226 clock nets excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
*info: 226 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -1650.563 Density 99.32
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.919|   -0.919|-1650.523|-1650.563|    99.32%|   0:00:00.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.903|   -0.903|-1648.121|-1648.161|    99.32%|   0:00:01.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.895|   -0.895|-1643.370|-1643.410|    99.32%|   0:00:02.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.892|   -0.892|-1641.879|-1641.919|    99.31%|   0:00:06.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -0.892|   -0.892|-1641.834|-1641.874|    99.31%|   0:00:02.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -0.890|   -0.890|-1641.455|-1641.495|    99.31%|   0:00:01.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -0.890|   -0.890|-1641.278|-1641.318|    99.31%|   0:00:04.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -0.890|   -0.890|-1641.241|-1641.281|    99.31%|   0:00:09.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:06.8 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.5  real=0:00:10.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -68.982 } { -0.051 } { 3394 } { 19592 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 41 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.798|   -0.798|-1357.611|-1368.833|    99.31%|   0:00:34.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.797|   -0.797|-1356.671|-1367.893|    99.31%|   0:00:06.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.793|   -0.793|-1356.190|-1367.411|    99.31%|   0:00:00.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.792|   -0.792|-1355.955|-1367.177|    99.31%|   0:00:03.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.791|   -0.791|-1355.098|-1366.319|    99.31%|   0:00:03.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.789|   -0.789|-1354.805|-1366.027|    99.31%|   0:00:01.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.788|   -0.788|-1354.321|-1365.543|    99.31%|   0:00:01.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.787|   -0.787|-1353.998|-1365.219|    99.31%|   0:00:00.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.786|   -0.786|-1353.467|-1364.689|    99.31%|   0:00:02.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.784|   -0.784|-1352.058|-1363.279|    99.31%|   0:00:01.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.783|   -0.783|-1351.859|-1363.081|    99.31%|   0:00:05.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.783|   -0.783|-1351.734|-1362.955|    99.31%|   0:00:00.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.783|   -0.783|-1351.591|-1362.813|    99.31%|   0:00:03.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 52 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.551|   -0.551|-1154.664|-1221.216|    99.31%|   0:00:14.0| 2081.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -0.551|   -0.551|-1154.664|-1221.216|    99.31%|   0:00:01.0| 2081.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:38 real=0:01:39 mem=2081.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.515|   -0.551| -66.552|-1221.216|    99.31%|   0:00:00.0| 2081.8M|   WC_VIEW|  default| out[85]                                            |
|  -0.515|   -0.551| -66.552|-1221.216|    99.31%|   0:00:00.0| 2081.8M|   WC_VIEW|  default| out[85]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2081.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:39 real=0:01:39 mem=2081.8M) ***
** GigaOpt Optimizer WNS Slack -0.551 TNS Slack -1221.216 Density 99.31
*** Starting refinePlace (1:31:30 mem=2097.8M) ***
Total net bbox length = 1.242e+06 (5.748e+05 6.668e+05) (ext = 4.717e+04)
Density distribution unevenness ratio = 1.854%
Density distribution unevenness ratio = 2.457%
Move report: Timing Driven Placement moves 111317 insts, mean move: 2.13 um, max move: 89.60 um
	Max move on inst (core_instance/mac_array_instance/FE_OCPC7076_q_temp_149_): (56.40, 344.80) --> (70.40, 269.20)
	Runtime: CPU: 0:00:22.3 REAL: 0:00:22.0 MEM: 2193.2MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.222e+06 (5.674e+05 6.547e+05) (ext = 4.727e+04)
Runtime: CPU: 0:00:22.4 REAL: 0:00:22.0 MEM: 2193.2MB
*** Finished refinePlace (1:31:52 mem=2193.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2193.2M)


Density : 0.9945
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:25.1 real=0:00:25.0 mem=2193.2M) ***
** GigaOpt Optimizer WNS Slack -0.558 TNS Slack -1228.674 Density 99.45
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.558|   -0.558|-1162.083|-1228.674|    99.45%|   0:00:01.0| 2193.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -0.558|   -0.558|-1161.814|-1228.405|    99.45%|   0:00:07.0| 2193.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 37 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.435|   -0.827|-1119.064|-1224.511|    99.45%|   0:00:19.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.435|   -0.827|-1119.051|-1224.498|    99.45%|   0:00:05.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.434|   -0.827|-1118.856|-1224.303|    99.44%|   0:00:09.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.434|   -0.827|-1118.601|-1224.048|    99.44%|   0:00:02.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 24 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.433|   -0.939|-1067.262|-1192.115|    99.44%|   0:00:10.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.433|   -0.939|-1067.262|-1192.115|    99.44%|   0:00:02.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:54.2 real=0:00:55.0 mem=2127.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.939|   -0.939|-124.852|-1192.115|    99.44%|   0:00:00.0| 2127.3M|   WC_VIEW|  default| out[85]                                            |
|  -0.939|   -0.939|-124.852|-1192.115|    99.44%|   0:00:00.0| 2127.3M|   WC_VIEW|  default| out[85]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2127.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:54.5 real=0:00:55.0 mem=2127.3M) ***
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1192.115 Density 99.44
*** Starting refinePlace (1:32:51 mem=2127.3M) ***
Total net bbox length = 1.229e+06 (5.686e+05 6.603e+05) (ext = 4.727e+04)
Density distribution unevenness ratio = 2.459%
Density distribution unevenness ratio = 2.238%
Move report: Timing Driven Placement moves 105781 insts, mean move: 1.59 um, max move: 49.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U112): (330.60, 469.00) --> (288.20, 476.20)
	Runtime: CPU: 0:00:18.1 REAL: 0:00:18.0 MEM: 2217.4MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.217e+06 (5.658e+05 6.509e+05) (ext = 4.730e+04)
Runtime: CPU: 0:00:18.2 REAL: 0:00:18.0 MEM: 2217.4MB
*** Finished refinePlace (1:33:09 mem=2217.4M) ***
Finished re-routing un-routed nets (0:00:00.1 2217.4M)


Density : 0.9951
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:20.3 real=0:00:20.0 mem=2217.4M) ***
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1200.261 Density 99.51
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.466|   -0.939|-1075.398|-1200.261|    99.51%|   0:00:00.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.457|   -0.939|-1073.449|-1198.312|    99.51%|   0:00:01.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.457|   -0.939|-1073.285|-1198.148|    99.51%|   0:00:01.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.448|   -0.939|-1071.153|-1196.016|    99.51%|   0:00:00.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.446|   -0.939|-1067.591|-1192.455|    99.51%|   0:00:01.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.446|   -0.939|-1067.511|-1192.375|    99.51%|   0:00:01.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.442|   -0.939|-1067.552|-1192.415|    99.51%|   0:00:01.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.442|   -0.939|-1067.437|-1192.300|    99.52%|   0:00:05.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.442|   -0.939|-1067.437|-1192.300|    99.52%|   0:00:00.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.3 real=0:00:10.0 mem=2217.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.939|   -0.939|-124.863|-1192.300|    99.52%|   0:00:00.0| 2217.4M|   WC_VIEW|  default| out[85]                                            |
|  -0.939|   -0.939|-124.863|-1192.300|    99.52%|   0:00:00.0| 2217.4M|   WC_VIEW|  default| out[85]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2217.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.7 real=0:00:11.0 mem=2217.4M) ***
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1192.300 Density 99.52
*** Starting refinePlace (1:33:23 mem=2217.4M) ***
Total net bbox length = 1.222e+06 (5.659e+05 6.556e+05) (ext = 4.730e+04)
Density distribution unevenness ratio = 2.237%
Density distribution unevenness ratio = 2.063%
Move report: Timing Driven Placement moves 93068 insts, mean move: 1.02 um, max move: 49.60 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC4863_q_temp_442_): (216.00, 506.80) --> (215.00, 458.20)
	Runtime: CPU: 0:00:15.2 REAL: 0:00:15.0 MEM: 2228.6MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.217e+06 (5.657e+05 6.508e+05) (ext = 4.729e+04)
Runtime: CPU: 0:00:15.2 REAL: 0:00:15.0 MEM: 2228.6MB
*** Finished refinePlace (1:33:38 mem=2228.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2228.6M)


Density : 0.9952
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.0 real=0:00:17.0 mem=2228.6M) ***
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1187.925 Density 99.52
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 380 constrained nets 
Layer 7 has 646 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:50 real=0:03:50 mem=2228.6M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 226 nets with fixed/cover wires excluded.
Info: 380 clock nets excluded from IPO operation.
*info: 380 clock nets excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
*info: 226 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1187.925 Density 99.52
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.420|   -0.939|-1063.056|-1187.925|    99.52%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.420|   -0.939|-1061.536|-1186.405|    99.51%|   0:00:11.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.419|   -0.939|-1067.962|-1192.831|    99.50%|   0:00:03.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.419|   -0.939|-1067.175|-1192.043|    99.50%|   0:00:04.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.419|   -0.939|-1067.159|-1192.028|    99.50%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.419|   -0.939|-1065.298|-1190.167|    99.49%|   0:00:06.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.419|   -0.939|-1064.461|-1189.330|    99.49%|   0:00:01.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.419|   -0.939|-1059.769|-1184.638|    99.49%|   0:00:06.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.419|   -0.939|-1059.174|-1184.043|    99.49%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.419|   -0.939|-1059.020|-1183.888|    99.49%|   0:00:02.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.419|   -0.939|-1055.388|-1180.257|    99.47%|   0:00:07.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_111_/E                            |
|  -0.419|   -0.939|-1055.372|-1180.241|    99.47%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_111_/E                            |
|  -0.419|   -0.939|-1043.094|-1167.963|    99.47%|   0:00:01.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.419|   -0.939|-1039.153|-1164.021|    99.46%|   0:00:04.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.419|   -0.939|-1038.628|-1163.497|    99.46%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.419|   -0.939|-1038.573|-1163.442|    99.46%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.419|   -0.939|-1026.950|-1151.818|    99.44%|   0:00:03.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.419|   -0.939|-1025.967|-1150.835|    99.43%|   0:00:08.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.419|   -0.939|-1024.169|-1149.038|    99.43%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.419|   -0.939|-1024.151|-1149.020|    99.43%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.419|   -0.939|-1022.451|-1147.320|    99.43%|   0:00:02.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_63_/E                             |
|  -0.419|   -0.939|-1019.790|-1144.659|    99.42%|   0:00:04.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
|  -0.419|   -0.939|-1019.655|-1144.524|    99.42%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
|  -0.419|   -0.939|-1013.977|-1138.845|    99.41%|   0:00:07.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_27_/D                           |
|  -0.419|   -0.939|-1013.508|-1138.376|    99.40%|   0:00:03.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_34_/D                           |
|  -0.419|   -0.939|-1011.947|-1136.816|    99.39%|   0:00:04.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.419|   -0.939|-1011.430|-1136.299|    99.39%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_89_/D                           |
|  -0.419|   -0.939|-1010.619|-1135.487|    99.39%|   0:00:04.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_81_/D                           |
|  -0.419|   -0.939|-1010.599|-1135.468|    99.39%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_81_/D                           |
|  -0.419|   -0.939|-1004.476|-1129.345|    99.39%|   0:00:05.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.419|   -0.939|-1004.248|-1129.117|    99.39%|   0:00:02.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_125_/E                            |
|  -0.419|   -0.939|-1004.211|-1129.079|    99.39%|   0:00:03.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_40_/E                             |
|  -0.419|   -0.939|-1000.620|-1125.489|    99.39%|   0:00:02.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
|  -0.419|   -0.939|-1000.174|-1125.043|    99.39%|   0:00:08.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_51_/D                           |
|  -0.419|   -0.939|-1000.140|-1125.009|    99.39%|   0:00:02.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.419|   -0.939| -999.508|-1124.376|    99.39%|   0:00:05.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.419|   -0.939| -999.298|-1124.167|    99.39%|   0:00:01.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_4_/D                            |
|  -0.419|   -0.939| -999.205|-1124.074|    99.39%|   0:00:02.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.419|   -0.939| -998.152|-1123.021|    99.39%|   0:00:02.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_37_/D  |
|  -0.419|   -0.939| -997.943|-1122.812|    99.39%|   0:00:01.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_37_/D  |
|  -0.419|   -0.939| -997.764|-1122.633|    99.39%|   0:00:04.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_37_/D  |
|  -0.419|   -0.939| -997.614|-1122.483|    99.39%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_37_/D  |
|  -0.419|   -0.939| -996.372|-1121.241|    99.39%|   0:00:07.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_10_/D                           |
|  -0.419|   -0.939| -996.251|-1121.120|    99.39%|   0:00:04.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.419|   -0.939| -995.429|-1120.298|    99.39%|   0:00:04.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.419|   -0.939| -994.553|-1119.422|    99.39%|   0:00:06.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_30_/D                             |
|  -0.419|   -0.939| -994.135|-1119.003|    99.39%|   0:00:01.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.419|   -0.939| -993.894|-1118.762|    99.39%|   0:00:01.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.419|   -0.939| -993.494|-1118.362|    99.38%|   0:00:00.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.419|   -0.939| -993.478|-1118.347|    99.38%|   0:00:02.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.419|   -0.939| -993.014|-1117.883|    99.38%|   0:00:00.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.419|   -0.939| -992.829|-1117.697|    99.38%|   0:00:02.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_87_/D                             |
|  -0.419|   -0.939| -992.342|-1117.210|    99.38%|   0:00:01.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
|  -0.419|   -0.939| -992.173|-1117.042|    99.38%|   0:00:00.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
|  -0.419|   -0.939| -991.950|-1116.819|    99.38%|   0:00:02.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
|  -0.419|   -0.939| -991.739|-1116.607|    99.38%|   0:00:01.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.419|   -0.939| -991.700|-1116.568|    99.38%|   0:00:00.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.419|   -0.939| -991.549|-1116.418|    99.38%|   0:00:02.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_0_/D                                       |
|  -0.419|   -0.939| -991.225|-1116.094|    99.38%|   0:00:01.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.419|   -0.939| -991.202|-1116.071|    99.38%|   0:00:01.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.419|   -0.939| -991.199|-1116.068|    99.38%|   0:00:01.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.419|   -0.939| -991.215|-1116.084|    99.38%|   0:00:02.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory14_reg_33_/D |
|  -0.419|   -0.939| -991.215|-1116.084|    99.38%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:35 real=0:02:35 mem=2135.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:35 real=0:02:35 mem=2135.8M) ***
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1116.084 Density 99.38
*** Starting refinePlace (1:36:22 mem=2151.8M) ***
Total net bbox length = 1.221e+06 (5.658e+05 6.553e+05) (ext = 4.728e+04)
Density distribution unevenness ratio = 2.094%
Density distribution unevenness ratio = 1.793%
Move report: Timing Driven Placement moves 94317 insts, mean move: 1.11 um, max move: 31.20 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC5214_q_temp_470_): (331.60, 472.60) --> (311.20, 461.80)
	Runtime: CPU: 0:00:16.8 REAL: 0:00:17.0 MEM: 2216.4MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.217e+06 (5.665e+05 6.508e+05) (ext = 4.730e+04)
Runtime: CPU: 0:00:16.9 REAL: 0:00:17.0 MEM: 2216.4MB
*** Finished refinePlace (1:36:39 mem=2216.4M) ***
Finished re-routing un-routed nets (0:00:00.1 2216.4M)


Density : 0.9938
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.6 real=0:00:19.0 mem=2216.4M) ***
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1117.790 Density 99.38
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 380 constrained nets 
Layer 7 has 651 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:56 real=0:02:55 mem=2216.4M) ***

End: GigaOpt Optimization in TNS mode
Info: 226 nets with fixed/cover wires excluded.
Info: 380 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 226  numPreroutedWires = 37118
[NR-eagl] Read numTotalNets=62486  numIgnoredNets=226
[NR-eagl] There are 154 clock nets ( 154 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 62089 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 154 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 651 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.46% H + 0.42% V. EstWL: 1.530216e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 154 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 2.167200e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 61438 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.19% V. EstWL: 1.193729e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 1.540000e+01um, number of vias: 213413
[NR-eagl] Layer2(M2)(V) length: 3.203405e+05um, number of vias: 277447
[NR-eagl] Layer3(M3)(H) length: 4.163974e+05um, number of vias: 50514
[NR-eagl] Layer4(M4)(V) length: 1.935061e+05um, number of vias: 29616
[NR-eagl] Layer5(M5)(H) length: 2.027677e+05um, number of vias: 21681
[NR-eagl] Layer6(M6)(V) length: 1.585669e+05um, number of vias: 11844
[NR-eagl] Layer7(M7)(H) length: 6.721210e+04um, number of vias: 13458
[NR-eagl] Layer8(M8)(V) length: 9.516261e+04um, number of vias: 0
[NR-eagl] Total length: 1.453969e+06um, number of vias: 617973
[NR-eagl] End Peak syMemory usage = 1967.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.00 seconds
Extraction called for design 'fullchip' of instances=118986 and nets=62666 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1957.059M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=2048.55 CPU=0:00:07.0 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 2048.6M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 226 nets with fixed/cover wires excluded.
Info: 380 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     3   |     1   |      1  |     0   |     0   |     0   |     0   | -0.89 |          0|          0|          0|  99.38  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.89 |          0|          0|          1|  99.38  |   0:00:00.0|    2124.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.89 |          0|          0|          0|  99.38  |   0:00:00.0|    2124.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 380 constrained nets 
Layer 7 has 594 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=2124.9M) ***

*** Starting refinePlace (1:37:06 mem=2156.9M) ***
Total net bbox length = 1.222e+06 (5.665e+05 6.552e+05) (ext = 4.729e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.222e+06 (5.665e+05 6.552e+05) (ext = 4.729e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2156.9MB
*** Finished refinePlace (1:37:06 mem=2156.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2156.9M)


Density : 0.9938
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2156.9M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.482 -> -0.490 (bump = 0.008)
Begin: GigaOpt postEco optimization
Info: 226 nets with fixed/cover wires excluded.
Info: 380 clock nets excluded from IPO operation.
*info: 380 clock nets excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
*info: 226 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.891 TNS Slack -1120.278 Density 99.38
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.445|   -0.891|-1001.815|-1120.278|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.437|   -0.891| -999.594|-1118.058|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.434|   -0.891| -997.656|-1116.119|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.426|   -0.891| -994.974|-1113.437|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.426|   -0.891| -994.546|-1113.010|    99.38%|   0:00:03.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.426|   -0.891| -994.390|-1112.853|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.426|   -0.891| -994.390|-1112.853|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:05.0 mem=2140.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.891|   -0.891|-118.463|-1112.853|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  default| out[85]                                            |
|  -0.878|   -0.878|-118.115|-1112.505|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  default| out[25]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2140.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.4 real=0:00:05.0 mem=2140.1M) ***
** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1112.505 Density 99.38
*** Starting refinePlace (1:37:17 mem=2140.1M) ***
Total net bbox length = 1.222e+06 (5.667e+05 6.553e+05) (ext = 4.729e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.222e+06 (5.667e+05 6.553e+05) (ext = 4.729e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2140.1MB
*** Finished refinePlace (1:37:18 mem=2140.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2140.1M)


Density : 0.9938
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2140.1M) ***
** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1112.505 Density 99.38
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 380 constrained nets 
Layer 7 has 593 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:07.8 real=0:00:08.0 mem=2140.1M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.482 -> -0.471 (bump = -0.011)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -1117.690 -> -1112.405
Begin: GigaOpt TNS recovery
Info: 226 nets with fixed/cover wires excluded.
Info: 380 clock nets excluded from IPO operation.
*info: 380 clock nets excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
*info: 226 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1112.505 Density 99.38
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.426|   -0.878|-994.390|-1112.505|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.426|   -0.878|-991.869|-1109.983|    99.38%|   0:00:03.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.426|   -0.878|-991.785|-1109.900|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.426|   -0.878|-990.075|-1108.190|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.426|   -0.878|-988.186|-1106.301|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.426|   -0.878|-986.751|-1104.866|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.426|   -0.878|-986.651|-1104.766|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.426|   -0.878|-985.684|-1103.799|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.426|   -0.878|-984.602|-1102.717|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.426|   -0.878|-979.474|-1097.589|    99.39%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.426|   -0.878|-979.119|-1097.234|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.426|   -0.878|-972.769|-1090.884|    99.39%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.426|   -0.878|-972.594|-1090.709|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.426|   -0.878|-964.614|-1082.729|    99.39%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.426|   -0.878|-964.378|-1082.493|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.426|   -0.878|-964.326|-1082.441|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.426|   -0.878|-964.291|-1082.405|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.426|   -0.878|-964.274|-1082.389|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.426|   -0.878|-959.541|-1077.655|    99.40%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_119_/D                          |
|  -0.426|   -0.878|-952.200|-1070.314|    99.40%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.426|   -0.878|-952.809|-1070.924|    99.40%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.426|   -0.878|-951.300|-1069.415|    99.40%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_25_/E                             |
|  -0.426|   -0.878|-951.146|-1069.261|    99.41%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_25_/E                             |
|  -0.426|   -0.878|-948.180|-1066.295|    99.41%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_75_/D                           |
|  -0.426|   -0.878|-948.067|-1066.182|    99.41%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_75_/D                           |
|  -0.426|   -0.878|-946.195|-1064.310|    99.41%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_15_/D                           |
|  -0.426|   -0.878|-940.133|-1058.248|    99.41%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_52_/D                           |
|  -0.426|   -0.878|-935.539|-1053.654|    99.41%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_21_/D                           |
|  -0.426|   -0.878|-933.236|-1051.351|    99.41%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_56_/E                             |
|  -0.426|   -0.878|-932.626|-1050.741|    99.42%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_73_/D                           |
|  -0.426|   -0.878|-932.466|-1050.581|    99.42%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_73_/D                           |
|  -0.426|   -0.878|-927.480|-1045.595|    99.42%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.426|   -0.878|-927.187|-1045.302|    99.42%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.426|   -0.878|-927.164|-1045.278|    99.42%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.426|   -0.878|-927.136|-1045.251|    99.42%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.426|   -0.878|-924.766|-1042.880|    99.43%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_51_/D                           |
|  -0.426|   -0.878|-924.745|-1042.860|    99.43%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_51_/D                           |
|  -0.426|   -0.878|-923.666|-1041.781|    99.43%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_32_/D                           |
|  -0.426|   -0.878|-920.383|-1038.498|    99.44%|   0:00:03.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.426|   -0.878|-915.532|-1033.646|    99.44%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.426|   -0.878|-913.663|-1031.778|    99.44%|   0:00:03.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/D                           |
|  -0.426|   -0.878|-913.617|-1031.732|    99.44%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/D                           |
|  -0.426|   -0.878|-912.148|-1030.263|    99.45%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_54_/D                           |
|  -0.426|   -0.878|-912.006|-1030.121|    99.45%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_54_/D                           |
|  -0.426|   -0.878|-911.211|-1029.326|    99.45%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_74_/D                           |
|  -0.426|   -0.878|-911.151|-1029.266|    99.45%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_74_/D                           |
|  -0.426|   -0.878|-910.011|-1028.126|    99.45%|   0:00:03.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_68_/D                           |
|  -0.426|   -0.878|-909.956|-1028.071|    99.45%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_68_/D                           |
|  -0.426|   -0.878|-907.695|-1025.810|    99.46%|   0:00:03.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
|  -0.426|   -0.878|-907.030|-1025.145|    99.46%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
|  -0.426|   -0.878|-906.978|-1025.093|    99.46%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
|  -0.426|   -0.878|-905.531|-1023.646|    99.46%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.426|   -0.878|-905.380|-1023.495|    99.46%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.426|   -0.878|-903.596|-1021.711|    99.47%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.426|   -0.878|-903.477|-1021.592|    99.47%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.426|   -0.878|-902.732|-1020.847|    99.47%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/D                            |
|  -0.426|   -0.878|-900.900|-1019.015|    99.47%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.426|   -0.878|-900.770|-1018.885|    99.47%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.426|   -0.878|-900.166|-1018.281|    99.47%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_113_/D                          |
|  -0.426|   -0.878|-899.926|-1018.041|    99.47%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_113_/D                          |
|  -0.426|   -0.878|-898.757|-1016.872|    99.48%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.426|   -0.878|-898.076|-1016.191|    99.48%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.426|   -0.878|-897.930|-1016.045|    99.48%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.426|   -0.878|-897.346|-1015.461|    99.48%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_84_/D                           |
|  -0.426|   -0.878|-897.054|-1015.169|    99.48%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_84_/D                           |
|  -0.426|   -0.878|-896.498|-1014.612|    99.48%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
|  -0.426|   -0.878|-896.439|-1014.554|    99.48%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
|  -0.426|   -0.878|-896.299|-1014.414|    99.48%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
|  -0.426|   -0.878|-895.590|-1013.705|    99.49%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory11_reg_20_/D |
|  -0.426|   -0.878|-895.510|-1013.625|    99.49%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory11_reg_20_/D |
|  -0.426|   -0.878|-894.892|-1013.007|    99.49%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.426|   -0.878|-894.877|-1012.992|    99.49%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.426|   -0.878|-894.210|-1012.325|    99.49%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory4_reg_67_/D  |
|  -0.426|   -0.878|-894.001|-1012.116|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.426|   -0.878|-893.828|-1011.943|    99.50%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.426|   -0.878|-893.795|-1011.910|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.426|   -0.878|-893.772|-1011.887|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.426|   -0.878|-893.772|-1011.887|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:07 real=0:01:07 mem=2159.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.878|   -0.878|-118.115|-1011.887|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[25]                                            |
|  -0.878|   -0.878|-117.830|-1011.602|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[25]                                            |
|  -0.878|   -0.878|-117.437|-1011.208|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[81]                                            |
|  -0.878|   -0.878|-117.396|-1011.168|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[33]                                            |
|  -0.878|   -0.878|-117.250|-1011.021|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[149]                                           |
|  -0.878|   -0.878|-116.466|-1010.238|    99.51%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[49]                                            |
|  -0.878|   -0.878|-116.129|-1009.901|    99.51%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[60]                                            |
|  -0.878|   -0.878|-116.066|-1009.838|    99.51%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[155]                                           |
|  -0.878|   -0.878|-116.014|-1009.786|    99.51%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[113]                                           |
|  -0.878|   -0.878|-115.942|-1009.714|    99.51%|   0:00:01.0| 2159.2M|   WC_VIEW|  default| out[118]                                           |
|  -0.878|   -0.878|-115.801|-1009.573|    99.51%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[79]                                            |
|  -0.878|   -0.878|-115.345|-1009.117|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[50]                                            |
|  -0.878|   -0.878|-115.219|-1008.991|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[21]                                            |
|  -0.878|   -0.878|-115.174|-1008.946|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[31]                                            |
|  -0.878|   -0.878|-115.065|-1008.837|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[29]                                            |
|  -0.878|   -0.878|-114.961|-1008.733|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[30]                                            |
|  -0.878|   -0.878|-114.961|-1008.733|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[25]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=2159.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:09 real=0:01:09 mem=2159.2M) ***
** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1008.733 Density 99.52
*** Starting refinePlace (1:38:33 mem=2159.2M) ***
Total net bbox length = 1.223e+06 (5.668e+05 6.558e+05) (ext = 4.726e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.223e+06 (5.668e+05 6.558e+05) (ext = 4.726e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2159.2MB
*** Finished refinePlace (1:38:34 mem=2159.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2159.2M)


Density : 0.9952
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2159.2M) ***
** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1008.748 Density 99.52
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 380 constrained nets 
Layer 7 has 593 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:11 real=0:01:11 mem=2159.2M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.133%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 226 nets with fixed/cover wires excluded.
Info: 380 clock nets excluded from IPO operation.
*info: 380 clock nets excluded
*info: 2 special nets excluded.
*info: 180 no-driver nets excluded.
*info: 226 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1008.748 Density 99.52
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.426|   -0.878|-893.787|-1008.748|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.426|   -0.878|-893.787|-1008.748|    99.52%|   0:00:03.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/E                             |
|  -0.426|   -0.878|-893.787|-1008.748|    99.52%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_100_/D                          |
|  -0.426|   -0.878|-893.787|-1008.748|    99.52%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.426|   -0.878|-893.731|-1008.692|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_30_/D  |
|  -0.426|   -0.878|-893.731|-1008.692|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=2159.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.878|   -0.878|-114.961|-1008.692|    99.52%|   0:00:01.0| 2159.2M|   WC_VIEW|  default| out[25]                                            |
|  -0.878|   -0.878|-114.961|-1008.692|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[142]                                           |
|  -0.878|   -0.878|-114.961|-1008.692|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[27]                                            |
|  -0.878|   -0.878|-114.961|-1008.692|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[25]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2159.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2159.2M) ***
** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1008.692 Density 99.52
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 380 constrained nets 
Layer 7 has 593 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=2159.2M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:10:08, real = 0:10:06, mem = 1978.3M, totSessionCpu=1:38:45 **
** Profile ** Start :  cpu=0:00:00.0, mem=1978.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1978.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1986.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1986.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.878  | -0.426  | -0.878  |
|           TNS (ns):| -1008.7 |-893.735 |-114.961 |
|    Violating Paths:|  4368   |  4208   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.158%
       (99.517% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1986.3M
Info: 226 nets with fixed/cover wires excluded.
Info: 380 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1635.27MB/1635.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1635.27MB/1635.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1635.27MB/1635.27MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 17:08:06 (2025-Mar-13 00:08:06 GMT)
2025-Mar-12 17:08:06 (2025-Mar-13 00:08:06 GMT): 10%
2025-Mar-12 17:08:06 (2025-Mar-13 00:08:06 GMT): 20%
2025-Mar-12 17:08:07 (2025-Mar-13 00:08:07 GMT): 30%
2025-Mar-12 17:08:07 (2025-Mar-13 00:08:07 GMT): 40%
2025-Mar-12 17:08:07 (2025-Mar-13 00:08:07 GMT): 50%
2025-Mar-12 17:08:07 (2025-Mar-13 00:08:07 GMT): 60%
2025-Mar-12 17:08:07 (2025-Mar-13 00:08:07 GMT): 70%
2025-Mar-12 17:08:07 (2025-Mar-13 00:08:07 GMT): 80%
2025-Mar-12 17:08:07 (2025-Mar-13 00:08:07 GMT): 90%

Finished Levelizing
2025-Mar-12 17:08:07 (2025-Mar-13 00:08:07 GMT)

Starting Activity Propagation
2025-Mar-12 17:08:07 (2025-Mar-13 00:08:07 GMT)
2025-Mar-12 17:08:08 (2025-Mar-13 00:08:08 GMT): 10%
2025-Mar-12 17:08:08 (2025-Mar-13 00:08:08 GMT): 20%

Finished Activity Propagation
2025-Mar-12 17:08:09 (2025-Mar-13 00:08:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1645.10MB/1645.10MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 17:08:09 (2025-Mar-13 00:08:09 GMT)
 ... Calculating switching power
2025-Mar-12 17:08:09 (2025-Mar-13 00:08:09 GMT): 10%
2025-Mar-12 17:08:10 (2025-Mar-13 00:08:10 GMT): 20%
2025-Mar-12 17:08:10 (2025-Mar-13 00:08:10 GMT): 30%
2025-Mar-12 17:08:10 (2025-Mar-13 00:08:10 GMT): 40%
2025-Mar-12 17:08:10 (2025-Mar-13 00:08:10 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 17:08:11 (2025-Mar-13 00:08:11 GMT): 60%
2025-Mar-12 17:08:12 (2025-Mar-13 00:08:12 GMT): 70%
2025-Mar-12 17:08:14 (2025-Mar-13 00:08:14 GMT): 80%
2025-Mar-12 17:08:15 (2025-Mar-13 00:08:15 GMT): 90%

Finished Calculating power
2025-Mar-12 17:08:16 (2025-Mar-13 00:08:16 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1645.10MB/1645.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1645.10MB/1645.10MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=1645.10MB/1645.10MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 17:08:16 (2025-Mar-13 00:08:16 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      182.15597913 	   65.0833%
Total Switching Power:      93.97352575 	   33.5762%
Total Leakage Power:         3.75200647 	    1.3406%
Total Power:               279.88151132
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.77       6.542      0.7519       107.1       38.25
Macro                                  0           0      0.8544      0.8544      0.3053
IO                                     0           0   1.824e-05   1.824e-05   6.517e-06
Combinational                      73.73       68.12       2.087       143.9       51.43
Clock (Combinational)              8.658       19.31     0.05844       28.03       10.01
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              182.2       93.97       3.752       279.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      182.2       93.97       3.752       279.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                8.658       19.31     0.05844       28.03       10.01
-----------------------------------------------------------------------------------------
Total                              8.658       19.31     0.05844       28.03       10.01
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OFC2032_array_out_109_ (BUFFD16): 	    0.1715
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1369 (FA1D4): 	 0.0002643
* 		Total Cap: 	4.99173e-10 F
* 		Total instances in design: 118979
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 60551
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1655.41MB/1655.41MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.878  TNS Slack -1008.692 Density 99.52
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.52%|        -|  -0.878|-1008.692|   0:00:00.0| 2135.1M|
|    99.52%|        0|  -0.878|-1008.692|   0:00:04.0| 2135.1M|
|    99.52%|        0|  -0.878|-1008.692|   0:00:22.0| 2135.1M|
|    99.47%|      141|  -0.878|-1008.253|   0:00:42.0| 2129.0M|
|    99.47%|        6|  -0.878|-1008.253|   0:00:01.0| 2129.0M|
|    99.46%|        3|  -0.878|-1008.253|   0:00:01.0| 2129.0M|
|    99.46%|        3|  -0.878|-1008.253|   0:00:01.0| 2129.0M|
|    99.46%|        3|  -0.878|-1008.253|   0:00:00.0| 2129.0M|
|    98.96%|     5076|  -0.878|-1006.551|   0:00:34.0| 2141.4M|
