

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               95dc7ff718555555fad94070fd983343  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting PTX file and ptxas options    1: histo.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: histo.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting specific PTX file named histo.1.sm_70.ptx 
Extracting specific PTX file named histo.2.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4059f7, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing histo.1.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20histo_prescan_kernelPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmbPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmoPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmuPjiS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17histo_main_kernelP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18histo_final_kerneljjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.1.sm_70.ptx
GPGPU-Sim PTX: Parsing histo.2.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from histo.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmujjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmojjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmajjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z18histo_final_kerneljjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmuPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmoPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmbPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z20histo_prescan_kernelPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from histo.2.sm_70.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4058fd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmujjjjPjS_S_S_ : hostFun 0x0x4057c4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmojjjjPjS_S_S_ : hostFun 0x0x4055b7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmbjjjjPjS_S_S_ : hostFun 0x0x4053aa, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmajjjjPjS_S_S_ : hostFun 0x0x40519d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18histo_final_kerneljjjjPjS_S_S_ : hostFun 0x0x404f90, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404d77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404b26, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmjP5uint2jjjPj : hostFun 0x0x4048f4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmuP5uint2jjjPj : hostFun 0x0x404760, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmoP5uint2jjjPj : hostFun 0x0x4045cc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmbP5uint2jjjPj : hostFun 0x0x404438, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj : hostFun 0x0x4042a4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 : hostFun 0x0x404110, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmuPjiS_ : hostFun 0x0x403f89, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmoPjiS_ : hostFun 0x0x403e2f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmbPjiS_ : hostFun 0x0x403cd5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z20histo_prescan_kernelPjiS_ : hostFun 0x0x403b7b, fat_cubin_handle = 1
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/histo/default/input/img.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/run/default/ref.bmp -- 20 4 o 
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3ccf1dd8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3ccf1dd4..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3ccf1dc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x403e2f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z25histo_prescan_kernel_nvmoPjiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z25histo_prescan_kernel_nvmoPjiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25histo_prescan_kernel_nvmoPjiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z25histo_prescan_kernel_nvmoPjiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25histo_prescan_kernel_nvmoPjiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25histo_prescan_kernel_nvmoPjiS_'...
GPGPU-Sim PTX: reconvergence points for _Z25histo_prescan_kernel_nvmoPjiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x960 (histo.1.sm_70.ptx:448) @%p1 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d8 (histo.1.sm_70.ptx:469) shl.b32 %r25, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9c8 (histo.1.sm_70.ptx:464) @%p2 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (histo.1.sm_70.ptx:466) cvt.rn.f32.u32%f56, %r38;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa00 (histo.1.sm_70.ptx:474) @%p1 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa60 (histo.1.sm_70.ptx:491) div.rn.f32 %f18, %f59, %f56;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa58 (histo.1.sm_70.ptx:488) @%p4 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa60 (histo.1.sm_70.ptx:491) div.rn.f32 %f18, %f59, %f56;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa98 (histo.1.sm_70.ptx:498) @%p5 bra BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae0 (histo.1.sm_70.ptx:510) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xaf0 (histo.1.sm_70.ptx:512) @%p6 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (histo.1.sm_70.ptx:524) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb48 (histo.1.sm_70.ptx:526) @%p7 bra BB2_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (histo.1.sm_70.ptx:538) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xba0 (histo.1.sm_70.ptx:540) @%p8 bra BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe8 (histo.1.sm_70.ptx:552) setp.ne.s32%p9, %r1, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xbf0 (histo.1.sm_70.ptx:553) @%p9 bra BB2_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc0 (histo.1.sm_70.ptx:590) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25histo_prescan_kernel_nvmoPjiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25histo_prescan_kernel_nvmoPjiS_'.
GPGPU-Sim PTX: pushing kernel '_Z25histo_prescan_kernel_nvmoPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z25histo_prescan_kernel_nvmoPjiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z25histo_prescan_kernel_nvmoPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8119
gpu_sim_insn = 4152704
gpu_ipc =     511.4797
gpu_tot_sim_cycle = 8119
gpu_tot_sim_insn = 4152704
gpu_tot_ipc =     511.4797
gpu_tot_issued_cta = 64
gpu_occupancy = 18.2194% 
gpu_tot_occupancy = 18.2194% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0318
partiton_level_parallism_total  =       2.0318
partiton_level_parallism_util =      20.2157
partiton_level_parallism_util_total  =      20.2157
L2_BW  =      73.5991 GB/Sec
L2_BW_total  =      73.5991 GB/Sec
gpu_total_sim_rate=173029
############## bottleneck_stats #############
cycles: core 8119, icnt 8119, l2 8119, dram 6096
gpu_ipc	511.480
gpu_tot_issued_cta = 64, average cycles = 127
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.053	64
L1D data util	0.131	64	0.165	19
L1D tag util	0.061	64	0.078	2
L2 data util	0.032	64	0.061	51
L2 tag util	0.032	64	0.061	51
n_l2_access	 16496
icnt s2m util	0.000	0	0.000	51	flits per packet: -nan
icnt m2s util	0.000	0	0.000	51	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	51

latency_l1_hit:	396660, num_l1_reqs:	19833
L1 hit latency:	20
latency_l2_hit:	3181821, num_l2_reqs:	16496
L2 hit latency:	192

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.167
thread slot	1.000
TB slot    	0.125
L1I tag util	0.115	64	0.144	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.030	64	0.038	0
sp pipe util	0.008	64	0.010	0
sfu pipe util	0.009	64	0.012	0
ldst mem cycle	0.000	64	0.000	0

smem port	0.012	64

n_reg_bank	16
reg port	0.033	16	0.042	1
L1D tag util	0.061	64	0.078	2
L1D fill util	0.025	64	0.031	2
n_l1d_mshr	4096
L1D mshr util	0.001	64
n_l1d_missq	16
L1D missq util	0.002	64
L1D hit rate	0.502
L1D miss rate	0.498
L1D rsfail rate	0.000
L2 tag util	0.032	64	0.061	51
L2 fill util	0.000	0	0.000	51
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	51
L2 missq util	0.000	1	0.000	51
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	51

load trans eff	0.816
load trans sz	32.000
load_useful_bytes 1036288, load_transaction_bytes 1269248, icnt_m2s_bytes 0
n_gmem_load_insns 8320, n_gmem_load_accesses 39664
n_smem_access_insn 8064, n_smem_accesses 8064

tmp_counter/12	0.032

run 0.068, fetch 0.004, sync 0.125, control 0.005, data 0.794, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 632, Miss = 314, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 314, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39536
	L1D_total_cache_misses = 19703
	L1D_total_cache_miss_rate = 0.4984
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.082
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9451
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
182, 149, 141, 141, 133, 133, 133, 133, 125, 125, 125, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 4392960
gpgpu_n_tot_w_icount = 137280
gpgpu_n_stall_shd_mem = 31344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16368
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259072
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 250112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31344
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8289	W0_Idle:229904	W0_Scoreboard:414623	W1:1600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:1152	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:134528
single_issue_nums: WS0:36160	WS1:34048	WS2:33536	WS3:33536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129920 {8:16240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649600 {40:16240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 238 
max_icnt2mem_latency = 73 
maxmrqlatency = 0 
max_icnt2sh_latency = 11 
averagemflatency = 191 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16496 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	207 	18 	11 	14111 	2108 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15661 	813 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        216       199       213       196       207       195       196       195       200       193       220       211       200       195       238       199
dram[1]:        214       193       211       197       212       194       195       199       203       193       218       210       213       194       236       205
dram[2]:        214       194       195       195       220       197       194       197       201       193       218       210       220       194       237       205
dram[3]:        220       194       196       195       222       195       195       197       205       193       193       198       232       197       233       207
dram[4]:        223       194       201       192       221       198       195       195       201       195       193       200       231       197       232       209
dram[5]:        212       197       210       192       221       198       197       193       204       197       194       199       231       193       195       198
dram[6]:        211       196       209       196       220       203       197       196       196       196       194       199       229       196       197       193
dram[7]:        210       199       207       199       194       204       202       197       196       195       196       198       230       196       199       196
dram[8]:        193       198       208       197       194       202       202       194       193       195       196       198       196       199       197       195
dram[9]:        194       201       207       201       192       203       203       195       195       190       197       199       199       195       193       195
dram[10]:        197       196       203       199       196       201       205       197       193       193       195       198       194       192       190       195
dram[11]:        197       195       208       200       198       199       208       195       197       192       198       197       195       192       200       200
dram[12]:        197       195       201       197       200       196       201       196       201       197       202       195       195       192       191       198
dram[13]:        196       197       196       197       200       196       198       199       201       194       201       196       197       195       189       202
dram[14]:        196       196       197       196       200       194       199       197       210       192       209       196       198       196       193       205
dram[15]:        196       196       195       199       198       198       195       196       210       196       207       208       196       197       194       206
dram[16]:        194       195       196       203       199       196       195       197       211       195       207       216       196       197       202       211
dram[17]:        196       196       196       199       200       197       196       191       210       198       205       215       193       202       206       213
dram[18]:        196       194       196       196       199       200       200       198       210       197       205       215       195       203       206       213
dram[19]:        199       193       197       197       200       204       199       200       209       202       193       213       201       211       212       208
dram[20]:        198       196       198       204       200       210       208       202       199       203       193       210       199       209       219       207
dram[21]:        195       195       201       205       194       213       221       205       206       212       192       193       204       220       219       208
dram[22]:        201       193       209       217       194       213       221       204       206       211       195       193       206       221       217       197
dram[23]:        201       194       207       219       197       212       220       203       201       211       193       198       207       220       216       199
dram[24]:        198       193       209       216       195       213       228       205       202       212       195       200       211       224       216       196
dram[25]:        196       192       207       218       197       194       229       208       193       212       194       199       205       225       216       194
dram[26]:        201       197       205       216       195       193       227       208       190       212       196       200       208       225       196       195
dram[27]:        199       197       205       216       199       195       227       215       195       197       202       207       210       224       199       193
dram[28]:        204       210       194       211       198       200       225       215       195       193       201       205       213       222       199       202
dram[29]:        202       215       195       211       196       195       197       215       196       197       212       215       211       196       198       208
dram[30]:        204       213       194       210       197       205       195       197       196       200       212       213       211       194       197       219
dram[31]:        194       214       195       194       196       208       195       198       195       198       213       217       210       197       198       233
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 2): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6096 n_nop=6096 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6096i bk1: 0a 6096i bk2: 0a 6096i bk3: 0a 6096i bk4: 0a 6096i bk5: 0a 6096i bk6: 0a 6096i bk7: 0a 6096i bk8: 0a 6096i bk9: 0a 6096i bk10: 0a 6096i bk11: 0a 6096i bk12: 0a 6096i bk13: 0a 6096i bk14: 0a 6096i bk15: 0a 6096i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6096 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6096 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6096 
n_nop = 6096 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 498, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 250, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16496
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16496
icnt_total_pkts_simt_to_mem=16496
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16496
Req_Network_cycles = 8119
Req_Network_injected_packets_per_cycle =       2.0318 
Req_Network_conflicts_per_cycle =       0.9922
Req_Network_conflicts_per_cycle_util =       9.8725
Req_Bank_Level_Parallism =      20.2157
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1054
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0317

Reply_Network_injected_packets_num = 16496
Reply_Network_cycles = 8119
Reply_Network_injected_packets_per_cycle =        2.0318
Reply_Network_conflicts_per_cycle =        0.2513
Reply_Network_conflicts_per_cycle_util =       2.4818
Reply_Bank_Level_Parallism =      20.0681
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0092
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0254
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 173029 (inst/sec)
gpgpu_simulation_rate = 338 (cycle/sec)
gpgpu_silicon_slowdown = 3349112x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3ccf1dc8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3ccf1dc4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3ccf1dc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3ccf1dbc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3ccf1db0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4045cc (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...
GPGPU-Sim PTX: Finding dominators for '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...
GPGPU-Sim PTX: reconvergence points for _Z31histo_intermediates_kernel_nvmoP5uint2jjjPj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x37e0 (histo.1.sm_70.ptx:2338) @%p3 bra BB7_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3868 (histo.1.sm_70.ptx:2362) add.s32 %r3, %r55, %r48;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3910 (histo.1.sm_70.ptx:2387) @%p6 bra BB7_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3998 (histo.1.sm_70.ptx:2411) add.s32 %r6, %r3, %r48;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3a38 (histo.1.sm_70.ptx:2435) @%p9 bra BB7_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ac0 (histo.1.sm_70.ptx:2459) add.s32 %r9, %r6, %r48;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3b60 (histo.1.sm_70.ptx:2483) @%p12 bra BB7_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3be8 (histo.1.sm_70.ptx:2507) add.s32 %r12, %r9, %r48;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c88 (histo.1.sm_70.ptx:2531) @%p15 bra BB7_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d10 (histo.1.sm_70.ptx:2555) add.s32 %r15, %r12, %r48;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3db0 (histo.1.sm_70.ptx:2579) @%p18 bra BB7_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e38 (histo.1.sm_70.ptx:2603) add.s32 %r18, %r15, %r48;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3ed8 (histo.1.sm_70.ptx:2627) @%p21 bra BB7_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f60 (histo.1.sm_70.ptx:2651) add.s32 %r21, %r18, %r48;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4000 (histo.1.sm_70.ptx:2675) @%p24 bra BB7_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4088 (histo.1.sm_70.ptx:2699) add.s32 %r24, %r21, %r48;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4128 (histo.1.sm_70.ptx:2723) @%p27 bra BB7_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41b0 (histo.1.sm_70.ptx:2747) add.s32 %r27, %r24, %r48;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4250 (histo.1.sm_70.ptx:2771) @%p30 bra BB7_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d8 (histo.1.sm_70.ptx:2795) add.s32 %r30, %r27, %r48;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4378 (histo.1.sm_70.ptx:2819) @%p33 bra BB7_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4400 (histo.1.sm_70.ptx:2843) add.s32 %r33, %r30, %r48;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x44a0 (histo.1.sm_70.ptx:2867) @%p36 bra BB7_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4528 (histo.1.sm_70.ptx:2891) add.s32 %r36, %r33, %r48;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x45c8 (histo.1.sm_70.ptx:2915) @%p39 bra BB7_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4650 (histo.1.sm_70.ptx:2939) add.s32 %r39, %r36, %r48;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x46f0 (histo.1.sm_70.ptx:2963) @%p42 bra BB7_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4778 (histo.1.sm_70.ptx:2987) add.s32 %r42, %r39, %r48;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4818 (histo.1.sm_70.ptx:3011) @%p45 bra BB7_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48a0 (histo.1.sm_70.ptx:3035) add.s32 %r45, %r42, %r48;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4940 (histo.1.sm_70.ptx:3059) @%p48 bra BB7_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49c8 (histo.1.sm_70.ptx:3083) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z31histo_intermediates_kernel_nvmoP5uint2jjjPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'.
GPGPU-Sim PTX: pushing kernel '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'
Destroy streams for kernel 2: size 0
kernel_name = _Z31histo_intermediates_kernel_nvmoP5uint2jjjPj 
kernel_launch_uid = 2 
gpu_sim_cycle = 28769
gpu_sim_insn = 19324890
gpu_ipc =     671.7261
gpu_tot_sim_cycle = 36888
gpu_tot_sim_insn = 23477594
gpu_tot_ipc =     636.4561
gpu_tot_issued_cta = 129
gpu_occupancy = 24.2926% 
gpu_tot_occupancy = 23.5953% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      15.2604
partiton_level_parallism_total  =      12.3488
partiton_level_parallism_util =      19.3566
partiton_level_parallism_util_total  =      19.3864
L2_BW  =     552.7922 GB/Sec
L2_BW_total  =     447.3224 GB/Sec
gpu_total_sim_rate=138920
############## bottleneck_stats #############
cycles: core 28769, icnt 28769, l2 28769, dram 21602
gpu_ipc	671.726
gpu_tot_issued_cta = 129, average cycles = 223
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 129480 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 28307 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.069	65
L1D data util	0.495	65	0.612	8
L1D tag util	0.127	65	0.156	0
L2 data util	0.352	64	0.354	37
L2 tag util	0.238	64	0.239	6
n_l2_access	 439026
icnt s2m util	0.000	0	0.000	6	flits per packet: -nan
icnt m2s util	0.000	0	0.000	6	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.302	32	0.305	0

latency_l1_hit:	1940, num_l1_reqs:	97
L1 hit latency:	20
latency_l2_hit:	4659055, num_l2_reqs:	23518
L2 hit latency:	198
latency_dram:	161505300, num_dram_reqs:	415508
DRAM latency:	388

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.500
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.139	65	0.171	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.052	65	0.065	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.067	65	0.083	0

smem port	0.000	0

n_reg_bank	16
reg port	0.055	16	0.067	4
L1D tag util	0.127	65	0.156	0
L1D fill util	0.057	65	0.070	8
n_l1d_mshr	4096
L1D mshr util	0.011	65
n_l1d_missq	16
L1D missq util	0.008	65
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.238	64	0.239	6
L2 fill util	0.070	64	0.070	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.235	64	0.239	32
L2 missq util	0.003	64	0.003	28
L2 hit rate	0.054
L2 miss rate	0.946
L2 rsfail rate	0.000

dram activity	0.636	32	0.660	17

load trans eff	0.470
load trans sz	32.000
load_useful_bytes 2071680, load_transaction_bytes 4409600, icnt_m2s_bytes 0
n_gmem_load_insns 16640, n_gmem_load_accesses 137800
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.256

run 0.029, fetch 0.000, sync 0.281, control 0.000, data 0.689, struct 0.001
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4746, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5128, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4744, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 314, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4493, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4493, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4490, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4490, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4492, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4492, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 331776
	L1D_total_cache_misses = 311846
	L1D_total_cache_miss_rate = 0.9399
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.085
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 116868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 40538
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 177336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
795, 762, 754, 754, 746, 746, 746, 746, 738, 738, 738, 738, 738, 738, 738, 738, 
gpgpu_n_tot_thrd_icount = 24793600
gpgpu_n_tot_w_icount = 774800
gpgpu_n_stall_shd_mem = 394824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 146514
gpgpu_n_mem_write_global = 309008
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 776992
gpgpu_n_store_insn = 2071808
gpgpu_n_shmem_insn = 250112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 227784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273664
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20853	W0_Idle:492357	W0_Scoreboard:5591246	W1:1600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:1152	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:39845	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:732203
single_issue_nums: WS0:195540	WS1:193428	WS2:192916	WS3:192916	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1171088 {8:146386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7414144 {8:154568,40:154440,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5855440 {40:146386,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2472064 {8:309008,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1392 
max_icnt2mem_latency = 205 
maxmrqlatency = 518 
max_icnt2sh_latency = 47 
averagemflatency = 371 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 43 
avg_icnt2sh_latency = 3 
mrq_lat_table:24788 	19148 	8566 	9803 	17278 	44043 	22140 	10095 	1908 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	325323 	3853 	122564 	3782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	78620 	34150 	22291 	240226 	70174 	9389 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	352592 	72392 	23160 	6651 	727 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	35 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        15        16        16        16        16        16        16        16        15        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        13 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        14        15 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        14        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        15        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[12]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[13]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[14]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[15]:        16        16        16        16        16        16        16        16        16        16        16        16        16        15        16        16 
dram[16]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[17]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[18]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[19]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[20]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[21]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        14        16 
dram[22]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        15        16 
dram[23]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[24]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[25]:        16        16        16        16        14        16        16        16        16        16        16        16        16        16        16        16 
dram[26]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[27]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[28]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[29]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[30]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[31]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:      5539      5649      5655      5820      5542      5587      5706      5543      5641      5690      5736      5642      5563      5565      5545      5680 
dram[1]:      5573      5738      5538      5831      5651      5581      5742      5635      5539      5602      5812      5730      5593      5571      5582      5631 
dram[2]:      5581      5539      5583      5808      5594      5666      5842      5545      5554      5743      5667      5654      5703      5622      5634      5550 
dram[3]:      5538      5562      5748      5766      5610      5582      5683      5599      5563      5539      5587      5670      5678      5671      5642      5627 
dram[4]:      5565      5587      5756      5539      5606      5647      5872      5589      5582      5562      5538      5708      5670      5613      5703      5688 
dram[5]:      5573      5602      5654      5558      5691      5642      5786      5694      5603      5578      5547      5748      5634      5539      5871      5599 
dram[6]:      5603      5668      5566      5587      5710      5625      5794      5650      5637      5605      5538      5782      5734      5562      5645      5539 
dram[7]:      5625      5698      5646      5587      5668      5543      5738      5671      5582      5637      5558      5751      5539      5574      5755      5599 
dram[8]:      5667      5629      5696      5610      5601      5586      5539      5671      5635      5682      5579      5799      5561      5567      5792      5543 
dram[9]:      5539      5658      5623      5692      5703      5551      5553      5646      5660      5582      5619      5786      5583      5609      5850      5573 
dram[10]:      5557      5667      5538      5594      5695      5655      5585      5547      5539      5625      5615      5860      5599      5720      5844      5561 
dram[11]:      5589      5736      5590      5539      5653      5566      5611      5657      5561      5545      5684      5800      5671      5603      5844      5574 
dram[12]:      5650      5783      5538      5562      5545      5610      5667      5707      5611      5625      5542      5539      5779      5618      5856      5587 
dram[13]:      5688      5690      5561      5569      5595      5637      5718      5602      5623      5558      5563      5547      5627      5667      5879      5629 
dram[14]:      5700      5814      5538      5579      5755      5686      5634      5539      5651      5660      5589      5561      5571      5625      5862      5607 
dram[15]:      5606      5806      5559      5688      5824      5545      5539      5598      5715      5621      5610      5611      5587      5542      5867      5538 
dram[16]:      5646      5852      5559      5771      5756      5566      5547      5690      5622      5691      5666      5649      5578      5563      5601      5602 
dram[17]:      5658      5695      5599      5579      5676      5585      5574      5752      5626      5660      5742      5674      5542      5581      5538      5543 
dram[18]:      5542      5539      5599      5646      5826      5634      5593      5637      5538      5764      5625      5602      5671      5692      5569      5590 
dram[19]:      5557      5553      5643      5675      5862      5538      5618      5551      5554      5790      5682      5539      5700      5702      5575      5561 
dram[20]:      5589      5590      5539      5593      5856      5634      5694      5682      5585      5847      5732      5566      5601      5744      5642      5653 
dram[21]:      5602      5615      5550      5542      5860      5658      5583      5679      5547      5708      5619      5573      5621      5638      5650      5589 
dram[22]:      5627      5663      5562      5571      5539      5698      5595      5597      5619      5836      5538      5583      5718      5598      5659      5642 
dram[23]:      5759      5715      5610      5575      5567      5614      5653      5538      5668      5858      5562      5646      5771      5563      5539      5662 
dram[24]:      5676      5627      5658      5659      5587      5579      5539      5542      5633      5826      5583      5696      5762      5550      5571      5712 
dram[25]:      5629      5539      5752      5590      5603      5634      5561      5562      5538      5859      5647      5626      5690      5605      5589      5553 
dram[26]:      5591      5551      5615      5634      5687      5672      5557      5585      5571      5539      5728      5660      5860      5569      5578      5747 
dram[27]:      5609      5575      5649      5633      5732      5613      5569      5603      5538      5562      5683      5671      5832      5539      5607      5708 
dram[28]:      5538      5619      5688      5676      5653      5539      5642      5668      5563      5583      5542      5543      5834      5589      5731      5796 
dram[29]:      5566      5650      5802      5554      5539      5575      5672      5730      5582      5601      5569      5555      5868      5660      5634      5799 
dram[30]:      5597      5722      5786      5574      5551      5727      5577      5603      5646      5627      5605      5570      5539      5651      5653      5803 
dram[31]:      5639      5585      5696      5614      5561      5672      5606      5638      5676      5708      5599      5589      5549      5538      5668      5816 
average row accesses per activate:
dram[0]:  4.128205  4.594203  5.327586  5.641510  4.450704  4.723077  4.935484  5.200000  4.256757  4.088608  4.761194  4.436620  4.051948  4.537313  4.912281  4.587302 
dram[1]:  4.155844  4.937500  5.254237  5.454545  4.478873  4.772727  4.825397  4.875000  4.846154  4.579710  4.761194  4.542857  4.936508  4.492754  5.072727  5.035088 
dram[2]:  4.430555  4.155844  5.032787  5.862745  4.528572  4.579710  5.518518  5.186440  4.738461  4.337838  4.830769  4.937500  4.984127  4.385714  4.892857  4.688525 
dram[3]:  4.750000  4.486111  4.857143  5.339286  4.240000  4.092105  5.518518  5.830189  4.037975  4.129870  5.032258  5.049181  4.753846  4.478261  5.163636  4.333333 
dram[4]:  4.577465  4.632353  4.841270  5.050000  4.753846  4.830769  5.730769  5.065574  4.076923  3.689655  5.473684  4.828125  4.521739  4.707692  4.444445  4.298508 
dram[5]:  4.563380  4.388889  5.237288  4.967213  5.396552  4.936508  6.081633  5.508772  4.103896  4.168831  4.507246  4.919355  4.611940  4.422535  4.606557  4.176471 
dram[6]:  4.369863  4.952381  4.414286  5.339286  4.716418  5.535714  5.210526  4.904762  4.064103  4.128205  5.000000  4.723077  4.315069  4.457143  4.892857  4.515625 
dram[7]:  4.236842  4.283784  4.597015  5.237288  4.875000  4.920635  6.083333  4.457143  3.853658  4.181818  4.641791  5.203390  4.557143  4.588235  5.226415  5.054545 
dram[8]:  4.129870  4.507246  4.514286  5.186440  4.890625  4.573529  4.934426  4.319445  4.356164  4.397260  5.081967  5.206897  4.186666  4.492958  4.910714  5.770833 
dram[9]:  4.507042  4.641791  4.828125  4.784616  4.746269  4.356164  5.263158  4.529412  5.047619  4.557143  5.491228  5.428571  4.906250  4.240000  4.821429  4.700000 
dram[10]:  5.180328  4.796875  4.772727  4.573529  5.196721  5.000000  4.901639  4.656716  4.397260  4.197369  4.859375  4.919355  4.436620  4.791045  5.791667  5.163636 
dram[11]:  4.478873  4.873016  4.408451  4.738461  5.049181  5.131147  4.676923  4.686567  4.364865  4.375000  4.753846  4.822581  4.656716  4.893939  4.508197  4.948276 
dram[12]:  4.863636  4.843750  5.258621  5.000000  5.098361  5.163934  5.206897  4.315069  4.037500  4.200000  4.738461  4.753846  5.065574  4.310811  5.109091  4.862069 
dram[13]:  4.458333  5.032787  4.544117  4.828125  5.379310  5.000000  4.825397  4.436620  4.424657  4.614286  4.408451  4.281690  4.671642  4.283784  4.453125  4.847457 
dram[14]:  4.594203  5.942307  4.984375  5.589286  5.254237  4.888889  4.967213  4.388889  4.194805  4.226666  4.106667  4.590909  4.787879  4.280000  4.877193  5.127273 
dram[15]:  4.716418  4.983871  5.288136  4.428571  4.463768  4.888889  5.016667  4.686567  4.226666  4.356164  4.270270  4.148649  4.090909  4.025000  4.844828  4.548387 
dram[16]:  4.968750  4.935484  4.116883  4.906250  4.734375  5.032787  4.761905  4.936508  4.226666  4.731343  4.216216  4.651515  4.478261  4.478873  4.711864  4.783333 
dram[17]:  4.632353  4.485294  4.410959  4.594203  5.206897  4.414286  5.081967  4.402778  4.542857  4.846154  4.319445  4.723077  4.803030  4.637681  4.862069  4.253731 
dram[18]:  4.542857  4.796875  5.016129  5.047619  4.919355  5.553571  4.611940  4.805970  4.361111  4.647059  5.048387  4.514286  4.712121  4.129870  4.307693  4.230769 
dram[19]:  4.984127  4.544117  4.984127  4.830769  6.102041  5.000000  4.727273  4.731343  4.602941  4.442857  4.408451  4.656716  5.254237  4.716418  4.564516  4.507936 
dram[20]:  4.588235  4.738461  4.514286  4.746269  5.000000  5.098361  5.288136  4.416667  4.485714  4.632353  4.890625  4.641791  4.800000  5.196721  4.194030  4.862069 
dram[21]:  4.906250  4.602941  4.784616  4.521739  5.155172  5.385965  4.485714  4.652174  4.550725  5.305085  4.458333  4.890625  4.936508  4.716418  4.292308  4.789474 
dram[22]:  4.701492  4.191781  4.936508  4.833333  5.333333  5.065574  5.048387  4.676471  4.984127  4.464789  4.388889  4.328767  4.366197  5.081967  4.566667  5.090909 
dram[23]:  4.283784  4.772727  4.716418  5.316667  4.857143  5.293103  4.772727  4.361111  4.661765  4.375000  4.632353  4.171052  4.812500  5.344828  4.877193  5.411765 
dram[24]:  4.356164  4.380282  4.666667  5.229508  5.375000  4.873016  5.000000  5.316667  4.565217  5.000000  4.342466  4.492958  5.254237  5.237288  5.372549  5.808511 
dram[25]:  3.878049  4.536232  5.254237  4.757576  4.428571  4.463768  5.338983  4.712121  4.937500  4.815384  4.514286  4.416667  5.735849  5.796296  5.510204  5.300000 
dram[26]:  4.186666  4.529412  4.952381  4.746269  4.567164  4.394366  5.131147  4.812500  4.772727  4.118421  4.594203  4.571429  5.722222  5.473684  5.269231  4.907407 
dram[27]:  4.171052  4.388889  5.098361  5.145161  4.750000  4.825397  5.283333  5.048387  4.226666  4.769231  4.408451  4.486111  5.065574  5.200000  4.491803  4.568965 
dram[28]:  4.430555  4.266667  5.203390  5.421052  4.919355  5.100000  5.147541  4.173333  4.772727  4.626866  4.076923  4.088608  5.016394  4.830769  4.796610  4.631579 
dram[29]:  5.180328  4.240000  5.224138  5.648148  4.676923  4.449275  4.803030  5.133333  4.661765  4.369863  5.031746  4.342466  4.951613  4.597015  4.580645  4.836364 
dram[30]:  4.521739  3.962500  5.961538  5.754717  5.135593  4.428571  4.471428  4.380282  4.075949  4.661765  4.500000  4.202703  4.457143  4.558824  4.728814  5.078432 
dram[31]:  4.507042  4.236842  5.574074  5.220339  4.287671  4.385714  4.450704  5.169491  4.142857  4.328767  4.579710  4.388889  4.314286  4.967742  4.859649  4.888889 
average row locality = 157773/33477 = 4.712877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[16]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[17]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[18]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[19]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[20]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[21]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[22]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[23]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[24]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[25]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[26]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[27]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[28]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[29]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[30]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[31]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
total dram reads = 129480
bank skew: 256/224 = 1.14
chip skew: 4048/4040 = 1.00
number of total write accesses:
dram[0]:       194       170       139       116       168       155       124       156       174       205       191       161       149       145       128       164 
dram[1]:       193       173       144       124       180       170       114       167       175       168       183       157       159       144       120       146 
dram[2]:       177       181       152       116       172       159       118       144       158       193       160       166       171       143       126       161 
dram[3]:       191       196       147       121       163       135       112       137       190       196       152       145       154       160       133       152 
dram[4]:       198       171       130       117       148       161       107       150       178       177       149       157       159       142       136       154 
dram[5]:       200       154       152       137       146       157       117       166       172       172       160       145       138       162       132       141 
dram[6]:       181       166       155       111       167       158       109       143       183       188       140       148       169       174       109       175 
dram[7]:       197       178       159       149       158       143        92       165       164       207       161       128       189       149       123       130 
dram[8]:       188       152       172       142       149       142       120       154       185       186       153       131       151       171       120       127 
dram[9]:       186       146       157       138       162       176       102       160       186       174       154       132       154       182        90       149 
dram[10]:       169       140       159       163       155       157       118       166       181       175       164       139       162       190       117       144 
dram[11]:       201       131       162       147       138       160       127       177       185       158       176       115       148       175       126       147 
dram[12]:       188       160       148       163       143       173       120       171       193       171       144       148       136       171       137       148 
dram[13]:       186       144       161       139       161       148       137       181       202       186       163       129       164       167       135       142 
dram[14]:       192       151       192       152       142       144       123       175       187       168       148       127       148       193       124       129 
dram[15]:       180       138       147       156       131       150       110       174       189       179       183       155       144       194       128       132 
dram[16]:       173       140       182       155       131       150       116       162       190       168       173       144       138       182       128       151 
dram[17]:       179       152       187       159       135       141       158       160       174       172       157       148       165       181       131       148 
dram[18]:       178       127       158       178       132       170       140       191       163       173       152       155       142       180       127       114 
dram[19]:       173       157       145       171       117       152       155       177       172       161       157       155       145       172       148       139 
dram[20]:       159       146       164       155       117       159       160       169       185       161       160       169       145       169       126       141 
dram[21]:       177       155       148       151       109       147       140       181       171       166       199       155       157       154       141       117 
dram[22]:       169       158       145       171       127       149       147       170       169       186       174       157       156       141       126       121 
dram[23]:       192       171       159       167       147       134       175       145       182       177       152       178       142       160       109       112 
dram[24]:       185       160       142       178       116       140       163       176       183       173       173       189       139       153       115       113 
dram[25]:       178       163       146       173       150       151       140       158       183       172       178       161       142       163       113       101 
dram[26]:       171       162       139       165       150       141       152       134       173       172       173       188       147       158       114       114 
dram[27]:       183       176       149       173       133       127       175       147       181       149       154       184       148       157       104       108 
dram[28]:       180       201       142       145       134       137       155       159       174       160       174       189       145       171       140       109 
dram[29]:       171       175       128       143       139       132       179       134       195       195       169       183       154       159       144       107 
dram[30]:       161       175       140       127       131       150       158       145       195       170       157       160       146       158       123        97 
dram[31]:       168       174       114       144       144       138       154       136       187       180       174       157       131       135       128       100 
total dram writes = 79374
bank skew: 207/90 = 2.30
chip skew: 2547/2364 = 1.08
average mf latency per bank:
dram[0]:        748       780       849       901       793       805       874       816       778       706       759       798       814       822       828       763
dram[1]:        752       792       834       887       772       793       916       781       786       774       757       801       801       842       857       791
dram[2]:        780       766       810       895       777       810       924       820       811       743       808       794       780       829       846       760
dram[3]:        752       750       844       894       808       858       908       831       760       744       812       833       813       796       839       797
dram[4]:        742       783       874       898       842       809       933       803       775       801       823       813       805       830       827       785
dram[5]:        740       830       817       852       840       819       894       778       791       788       784       827       858       797       836       808
dram[6]:        768       796       810       914       800       816       921       811       779       755       836       829       802       779       885       750
dram[7]:        734       781       803       826       815       838       948       786       799       723       796       852       747       840       856       821
dram[8]:        760       835       776       829       824       839       885       802       765       762       819       854       819       790       856       849
dram[9]:        754       842       808       841       808       769       952       790       761       789       816       867       810       770       927       790
dram[10]:        772       843       806       794       811       805       899       785       780       791       790       843       806       753       856       792
dram[11]:        738       856       795       835       838       793       875       765       763       802       767       902       843       773       836       796
dram[12]:        743       806       818       791       839       772       880       776       750       787       826       824       864       786       809       791
dram[13]:        756       834       799       849       808       820       852       754       732       760       793       882       802       800       830       812
dram[14]:        740       819       749       815       856       822       881       770       765       792       829       865       824       752       859       829
dram[15]:        750       845       822       809       884       804       917       768       773       762       762       812       839       744       844       832
dram[16]:        781       844       774       808       890       800       891       809       764       786       788       835       858       751       840       789
dram[17]:        771       821       757       809       853       828       798       817       784       767       792       839       789       781       835       812
dram[18]:        781       885       804       768       871       777       838       741       790       772       816       827       841       780       858       862
dram[19]:        791       819       833       793       899       819       811       767       769       789       816       810       819       784       805       797
dram[20]:        826       838       810       822       900       801       799       788       749       809       815       787       816       786       852       792
dram[21]:        767       834       831       835       911       823       843       761       786       786       746       811       800       820       823       839
dram[22]:        800       804       834       790       870       816       848       782       773       755       779       807       807       838       853       840
dram[23]:        749       772       809       789       829       852       789       837       752       773       820       766       836       808       893       877
dram[24]:        758       813       834       770       908       828       799       782       752       784       779       756       845       816       872       864
dram[25]:        781       805       828       787       825       808       852       816       757       776       766       817       821       782       863      1022
dram[26]:        795       796       849       790       840       821       810       853       764       791       777       761       826       794       857       888
dram[27]:        773       788       814       767       866       863       773       826       761       823       822       780       841       794       880       888
dram[28]:        785       730       835       829       861       861       812       806       780       792       776       752       849       759       801       890
dram[29]:        774       788       860       819       852       869       778       867       735       746       798       770       810       790       791       900
dram[30]:        798       793       840       840       863       835       804       839       727       790       814       811       832       795       843       919
dram[31]:        786       778       911       825       816       855       810       842       737       769       775       801       861       840       826       902
maximum mf latency per bank:
dram[0]:       1198      1116      1128      1149      1064      1054      1099      1133      1026      1018      1057      1005      1045       961      1041       995
dram[1]:       1220      1171      1186      1138      1136      1203      1179      1112      1210      1020      1104       989      1102      1148      1011      1215
dram[2]:       1042      1069      1065      1037       997      1180      1143      1120      1168      1196      1143      1085       947      1075      1211       950
dram[3]:       1040      1093      1202      1058      1161      1031      1017      1038      1051      1205      1169      1034      1090      1021      1109      1100
dram[4]:       1060      1095      1192      1045      1080      1111      1009      1059      1039      1126      1092      1088      1155       987      1081      1027
dram[5]:       1044      1033      1065      1134      1076      1029      1098      1075      1135      1101       973      1027      1146      1060      1005      1003
dram[6]:       1075      1164      1159       974      1103      1223      1048      1139      1078       966      1150      1176      1312      1064      1146      1095
dram[7]:       1122      1123      1133       939      1138       997      1025      1090      1034      1010      1119       992      1082      1102      1049       984
dram[8]:       1124      1160      1003       976      1104      1043      1019      1075      1065      1070      1085       998      1089      1038       952      1167
dram[9]:       1202      1104      1153       939      1063       950      1065      1164      1101      1123      1222      1092      1031      1079      1053      1238
dram[10]:        964       920      1211      1106      1218      1131       994      1145      1116      1160      1199      1061      1024      1036       946      1112
dram[11]:       1076      1001      1180      1013      1097       952      1022      1090      1121      1046      1018      1161      1144       992       998      1065
dram[12]:       1003       991      1178       953       972      1001      1029      1034      1136      1110      1183      1073      1116      1127       974      1090
dram[13]:       1104      1005      1244      1020      1205      1031      1000      1088      1000       998      1097      1170      1115      1240      1059      1041
dram[14]:       1119      1014      1163      1055      1052      1055      1058      1091      1213      1123      1188      1005      1032      1072      1059      1106
dram[15]:       1084      1012      1057       991      1072       984      1171       976      1184      1036      1013       947      1010      1062       930      1130
dram[16]:       1047      1130      1067       945      1177       947      1053      1229      1164      1179      1146      1078      1105       954      1135      1101
dram[17]:       1105       998       985      1069      1030       982       964      1320      1256      1181      1134      1116      1015      1252      1205      1159
dram[18]:       1119      1090       974      1173      1110      1040       932      1057      1061       993      1019      1109      1183      1185      1116       956
dram[19]:       1216      1096      1021      1086       981      1118      1062      1186       985       988      1095      1012      1005      1166       976       971
dram[20]:       1146      1048      1132      1082      1101      1018       981      1037      1149      1066      1228      1173       954      1264      1149       924
dram[21]:       1053      1180      1064      1191       980       966      1054      1071      1224       915      1392      1130      1053      1142      1039      1009
dram[22]:       1104      1002      1015      1016      1071      1133      1110      1046      1058      1045      1228       999       948      1247      1053       938
dram[23]:       1124      1030       999      1134      1083      1239      1263      1051      1181      1125      1203       953      1065      1300      1168      1094
dram[24]:       1205      1093       971       950      1031       972      1287      1145      1326      1125      1064       985      1126      1215      1087      1156
dram[25]:       1048      1180      1139      1085      1053       975      1170      1161      1168      1068      1036      1190       998      1172       950      1066
dram[26]:       1204      1029      1084      1003      1105       967       973       980      1129      1016      1030       987      1202      1022       985      1095
dram[27]:       1180      1172       944      1036       950      1059       982       987      1058      1041      1051      1103      1107      1076       948      1041
dram[28]:       1073      1025      1157      1111      1032      1197      1224      1012      1206      1101      1153       935      1228       999       974       973
dram[29]:       1073      1113       925      1111      1155      1145      1138      1172      1357      1029      1232      1232      1074      1001       970       988
dram[30]:       1195      1078       975       932      1085      1250       985      1198       995      1159      1117      1173      1193      1004       986       944
dram[31]:        968      1070       988      1121       933      1151      1090      1107      1072      1019       983      1000      1117      1006      1010      1067
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 13): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=19969 n_act=1071 n_pre=1055 n_ref_event=0 n_req=4945 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2539 bw_util=0.2378
n_activity=14730 dram_eff=0.4472
bk0: 256a 23462i bk1: 256a 24125i bk2: 256a 24160i bk3: 256a 24674i bk4: 256a 23965i bk5: 256a 24451i bk6: 256a 24875i bk7: 256a 24289i bk8: 256a 23893i bk9: 256a 23539i bk10: 256a 23865i bk11: 256a 24225i bk12: 256a 24026i bk13: 256a 24857i bk14: 232a 24589i bk15: 232a 24221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783418
Row_Buffer_Locality_read = 0.865860
Row_Buffer_Locality_write = 0.411371
Bank_Level_Parallism = 4.435324
Bank_Level_Parallism_Col = 3.434330
Bank_Level_Parallism_Ready = 1.728253
write_to_read_ratio_blp_rw_average = 0.522883
GrpLevelPara = 2.352737 

BW Util details:
bwutil = 0.237815 
total_CMD = 27698 
util_bw = 6587 
Wasted_Col = 5927 
Wasted_Row = 1216 
Idle = 13968 

BW Util Bottlenecks: 
RCDc_limit = 3054 
RCDWRc_limit = 2695 
WTRc_limit = 2635 
RTWc_limit = 7349 
CCDLc_limit = 3461 
rwq = 0 
CCDLc_limit_alone = 2662 
WTRc_limit_alone = 2363 
RTWc_limit_alone = 6822 

Commands details: 
total_CMD = 27698 
n_nop = 19969 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2539 
n_act = 1071 
n_pre = 1055 
n_ref = 0 
n_req = 4945 
total_req = 6587 

Dual Bus Interface Util: 
issued_total_row = 2126 
issued_total_col = 6587 
Row_Bus_Util =  0.076756 
CoL_Bus_Util = 0.237815 
Either_Row_CoL_Bus_Util = 0.279045 
Issued_on_Two_Bus_Simul_Util = 0.035526 
issued_two_Eff = 0.127313 
queue_avg = 5.694310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.69431
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 11): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20014 n_act=1034 n_pre=1018 n_ref_event=0 n_req=4950 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2514 bw_util=0.2369
n_activity=14744 dram_eff=0.4451
bk0: 256a 23387i bk1: 256a 23586i bk2: 256a 24281i bk3: 256a 24365i bk4: 256a 23991i bk5: 256a 23976i bk6: 256a 24628i bk7: 256a 24484i bk8: 256a 24048i bk9: 256a 23761i bk10: 256a 24076i bk11: 256a 24043i bk12: 256a 24310i bk13: 256a 23839i bk14: 232a 25082i bk15: 232a 24317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791111
Row_Buffer_Locality_read = 0.871294
Row_Buffer_Locality_write = 0.431264
Bank_Level_Parallism = 4.493182
Bank_Level_Parallism_Col = 3.544063
Bank_Level_Parallism_Ready = 1.731484
write_to_read_ratio_blp_rw_average = 0.549925
GrpLevelPara = 2.340219 

BW Util details:
bwutil = 0.236912 
total_CMD = 27698 
util_bw = 6562 
Wasted_Col = 6093 
Wasted_Row = 1131 
Idle = 13912 

BW Util Bottlenecks: 
RCDc_limit = 3045 
RCDWRc_limit = 2686 
WTRc_limit = 2468 
RTWc_limit = 9007 
CCDLc_limit = 3815 
rwq = 0 
CCDLc_limit_alone = 2901 
WTRc_limit_alone = 2190 
RTWc_limit_alone = 8371 

Commands details: 
total_CMD = 27698 
n_nop = 20014 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2514 
n_act = 1034 
n_pre = 1018 
n_ref = 0 
n_req = 4950 
total_req = 6562 

Dual Bus Interface Util: 
issued_total_row = 2052 
issued_total_col = 6562 
Row_Bus_Util =  0.074085 
CoL_Bus_Util = 0.236912 
Either_Row_CoL_Bus_Util = 0.277421 
Issued_on_Two_Bus_Simul_Util = 0.033576 
issued_two_Eff = 0.121031 
queue_avg = 6.252726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.25273
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 21): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20082 n_act=1030 n_pre=1015 n_ref_event=0 n_req=4922 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2492 bw_util=0.2361
n_activity=14525 dram_eff=0.4503
bk0: 256a 23625i bk1: 256a 23432i bk2: 256a 24122i bk3: 256a 24961i bk4: 256a 24303i bk5: 256a 23962i bk6: 256a 24898i bk7: 256a 24404i bk8: 256a 24430i bk9: 256a 23649i bk10: 256a 23970i bk11: 256a 24068i bk12: 256a 24547i bk13: 256a 24160i bk14: 232a 25068i bk15: 232a 24915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790532
Row_Buffer_Locality_read = 0.874012
Row_Buffer_Locality_write = 0.403890
Bank_Level_Parallism = 4.408317
Bank_Level_Parallism_Col = 3.425632
Bank_Level_Parallism_Ready = 1.741284
write_to_read_ratio_blp_rw_average = 0.530907
GrpLevelPara = 2.307636 

BW Util details:
bwutil = 0.236118 
total_CMD = 27698 
util_bw = 6540 
Wasted_Col = 5869 
Wasted_Row = 1105 
Idle = 14184 

BW Util Bottlenecks: 
RCDc_limit = 2772 
RCDWRc_limit = 2610 
WTRc_limit = 2555 
RTWc_limit = 7340 
CCDLc_limit = 3478 
rwq = 0 
CCDLc_limit_alone = 2691 
WTRc_limit_alone = 2322 
RTWc_limit_alone = 6786 

Commands details: 
total_CMD = 27698 
n_nop = 20082 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2492 
n_act = 1030 
n_pre = 1015 
n_ref = 0 
n_req = 4922 
total_req = 6540 

Dual Bus Interface Util: 
issued_total_row = 2045 
issued_total_col = 6540 
Row_Bus_Util =  0.073832 
CoL_Bus_Util = 0.236118 
Either_Row_CoL_Bus_Util = 0.274966 
Issued_on_Two_Bus_Simul_Util = 0.034984 
issued_two_Eff = 0.127232 
queue_avg = 5.685862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.68586
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 26): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20060 n_act=1050 n_pre=1035 n_ref_event=0 n_req=4933 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2474 bw_util=0.2355
n_activity=14501 dram_eff=0.4498
bk0: 256a 23630i bk1: 256a 23905i bk2: 256a 23244i bk3: 256a 24532i bk4: 256a 23534i bk5: 256a 23594i bk6: 256a 25044i bk7: 256a 24943i bk8: 256a 23565i bk9: 256a 23334i bk10: 256a 24279i bk11: 256a 24403i bk12: 256a 24499i bk13: 256a 24383i bk14: 232a 25006i bk15: 232a 24182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786902
Row_Buffer_Locality_read = 0.871047
Row_Buffer_Locality_write = 0.401584
Bank_Level_Parallism = 4.576784
Bank_Level_Parallism_Col = 3.597771
Bank_Level_Parallism_Ready = 1.665440
write_to_read_ratio_blp_rw_average = 0.559581
GrpLevelPara = 2.445746 

BW Util details:
bwutil = 0.235468 
total_CMD = 27698 
util_bw = 6522 
Wasted_Col = 5889 
Wasted_Row = 1140 
Idle = 14147 

BW Util Bottlenecks: 
RCDc_limit = 2931 
RCDWRc_limit = 2721 
WTRc_limit = 2259 
RTWc_limit = 8999 
CCDLc_limit = 3510 
rwq = 0 
CCDLc_limit_alone = 2714 
WTRc_limit_alone = 2054 
RTWc_limit_alone = 8408 

Commands details: 
total_CMD = 27698 
n_nop = 20060 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2474 
n_act = 1050 
n_pre = 1035 
n_ref = 0 
n_req = 4933 
total_req = 6522 

Dual Bus Interface Util: 
issued_total_row = 2085 
issued_total_col = 6522 
Row_Bus_Util =  0.075276 
CoL_Bus_Util = 0.235468 
Either_Row_CoL_Bus_Util = 0.275760 
Issued_on_Two_Bus_Simul_Util = 0.034984 
issued_two_Eff = 0.126866 
queue_avg = 5.934472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.93447
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 19): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20101 n_act=1054 n_pre=1039 n_ref_event=0 n_req=4924 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2430 bw_util=0.2339
n_activity=14568 dram_eff=0.4447
bk0: 256a 23726i bk1: 256a 24090i bk2: 256a 23930i bk3: 256a 24667i bk4: 256a 24026i bk5: 256a 23957i bk6: 256a 25138i bk7: 256a 24629i bk8: 256a 23407i bk9: 256a 23163i bk10: 256a 24283i bk11: 256a 24251i bk12: 256a 24134i bk13: 256a 24526i bk14: 232a 24505i bk15: 232a 24731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785743
Row_Buffer_Locality_read = 0.871789
Row_Buffer_Locality_write = 0.388128
Bank_Level_Parallism = 4.519546
Bank_Level_Parallism_Col = 3.538692
Bank_Level_Parallism_Ready = 1.752547
write_to_read_ratio_blp_rw_average = 0.535144
GrpLevelPara = 2.368246 

BW Util details:
bwutil = 0.233880 
total_CMD = 27698 
util_bw = 6478 
Wasted_Col = 5633 
Wasted_Row = 1370 
Idle = 14217 

BW Util Bottlenecks: 
RCDc_limit = 2712 
RCDWRc_limit = 2656 
WTRc_limit = 2091 
RTWc_limit = 7446 
CCDLc_limit = 3108 
rwq = 0 
CCDLc_limit_alone = 2464 
WTRc_limit_alone = 1907 
RTWc_limit_alone = 6986 

Commands details: 
total_CMD = 27698 
n_nop = 20101 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2430 
n_act = 1054 
n_pre = 1039 
n_ref = 0 
n_req = 4924 
total_req = 6478 

Dual Bus Interface Util: 
issued_total_row = 2093 
issued_total_col = 6478 
Row_Bus_Util =  0.075565 
CoL_Bus_Util = 0.233880 
Either_Row_CoL_Bus_Util = 0.274280 
Issued_on_Two_Bus_Simul_Util = 0.035165 
issued_two_Eff = 0.128209 
queue_avg = 5.949744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.94974
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 22): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20080 n_act=1041 n_pre=1026 n_ref_event=0 n_req=4929 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2444 bw_util=0.2344
n_activity=14746 dram_eff=0.4403
bk0: 256a 23322i bk1: 256a 24011i bk2: 256a 24637i bk3: 256a 24076i bk4: 256a 24882i bk5: 256a 24244i bk6: 256a 24717i bk7: 256a 24383i bk8: 256a 23864i bk9: 256a 23744i bk10: 256a 24442i bk11: 256a 24453i bk12: 256a 23626i bk13: 256a 23882i bk14: 232a 24651i bk15: 232a 24372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788598
Row_Buffer_Locality_read = 0.871047
Row_Buffer_Locality_write = 0.409762
Bank_Level_Parallism = 4.464781
Bank_Level_Parallism_Col = 3.499267
Bank_Level_Parallism_Ready = 1.782039
write_to_read_ratio_blp_rw_average = 0.541654
GrpLevelPara = 2.341583 

BW Util details:
bwutil = 0.234385 
total_CMD = 27698 
util_bw = 6492 
Wasted_Col = 5913 
Wasted_Row = 1210 
Idle = 14083 

BW Util Bottlenecks: 
RCDc_limit = 2707 
RCDWRc_limit = 2732 
WTRc_limit = 2330 
RTWc_limit = 7728 
CCDLc_limit = 3219 
rwq = 0 
CCDLc_limit_alone = 2479 
WTRc_limit_alone = 2133 
RTWc_limit_alone = 7185 

Commands details: 
total_CMD = 27698 
n_nop = 20080 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2444 
n_act = 1041 
n_pre = 1026 
n_ref = 0 
n_req = 4929 
total_req = 6492 

Dual Bus Interface Util: 
issued_total_row = 2067 
issued_total_col = 6492 
Row_Bus_Util =  0.074626 
CoL_Bus_Util = 0.234385 
Either_Row_CoL_Bus_Util = 0.275038 
Issued_on_Two_Bus_Simul_Util = 0.033974 
issued_two_Eff = 0.123523 
queue_avg = 5.951657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.95166
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 24): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20052 n_act=1050 n_pre=1034 n_ref_event=0 n_req=4912 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2476 bw_util=0.2355
n_activity=14480 dram_eff=0.4506
bk0: 256a 23800i bk1: 256a 23973i bk2: 256a 23830i bk3: 256a 24623i bk4: 256a 23792i bk5: 256a 24399i bk6: 256a 24707i bk7: 256a 24141i bk8: 256a 23640i bk9: 256a 23149i bk10: 256a 23919i bk11: 256a 24136i bk12: 256a 24094i bk13: 256a 24026i bk14: 232a 24636i bk15: 232a 23907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786238
Row_Buffer_Locality_read = 0.869812
Row_Buffer_Locality_write = 0.394676
Bank_Level_Parallism = 4.722011
Bank_Level_Parallism_Col = 3.722190
Bank_Level_Parallism_Ready = 1.845494
write_to_read_ratio_blp_rw_average = 0.548567
GrpLevelPara = 2.434529 

BW Util details:
bwutil = 0.235540 
total_CMD = 27698 
util_bw = 6524 
Wasted_Col = 5770 
Wasted_Row = 1113 
Idle = 14291 

BW Util Bottlenecks: 
RCDc_limit = 2847 
RCDWRc_limit = 2747 
WTRc_limit = 2334 
RTWc_limit = 8588 
CCDLc_limit = 3518 
rwq = 0 
CCDLc_limit_alone = 2604 
WTRc_limit_alone = 2058 
RTWc_limit_alone = 7950 

Commands details: 
total_CMD = 27698 
n_nop = 20052 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2476 
n_act = 1050 
n_pre = 1034 
n_ref = 0 
n_req = 4912 
total_req = 6524 

Dual Bus Interface Util: 
issued_total_row = 2084 
issued_total_col = 6524 
Row_Bus_Util =  0.075240 
CoL_Bus_Util = 0.235540 
Either_Row_CoL_Bus_Util = 0.276049 
Issued_on_Two_Bus_Simul_Util = 0.034732 
issued_two_Eff = 0.125817 
queue_avg = 5.860568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.86057
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 17): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20036 n_act=1052 n_pre=1036 n_ref_event=0 n_req=4924 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2491 bw_util=0.2361
n_activity=14670 dram_eff=0.4457
bk0: 256a 23709i bk1: 256a 23635i bk2: 256a 24243i bk3: 256a 24419i bk4: 256a 24319i bk5: 256a 24277i bk6: 256a 25102i bk7: 256a 23555i bk8: 256a 23190i bk9: 256a 23722i bk10: 256a 23936i bk11: 256a 24416i bk12: 256a 24273i bk13: 256a 24350i bk14: 232a 24729i bk15: 232a 24421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786353
Row_Buffer_Locality_read = 0.868824
Row_Buffer_Locality_write = 0.405251
Bank_Level_Parallism = 4.512560
Bank_Level_Parallism_Col = 3.523367
Bank_Level_Parallism_Ready = 1.680226
write_to_read_ratio_blp_rw_average = 0.551293
GrpLevelPara = 2.379528 

BW Util details:
bwutil = 0.236082 
total_CMD = 27698 
util_bw = 6539 
Wasted_Col = 5952 
Wasted_Row = 1203 
Idle = 14004 

BW Util Bottlenecks: 
RCDc_limit = 2873 
RCDWRc_limit = 2679 
WTRc_limit = 2157 
RTWc_limit = 8177 
CCDLc_limit = 3368 
rwq = 0 
CCDLc_limit_alone = 2541 
WTRc_limit_alone = 1935 
RTWc_limit_alone = 7572 

Commands details: 
total_CMD = 27698 
n_nop = 20036 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2491 
n_act = 1052 
n_pre = 1036 
n_ref = 0 
n_req = 4924 
total_req = 6539 

Dual Bus Interface Util: 
issued_total_row = 2088 
issued_total_col = 6539 
Row_Bus_Util =  0.075385 
CoL_Bus_Util = 0.236082 
Either_Row_CoL_Bus_Util = 0.276626 
Issued_on_Two_Bus_Simul_Util = 0.034840 
issued_two_Eff = 0.125946 
queue_avg = 5.505415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.50542
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 18): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20062 n_act=1053 n_pre=1039 n_ref_event=0 n_req=4924 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2437 bw_util=0.2341
n_activity=14599 dram_eff=0.4442
bk0: 256a 23355i bk1: 256a 23803i bk2: 256a 24422i bk3: 256a 24532i bk4: 256a 24364i bk5: 256a 24209i bk6: 256a 24912i bk7: 256a 23630i bk8: 256a 23233i bk9: 256a 23086i bk10: 256a 24054i bk11: 256a 24900i bk12: 256a 23719i bk13: 256a 23961i bk14: 232a 25319i bk15: 232a 24721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785700
Row_Buffer_Locality_read = 0.872283
Row_Buffer_Locality_write = 0.385143
Bank_Level_Parallism = 4.532196
Bank_Level_Parallism_Col = 3.535317
Bank_Level_Parallism_Ready = 1.633924
write_to_read_ratio_blp_rw_average = 0.568031
GrpLevelPara = 2.342525 

BW Util details:
bwutil = 0.234132 
total_CMD = 27698 
util_bw = 6485 
Wasted_Col = 6018 
Wasted_Row = 1148 
Idle = 14047 

BW Util Bottlenecks: 
RCDc_limit = 2982 
RCDWRc_limit = 2801 
WTRc_limit = 2172 
RTWc_limit = 8958 
CCDLc_limit = 3750 
rwq = 0 
CCDLc_limit_alone = 2845 
WTRc_limit_alone = 1987 
RTWc_limit_alone = 8238 

Commands details: 
total_CMD = 27698 
n_nop = 20062 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2437 
n_act = 1053 
n_pre = 1039 
n_ref = 0 
n_req = 4924 
total_req = 6485 

Dual Bus Interface Util: 
issued_total_row = 2092 
issued_total_col = 6485 
Row_Bus_Util =  0.075529 
CoL_Bus_Util = 0.234132 
Either_Row_CoL_Bus_Util = 0.275688 
Issued_on_Two_Bus_Simul_Util = 0.033974 
issued_two_Eff = 0.123232 
queue_avg = 5.812658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.81266
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 15): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20061 n_act=1031 n_pre=1016 n_ref_event=0 n_req=4935 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2435 bw_util=0.2341
n_activity=14912 dram_eff=0.4348
bk0: 256a 23407i bk1: 256a 23975i bk2: 256a 24421i bk3: 256a 24692i bk4: 256a 24248i bk5: 256a 24000i bk6: 256a 24275i bk7: 256a 24144i bk8: 256a 24027i bk9: 256a 23742i bk10: 256a 24325i bk11: 256a 24497i bk12: 256a 24407i bk13: 256a 23962i bk14: 232a 24855i bk15: 232a 24481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790594
Row_Buffer_Locality_read = 0.874259
Row_Buffer_Locality_write = 0.407910
Bank_Level_Parallism = 4.336384
Bank_Level_Parallism_Col = 3.420338
Bank_Level_Parallism_Ready = 1.665741
write_to_read_ratio_blp_rw_average = 0.560424
GrpLevelPara = 2.333333 

BW Util details:
bwutil = 0.234060 
total_CMD = 27698 
util_bw = 6483 
Wasted_Col = 6250 
Wasted_Row = 1251 
Idle = 13714 

BW Util Bottlenecks: 
RCDc_limit = 2928 
RCDWRc_limit = 2846 
WTRc_limit = 2036 
RTWc_limit = 8611 
CCDLc_limit = 3394 
rwq = 0 
CCDLc_limit_alone = 2673 
WTRc_limit_alone = 1857 
RTWc_limit_alone = 8069 

Commands details: 
total_CMD = 27698 
n_nop = 20061 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2435 
n_act = 1031 
n_pre = 1016 
n_ref = 0 
n_req = 4935 
total_req = 6483 

Dual Bus Interface Util: 
issued_total_row = 2047 
issued_total_col = 6483 
Row_Bus_Util =  0.073904 
CoL_Bus_Util = 0.234060 
Either_Row_CoL_Bus_Util = 0.275724 
Issued_on_Two_Bus_Simul_Util = 0.032241 
issued_two_Eff = 0.116931 
queue_avg = 5.759261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.75926
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 23): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20023 n_act=1027 n_pre=1011 n_ref_event=0 n_req=4947 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2494 bw_util=0.2362
n_activity=14894 dram_eff=0.4392
bk0: 256a 24590i bk1: 256a 24643i bk2: 256a 24151i bk3: 256a 24249i bk4: 256a 24298i bk5: 256a 24631i bk6: 256a 24932i bk7: 256a 24049i bk8: 256a 23305i bk9: 256a 23478i bk10: 256a 24109i bk11: 256a 24466i bk12: 256a 24424i bk13: 256a 23866i bk14: 232a 25155i bk15: 232a 25064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792357
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 0.444321
Bank_Level_Parallism = 4.233593
Bank_Level_Parallism_Col = 3.306926
Bank_Level_Parallism_Ready = 1.614032
write_to_read_ratio_blp_rw_average = 0.545729
GrpLevelPara = 2.315702 

BW Util details:
bwutil = 0.236190 
total_CMD = 27698 
util_bw = 6542 
Wasted_Col = 6217 
Wasted_Row = 1107 
Idle = 13832 

BW Util Bottlenecks: 
RCDc_limit = 3016 
RCDWRc_limit = 2608 
WTRc_limit = 2161 
RTWc_limit = 8264 
CCDLc_limit = 3480 
rwq = 0 
CCDLc_limit_alone = 2725 
WTRc_limit_alone = 1949 
RTWc_limit_alone = 7721 

Commands details: 
total_CMD = 27698 
n_nop = 20023 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2494 
n_act = 1027 
n_pre = 1011 
n_ref = 0 
n_req = 4947 
total_req = 6542 

Dual Bus Interface Util: 
issued_total_row = 2038 
issued_total_col = 6542 
Row_Bus_Util =  0.073579 
CoL_Bus_Util = 0.236190 
Either_Row_CoL_Bus_Util = 0.277096 
Issued_on_Two_Bus_Simul_Util = 0.032674 
issued_two_Eff = 0.117915 
queue_avg = 5.022962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=5.02296
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 23): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20078 n_act=1049 n_pre=1033 n_ref_event=0 n_req=4928 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2473 bw_util=0.2354
n_activity=14515 dram_eff=0.4493
bk0: 256a 23887i bk1: 256a 24827i bk2: 256a 23837i bk3: 256a 24400i bk4: 256a 24464i bk5: 256a 24035i bk6: 256a 24811i bk7: 256a 23583i bk8: 256a 23869i bk9: 256a 24261i bk10: 256a 23650i bk11: 256a 24375i bk12: 256a 23936i bk13: 256a 24070i bk14: 232a 24580i bk15: 232a 24516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787135
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 0.407955
Bank_Level_Parallism = 4.477026
Bank_Level_Parallism_Col = 3.461767
Bank_Level_Parallism_Ready = 1.704953
write_to_read_ratio_blp_rw_average = 0.548912
GrpLevelPara = 2.387791 

BW Util details:
bwutil = 0.235432 
total_CMD = 27698 
util_bw = 6521 
Wasted_Col = 6043 
Wasted_Row = 1060 
Idle = 14074 

BW Util Bottlenecks: 
RCDc_limit = 2852 
RCDWRc_limit = 2769 
WTRc_limit = 2292 
RTWc_limit = 8590 
CCDLc_limit = 3474 
rwq = 0 
CCDLc_limit_alone = 2720 
WTRc_limit_alone = 2057 
RTWc_limit_alone = 8071 

Commands details: 
total_CMD = 27698 
n_nop = 20078 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2473 
n_act = 1049 
n_pre = 1033 
n_ref = 0 
n_req = 4928 
total_req = 6521 

Dual Bus Interface Util: 
issued_total_row = 2082 
issued_total_col = 6521 
Row_Bus_Util =  0.075168 
CoL_Bus_Util = 0.235432 
Either_Row_CoL_Bus_Util = 0.275110 
Issued_on_Two_Bus_Simul_Util = 0.035490 
issued_two_Eff = 0.129003 
queue_avg = 5.281428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.28143
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 19): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20053 n_act=1036 n_pre=1020 n_ref_event=0 n_req=4935 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2511 bw_util=0.2368
n_activity=14799 dram_eff=0.4432
bk0: 256a 23962i bk1: 256a 24117i bk2: 256a 24747i bk3: 256a 24642i bk4: 256a 24190i bk5: 256a 24559i bk6: 256a 24909i bk7: 256a 24085i bk8: 256a 23701i bk9: 256a 23716i bk10: 256a 24215i bk11: 256a 24224i bk12: 256a 24090i bk13: 256a 23391i bk14: 232a 24772i bk15: 232a 24623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790071
Row_Buffer_Locality_read = 0.870553
Row_Buffer_Locality_write = 0.422773
Bank_Level_Parallism = 4.355245
Bank_Level_Parallism_Col = 3.411079
Bank_Level_Parallism_Ready = 1.639274
write_to_read_ratio_blp_rw_average = 0.543529
GrpLevelPara = 2.310265 

BW Util details:
bwutil = 0.236804 
total_CMD = 27698 
util_bw = 6559 
Wasted_Col = 6086 
Wasted_Row = 1168 
Idle = 13885 

BW Util Bottlenecks: 
RCDc_limit = 2963 
RCDWRc_limit = 2626 
WTRc_limit = 2429 
RTWc_limit = 7945 
CCDLc_limit = 3659 
rwq = 0 
CCDLc_limit_alone = 2836 
WTRc_limit_alone = 2224 
RTWc_limit_alone = 7327 

Commands details: 
total_CMD = 27698 
n_nop = 20053 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2511 
n_act = 1036 
n_pre = 1020 
n_ref = 0 
n_req = 4935 
total_req = 6559 

Dual Bus Interface Util: 
issued_total_row = 2056 
issued_total_col = 6559 
Row_Bus_Util =  0.074229 
CoL_Bus_Util = 0.236804 
Either_Row_CoL_Bus_Util = 0.276013 
Issued_on_Two_Bus_Simul_Util = 0.035021 
issued_two_Eff = 0.126880 
queue_avg = 5.271608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=5.27161
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 18): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=19981 n_act=1068 n_pre=1053 n_ref_event=0 n_req=4956 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2538 bw_util=0.2378
n_activity=14837 dram_eff=0.4439
bk0: 256a 23827i bk1: 256a 24473i bk2: 256a 24207i bk3: 256a 24557i bk4: 256a 24468i bk5: 256a 24304i bk6: 256a 24456i bk7: 256a 23633i bk8: 256a 23897i bk9: 256a 23833i bk10: 256a 23941i bk11: 256a 23577i bk12: 256a 24279i bk13: 256a 23413i bk14: 232a 24413i bk15: 232a 24593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784302
Row_Buffer_Locality_read = 0.868824
Row_Buffer_Locality_write = 0.407489
Bank_Level_Parallism = 4.489794
Bank_Level_Parallism_Col = 3.511852
Bank_Level_Parallism_Ready = 1.757212
write_to_read_ratio_blp_rw_average = 0.530010
GrpLevelPara = 2.335637 

BW Util details:
bwutil = 0.237779 
total_CMD = 27698 
util_bw = 6586 
Wasted_Col = 5988 
Wasted_Row = 1291 
Idle = 13833 

BW Util Bottlenecks: 
RCDc_limit = 2962 
RCDWRc_limit = 2730 
WTRc_limit = 2387 
RTWc_limit = 7998 
CCDLc_limit = 3546 
rwq = 0 
CCDLc_limit_alone = 2879 
WTRc_limit_alone = 2187 
RTWc_limit_alone = 7531 

Commands details: 
total_CMD = 27698 
n_nop = 19981 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2538 
n_act = 1068 
n_pre = 1053 
n_ref = 0 
n_req = 4956 
total_req = 6586 

Dual Bus Interface Util: 
issued_total_row = 2121 
issued_total_col = 6586 
Row_Bus_Util =  0.076576 
CoL_Bus_Util = 0.237779 
Either_Row_CoL_Bus_Util = 0.278612 
Issued_on_Two_Bus_Simul_Util = 0.035743 
issued_two_Eff = 0.128288 
queue_avg = 5.794498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.7945
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 17): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20030 n_act=1042 n_pre=1026 n_ref_event=0 n_req=4943 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2490 bw_util=0.236
n_activity=14574 dram_eff=0.4486
bk0: 256a 24147i bk1: 256a 24502i bk2: 256a 24337i bk3: 256a 24575i bk4: 256a 24706i bk5: 256a 24180i bk6: 256a 24211i bk7: 256a 23901i bk8: 256a 23745i bk9: 256a 23850i bk10: 256a 23740i bk11: 256a 24604i bk12: 256a 24150i bk13: 256a 23600i bk14: 232a 24592i bk15: 232a 24713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789197
Row_Buffer_Locality_read = 0.870306
Row_Buffer_Locality_write = 0.422346
Bank_Level_Parallism = 4.415956
Bank_Level_Parallism_Col = 3.436182
Bank_Level_Parallism_Ready = 1.693025
write_to_read_ratio_blp_rw_average = 0.535404
GrpLevelPara = 2.331949 

BW Util details:
bwutil = 0.236046 
total_CMD = 27698 
util_bw = 6538 
Wasted_Col = 6101 
Wasted_Row = 1074 
Idle = 13985 

BW Util Bottlenecks: 
RCDc_limit = 2855 
RCDWRc_limit = 2681 
WTRc_limit = 2644 
RTWc_limit = 7851 
CCDLc_limit = 3842 
rwq = 0 
CCDLc_limit_alone = 3056 
WTRc_limit_alone = 2422 
RTWc_limit_alone = 7287 

Commands details: 
total_CMD = 27698 
n_nop = 20030 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2490 
n_act = 1042 
n_pre = 1026 
n_ref = 0 
n_req = 4943 
total_req = 6538 

Dual Bus Interface Util: 
issued_total_row = 2068 
issued_total_col = 6538 
Row_Bus_Util =  0.074662 
CoL_Bus_Util = 0.236046 
Either_Row_CoL_Bus_Util = 0.276843 
Issued_on_Two_Bus_Simul_Util = 0.033865 
issued_two_Eff = 0.122327 
queue_avg = 5.464582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.46458
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 19): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=19990 n_act=1090 n_pre=1074 n_ref_event=0 n_req=4936 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2486 bw_util=0.2359
n_activity=14564 dram_eff=0.4486
bk0: 256a 23773i bk1: 256a 24063i bk2: 256a 24510i bk3: 256a 24119i bk4: 256a 24432i bk5: 256a 24440i bk6: 256a 24595i bk7: 256a 23900i bk8: 256a 23792i bk9: 256a 23909i bk10: 256a 23861i bk11: 256a 23899i bk12: 256a 24160i bk13: 256a 23630i bk14: 232a 24923i bk15: 232a 24263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779173
Row_Buffer_Locality_read = 0.866601
Row_Buffer_Locality_write = 0.380631
Bank_Level_Parallism = 4.485600
Bank_Level_Parallism_Col = 3.445503
Bank_Level_Parallism_Ready = 1.671411
write_to_read_ratio_blp_rw_average = 0.539967
GrpLevelPara = 2.345960 

BW Util details:
bwutil = 0.235902 
total_CMD = 27698 
util_bw = 6534 
Wasted_Col = 6065 
Wasted_Row = 1186 
Idle = 13913 

BW Util Bottlenecks: 
RCDc_limit = 3039 
RCDWRc_limit = 2774 
WTRc_limit = 2236 
RTWc_limit = 8519 
CCDLc_limit = 3371 
rwq = 0 
CCDLc_limit_alone = 2610 
WTRc_limit_alone = 2027 
RTWc_limit_alone = 7967 

Commands details: 
total_CMD = 27698 
n_nop = 19990 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2486 
n_act = 1090 
n_pre = 1074 
n_ref = 0 
n_req = 4936 
total_req = 6534 

Dual Bus Interface Util: 
issued_total_row = 2164 
issued_total_col = 6534 
Row_Bus_Util =  0.078128 
CoL_Bus_Util = 0.235902 
Either_Row_CoL_Bus_Util = 0.278287 
Issued_on_Two_Bus_Simul_Util = 0.035743 
issued_two_Eff = 0.128438 
queue_avg = 5.356632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=5.35663
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 23): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=19957 n_act=1058 n_pre=1043 n_ref_event=0 n_req=4921 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2474 bw_util=0.2355
n_activity=14884 dram_eff=0.4382
bk0: 256a 24072i bk1: 256a 24225i bk2: 256a 23979i bk3: 256a 24294i bk4: 256a 24568i bk5: 256a 24720i bk6: 256a 24432i bk7: 256a 24253i bk8: 256a 23848i bk9: 256a 24164i bk10: 256a 23416i bk11: 256a 24375i bk12: 256a 24513i bk13: 256a 24103i bk14: 232a 24311i bk15: 232a 24670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784800
Row_Buffer_Locality_read = 0.868577
Row_Buffer_Locality_write = 0.396334
Bank_Level_Parallism = 4.286743
Bank_Level_Parallism_Col = 3.331949
Bank_Level_Parallism_Ready = 1.612082
write_to_read_ratio_blp_rw_average = 0.535591
GrpLevelPara = 2.280332 

BW Util details:
bwutil = 0.235468 
total_CMD = 27698 
util_bw = 6522 
Wasted_Col = 6362 
Wasted_Row = 1146 
Idle = 13668 

BW Util Bottlenecks: 
RCDc_limit = 3085 
RCDWRc_limit = 2885 
WTRc_limit = 2573 
RTWc_limit = 8448 
CCDLc_limit = 3739 
rwq = 0 
CCDLc_limit_alone = 2859 
WTRc_limit_alone = 2362 
RTWc_limit_alone = 7779 

Commands details: 
total_CMD = 27698 
n_nop = 19957 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2474 
n_act = 1058 
n_pre = 1043 
n_ref = 0 
n_req = 4921 
total_req = 6522 

Dual Bus Interface Util: 
issued_total_row = 2101 
issued_total_col = 6522 
Row_Bus_Util =  0.075854 
CoL_Bus_Util = 0.235468 
Either_Row_CoL_Bus_Util = 0.279479 
Issued_on_Two_Bus_Simul_Util = 0.031843 
issued_two_Eff = 0.113939 
queue_avg = 5.370893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.37089
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 22): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=19911 n_act=1068 n_pre=1054 n_ref_event=0 n_req=4954 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2536 bw_util=0.2377
n_activity=15162 dram_eff=0.4342
bk0: 256a 23994i bk1: 256a 24150i bk2: 256a 23978i bk3: 256a 24146i bk4: 256a 24704i bk5: 256a 24201i bk6: 256a 24478i bk7: 256a 24306i bk8: 256a 23982i bk9: 256a 24009i bk10: 256a 24435i bk11: 256a 23827i bk12: 256a 24391i bk13: 256a 23927i bk14: 232a 24642i bk15: 232a 23933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783724
Row_Buffer_Locality_read = 0.867589
Row_Buffer_Locality_write = 0.408186
Bank_Level_Parallism = 4.278382
Bank_Level_Parallism_Col = 3.366716
Bank_Level_Parallism_Ready = 1.615128
write_to_read_ratio_blp_rw_average = 0.544983
GrpLevelPara = 2.315042 

BW Util details:
bwutil = 0.237707 
total_CMD = 27698 
util_bw = 6584 
Wasted_Col = 6351 
Wasted_Row = 1326 
Idle = 13437 

BW Util Bottlenecks: 
RCDc_limit = 3040 
RCDWRc_limit = 2892 
WTRc_limit = 2496 
RTWc_limit = 8272 
CCDLc_limit = 3701 
rwq = 0 
CCDLc_limit_alone = 2857 
WTRc_limit_alone = 2245 
RTWc_limit_alone = 7679 

Commands details: 
total_CMD = 27698 
n_nop = 19911 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2536 
n_act = 1068 
n_pre = 1054 
n_ref = 0 
n_req = 4954 
total_req = 6584 

Dual Bus Interface Util: 
issued_total_row = 2122 
issued_total_col = 6584 
Row_Bus_Util =  0.076612 
CoL_Bus_Util = 0.237707 
Either_Row_CoL_Bus_Util = 0.281139 
Issued_on_Two_Bus_Simul_Util = 0.033179 
issued_two_Eff = 0.118017 
queue_avg = 5.793126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.79313
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 23): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20013 n_act=1056 n_pre=1040 n_ref_event=0 n_req=4944 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2480 bw_util=0.2357
n_activity=15076 dram_eff=0.433
bk0: 256a 23740i bk1: 256a 23865i bk2: 256a 24637i bk3: 256a 24040i bk4: 256a 24606i bk5: 256a 24312i bk6: 256a 24601i bk7: 256a 24155i bk8: 256a 24084i bk9: 256a 24340i bk10: 256a 24099i bk11: 256a 23643i bk12: 256a 24076i bk13: 256a 23902i bk14: 232a 24260i bk15: 232a 25060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786408
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 0.410714
Bank_Level_Parallism = 4.347253
Bank_Level_Parallism_Col = 3.431281
Bank_Level_Parallism_Ready = 1.774816
write_to_read_ratio_blp_rw_average = 0.543291
GrpLevelPara = 2.339334 

BW Util details:
bwutil = 0.235685 
total_CMD = 27698 
util_bw = 6528 
Wasted_Col = 6042 
Wasted_Row = 1391 
Idle = 13737 

BW Util Bottlenecks: 
RCDc_limit = 2924 
RCDWRc_limit = 2776 
WTRc_limit = 2114 
RTWc_limit = 8141 
CCDLc_limit = 3172 
rwq = 0 
CCDLc_limit_alone = 2517 
WTRc_limit_alone = 1960 
RTWc_limit_alone = 7640 

Commands details: 
total_CMD = 27698 
n_nop = 20013 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2480 
n_act = 1056 
n_pre = 1040 
n_ref = 0 
n_req = 4944 
total_req = 6528 

Dual Bus Interface Util: 
issued_total_row = 2096 
issued_total_col = 6528 
Row_Bus_Util =  0.075673 
CoL_Bus_Util = 0.235685 
Either_Row_CoL_Bus_Util = 0.277457 
Issued_on_Two_Bus_Simul_Util = 0.033901 
issued_two_Eff = 0.122186 
queue_avg = 5.674778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67478
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 27): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20053 n_act=1030 n_pre=1014 n_ref_event=0 n_req=4931 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2496 bw_util=0.2363
n_activity=14878 dram_eff=0.4398
bk0: 256a 24232i bk1: 256a 24076i bk2: 256a 24319i bk3: 256a 24043i bk4: 256a 24534i bk5: 256a 24080i bk6: 256a 24490i bk7: 256a 24363i bk8: 256a 24147i bk9: 256a 24190i bk10: 256a 23823i bk11: 256a 24068i bk12: 256a 24543i bk13: 256a 23901i bk14: 232a 24373i bk15: 232a 24989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791117
Row_Buffer_Locality_read = 0.873518
Row_Buffer_Locality_write = 0.413364
Bank_Level_Parallism = 4.412311
Bank_Level_Parallism_Col = 3.491344
Bank_Level_Parallism_Ready = 1.713325
write_to_read_ratio_blp_rw_average = 0.522191
GrpLevelPara = 2.347461 

BW Util details:
bwutil = 0.236263 
total_CMD = 27698 
util_bw = 6544 
Wasted_Col = 5823 
Wasted_Row = 1215 
Idle = 14116 

BW Util Bottlenecks: 
RCDc_limit = 2782 
RCDWRc_limit = 2696 
WTRc_limit = 2321 
RTWc_limit = 7568 
CCDLc_limit = 3460 
rwq = 0 
CCDLc_limit_alone = 2748 
WTRc_limit_alone = 2055 
RTWc_limit_alone = 7122 

Commands details: 
total_CMD = 27698 
n_nop = 20053 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2496 
n_act = 1030 
n_pre = 1014 
n_ref = 0 
n_req = 4931 
total_req = 6544 

Dual Bus Interface Util: 
issued_total_row = 2044 
issued_total_col = 6544 
Row_Bus_Util =  0.073796 
CoL_Bus_Util = 0.236263 
Either_Row_CoL_Bus_Util = 0.276013 
Issued_on_Two_Bus_Simul_Util = 0.034046 
issued_two_Eff = 0.123349 
queue_avg = 5.332009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.33201
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 18): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20110 n_act=1042 n_pre=1026 n_ref_event=0 n_req=4941 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2480 bw_util=0.2357
n_activity=14383 dram_eff=0.4539
bk0: 256a 23762i bk1: 256a 24048i bk2: 256a 23841i bk3: 256a 24026i bk4: 256a 24713i bk5: 256a 24112i bk6: 256a 24743i bk7: 256a 24040i bk8: 256a 23853i bk9: 256a 23819i bk10: 256a 24248i bk11: 256a 24144i bk12: 256a 24261i bk13: 256a 24291i bk14: 232a 24135i bk15: 232a 24692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789069
Row_Buffer_Locality_read = 0.871789
Row_Buffer_Locality_write = 0.413677
Bank_Level_Parallism = 4.614615
Bank_Level_Parallism_Col = 3.607317
Bank_Level_Parallism_Ready = 1.770680
write_to_read_ratio_blp_rw_average = 0.538329
GrpLevelPara = 2.406227 

BW Util details:
bwutil = 0.235685 
total_CMD = 27698 
util_bw = 6528 
Wasted_Col = 5684 
Wasted_Row = 1089 
Idle = 14397 

BW Util Bottlenecks: 
RCDc_limit = 2758 
RCDWRc_limit = 2586 
WTRc_limit = 2392 
RTWc_limit = 7816 
CCDLc_limit = 3309 
rwq = 0 
CCDLc_limit_alone = 2556 
WTRc_limit_alone = 2217 
RTWc_limit_alone = 7238 

Commands details: 
total_CMD = 27698 
n_nop = 20110 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2480 
n_act = 1042 
n_pre = 1026 
n_ref = 0 
n_req = 4941 
total_req = 6528 

Dual Bus Interface Util: 
issued_total_row = 2068 
issued_total_col = 6528 
Row_Bus_Util =  0.074662 
CoL_Bus_Util = 0.235685 
Either_Row_CoL_Bus_Util = 0.273955 
Issued_on_Two_Bus_Simul_Util = 0.036393 
issued_two_Eff = 0.132841 
queue_avg = 5.816882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.81688
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 12): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20086 n_act=1035 n_pre=1020 n_ref_event=0 n_req=4932 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2460 bw_util=0.235
n_activity=14904 dram_eff=0.4367
bk0: 256a 24298i bk1: 256a 23774i bk2: 256a 24447i bk3: 256a 23707i bk4: 256a 24721i bk5: 256a 24548i bk6: 256a 24230i bk7: 256a 24142i bk8: 256a 23778i bk9: 256a 24389i bk10: 256a 23964i bk11: 256a 24330i bk12: 256a 24325i bk13: 256a 23968i bk14: 232a 24605i bk15: 232a 25218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789901
Row_Buffer_Locality_read = 0.872283
Row_Buffer_Locality_write = 0.412231
Bank_Level_Parallism = 4.336265
Bank_Level_Parallism_Col = 3.396237
Bank_Level_Parallism_Ready = 1.632913
write_to_read_ratio_blp_rw_average = 0.541648
GrpLevelPara = 2.299984 

BW Util details:
bwutil = 0.234963 
total_CMD = 27698 
util_bw = 6508 
Wasted_Col = 5997 
Wasted_Row = 1252 
Idle = 13941 

BW Util Bottlenecks: 
RCDc_limit = 2872 
RCDWRc_limit = 2713 
WTRc_limit = 2377 
RTWc_limit = 7213 
CCDLc_limit = 3649 
rwq = 0 
CCDLc_limit_alone = 2837 
WTRc_limit_alone = 2146 
RTWc_limit_alone = 6632 

Commands details: 
total_CMD = 27698 
n_nop = 20086 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2460 
n_act = 1035 
n_pre = 1020 
n_ref = 0 
n_req = 4932 
total_req = 6508 

Dual Bus Interface Util: 
issued_total_row = 2055 
issued_total_col = 6508 
Row_Bus_Util =  0.074193 
CoL_Bus_Util = 0.234963 
Either_Row_CoL_Bus_Util = 0.274821 
Issued_on_Two_Bus_Simul_Util = 0.034335 
issued_two_Eff = 0.124934 
queue_avg = 5.717525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.71752
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 12): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20046 n_act=1042 n_pre=1026 n_ref_event=0 n_req=4934 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2455 bw_util=0.2348
n_activity=14951 dram_eff=0.435
bk0: 256a 24061i bk1: 256a 24056i bk2: 256a 24195i bk3: 256a 24014i bk4: 256a 24786i bk5: 256a 24347i bk6: 256a 23526i bk7: 256a 23694i bk8: 256a 24523i bk9: 256a 24040i bk10: 256a 24027i bk11: 256a 24157i bk12: 256a 24355i bk13: 256a 24161i bk14: 232a 24532i bk15: 232a 24699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788524
Row_Buffer_Locality_read = 0.872036
Row_Buffer_Locality_write = 0.406109
Bank_Level_Parallism = 4.343719
Bank_Level_Parallism_Col = 3.440025
Bank_Level_Parallism_Ready = 1.582193
write_to_read_ratio_blp_rw_average = 0.565078
GrpLevelPara = 2.324284 

BW Util details:
bwutil = 0.234782 
total_CMD = 27698 
util_bw = 6503 
Wasted_Col = 6226 
Wasted_Row = 1297 
Idle = 13672 

BW Util Bottlenecks: 
RCDc_limit = 2942 
RCDWRc_limit = 2833 
WTRc_limit = 2137 
RTWc_limit = 8743 
CCDLc_limit = 3687 
rwq = 0 
CCDLc_limit_alone = 2763 
WTRc_limit_alone = 1932 
RTWc_limit_alone = 8024 

Commands details: 
total_CMD = 27698 
n_nop = 20046 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2455 
n_act = 1042 
n_pre = 1026 
n_ref = 0 
n_req = 4934 
total_req = 6503 

Dual Bus Interface Util: 
issued_total_row = 2068 
issued_total_col = 6503 
Row_Bus_Util =  0.074662 
CoL_Bus_Util = 0.234782 
Either_Row_CoL_Bus_Util = 0.276265 
Issued_on_Two_Bus_Simul_Util = 0.033179 
issued_two_Eff = 0.120099 
queue_avg = 5.416889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.41689
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 13): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20007 n_act=1039 n_pre=1024 n_ref_event=0 n_req=4945 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2494 bw_util=0.2362
n_activity=14529 dram_eff=0.4503
bk0: 256a 23537i bk1: 256a 24257i bk2: 256a 24080i bk3: 256a 24607i bk4: 256a 24545i bk5: 256a 24515i bk6: 256a 23841i bk7: 256a 24023i bk8: 256a 23885i bk9: 256a 24134i bk10: 256a 24208i bk11: 256a 24118i bk12: 256a 24491i bk13: 256a 24289i bk14: 232a 24015i bk15: 232a 24408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789687
Row_Buffer_Locality_read = 0.870800
Row_Buffer_Locality_write = 0.423634
Bank_Level_Parallism = 4.515505
Bank_Level_Parallism_Col = 3.568351
Bank_Level_Parallism_Ready = 1.627943
write_to_read_ratio_blp_rw_average = 0.565352
GrpLevelPara = 2.394545 

BW Util details:
bwutil = 0.236190 
total_CMD = 27698 
util_bw = 6542 
Wasted_Col = 5788 
Wasted_Row = 1214 
Idle = 14154 

BW Util Bottlenecks: 
RCDc_limit = 2843 
RCDWRc_limit = 2662 
WTRc_limit = 2006 
RTWc_limit = 8381 
CCDLc_limit = 3601 
rwq = 0 
CCDLc_limit_alone = 2694 
WTRc_limit_alone = 1845 
RTWc_limit_alone = 7635 

Commands details: 
total_CMD = 27698 
n_nop = 20007 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2494 
n_act = 1039 
n_pre = 1024 
n_ref = 0 
n_req = 4945 
total_req = 6542 

Dual Bus Interface Util: 
issued_total_row = 2063 
issued_total_col = 6542 
Row_Bus_Util =  0.074482 
CoL_Bus_Util = 0.236190 
Either_Row_CoL_Bus_Util = 0.277673 
Issued_on_Two_Bus_Simul_Util = 0.032999 
issued_two_Eff = 0.118840 
queue_avg = 5.776518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.77652
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 22): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20062 n_act=1005 n_pre=989 n_ref_event=0 n_req=4930 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2498 bw_util=0.2363
n_activity=14671 dram_eff=0.4462
bk0: 256a 23615i bk1: 256a 23782i bk2: 256a 24381i bk3: 256a 24400i bk4: 256a 24723i bk5: 256a 24436i bk6: 256a 24164i bk7: 256a 24294i bk8: 256a 23702i bk9: 256a 24038i bk10: 256a 23698i bk11: 256a 23955i bk12: 256a 24562i bk13: 256a 24106i bk14: 232a 24708i bk15: 232a 24923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796146
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.434240
Bank_Level_Parallism = 4.441017
Bank_Level_Parallism_Col = 3.492804
Bank_Level_Parallism_Ready = 1.624198
write_to_read_ratio_blp_rw_average = 0.558681
GrpLevelPara = 2.360135 

BW Util details:
bwutil = 0.236335 
total_CMD = 27698 
util_bw = 6546 
Wasted_Col = 5996 
Wasted_Row = 1106 
Idle = 14050 

BW Util Bottlenecks: 
RCDc_limit = 2786 
RCDWRc_limit = 2647 
WTRc_limit = 2221 
RTWc_limit = 8828 
CCDLc_limit = 3438 
rwq = 0 
CCDLc_limit_alone = 2652 
WTRc_limit_alone = 2012 
RTWc_limit_alone = 8251 

Commands details: 
total_CMD = 27698 
n_nop = 20062 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2498 
n_act = 1005 
n_pre = 989 
n_ref = 0 
n_req = 4930 
total_req = 6546 

Dual Bus Interface Util: 
issued_total_row = 1994 
issued_total_col = 6546 
Row_Bus_Util =  0.071991 
CoL_Bus_Util = 0.236335 
Either_Row_CoL_Bus_Util = 0.275688 
Issued_on_Two_Bus_Simul_Util = 0.032638 
issued_two_Eff = 0.118387 
queue_avg = 5.704058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.70406
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 22): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20107 n_act=1017 n_pre=1001 n_ref_event=0 n_req=4914 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2465 bw_util=0.2349
n_activity=14536 dram_eff=0.4475
bk0: 256a 23310i bk1: 256a 23478i bk2: 256a 24086i bk3: 256a 24042i bk4: 256a 23976i bk5: 256a 24374i bk6: 256a 23848i bk7: 256a 23866i bk8: 256a 23774i bk9: 256a 23865i bk10: 256a 23808i bk11: 256a 24071i bk12: 256a 24937i bk13: 256a 24737i bk14: 232a 25339i bk15: 224a 25161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793040
Row_Buffer_Locality_read = 0.871782
Row_Buffer_Locality_write = 0.429062
Bank_Level_Parallism = 4.510320
Bank_Level_Parallism_Col = 3.602999
Bank_Level_Parallism_Ready = 1.666103
write_to_read_ratio_blp_rw_average = 0.562564
GrpLevelPara = 2.429433 

BW Util details:
bwutil = 0.234855 
total_CMD = 27698 
util_bw = 6505 
Wasted_Col = 5895 
Wasted_Row = 1215 
Idle = 14083 

BW Util Bottlenecks: 
RCDc_limit = 2797 
RCDWRc_limit = 2599 
WTRc_limit = 1974 
RTWc_limit = 9181 
CCDLc_limit = 3676 
rwq = 0 
CCDLc_limit_alone = 2627 
WTRc_limit_alone = 1813 
RTWc_limit_alone = 8293 

Commands details: 
total_CMD = 27698 
n_nop = 20107 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2465 
n_act = 1017 
n_pre = 1001 
n_ref = 0 
n_req = 4914 
total_req = 6505 

Dual Bus Interface Util: 
issued_total_row = 2018 
issued_total_col = 6505 
Row_Bus_Util =  0.072857 
CoL_Bus_Util = 0.234855 
Either_Row_CoL_Bus_Util = 0.274063 
Issued_on_Two_Bus_Simul_Util = 0.033649 
issued_two_Eff = 0.122777 
queue_avg = 5.664922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.66492
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 19): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20074 n_act=1034 n_pre=1018 n_ref_event=0 n_req=4916 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2449 bw_util=0.2343
n_activity=14582 dram_eff=0.445
bk0: 256a 23660i bk1: 256a 24221i bk2: 256a 24303i bk3: 256a 24072i bk4: 256a 23745i bk5: 256a 24375i bk6: 256a 24627i bk7: 256a 24453i bk8: 256a 23501i bk9: 256a 23190i bk10: 256a 23891i bk11: 256a 24034i bk12: 256a 24347i bk13: 256a 24392i bk14: 232a 25265i bk15: 224a 24700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789666
Row_Buffer_Locality_read = 0.870297
Row_Buffer_Locality_write = 0.417808
Bank_Level_Parallism = 4.459340
Bank_Level_Parallism_Col = 3.487554
Bank_Level_Parallism_Ready = 1.736015
write_to_read_ratio_blp_rw_average = 0.543904
GrpLevelPara = 2.345301 

BW Util details:
bwutil = 0.234277 
total_CMD = 27698 
util_bw = 6489 
Wasted_Col = 6154 
Wasted_Row = 1105 
Idle = 13950 

BW Util Bottlenecks: 
RCDc_limit = 2958 
RCDWRc_limit = 2707 
WTRc_limit = 2290 
RTWc_limit = 8736 
CCDLc_limit = 3730 
rwq = 0 
CCDLc_limit_alone = 2809 
WTRc_limit_alone = 2072 
RTWc_limit_alone = 8033 

Commands details: 
total_CMD = 27698 
n_nop = 20074 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2449 
n_act = 1034 
n_pre = 1018 
n_ref = 0 
n_req = 4916 
total_req = 6489 

Dual Bus Interface Util: 
issued_total_row = 2052 
issued_total_col = 6489 
Row_Bus_Util =  0.074085 
CoL_Bus_Util = 0.234277 
Either_Row_CoL_Bus_Util = 0.275255 
Issued_on_Two_Bus_Simul_Util = 0.033107 
issued_two_Eff = 0.120278 
queue_avg = 5.660589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.66059
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 14): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20055 n_act=1042 n_pre=1026 n_ref_event=0 n_req=4924 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2437 bw_util=0.2338
n_activity=14824 dram_eff=0.4369
bk0: 256a 23593i bk1: 256a 23922i bk2: 256a 24550i bk3: 256a 24257i bk4: 256a 24513i bk5: 256a 24459i bk6: 256a 24484i bk7: 256a 24658i bk8: 256a 23798i bk9: 256a 24387i bk10: 256a 23918i bk11: 256a 23763i bk12: 256a 23649i bk13: 256a 24103i bk14: 232a 24999i bk15: 224a 25287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788180
Row_Buffer_Locality_read = 0.868317
Row_Buffer_Locality_write = 0.421946
Bank_Level_Parallism = 4.304921
Bank_Level_Parallism_Col = 3.343400
Bank_Level_Parallism_Ready = 1.645669
write_to_read_ratio_blp_rw_average = 0.538490
GrpLevelPara = 2.317730 

BW Util details:
bwutil = 0.233844 
total_CMD = 27698 
util_bw = 6477 
Wasted_Col = 6223 
Wasted_Row = 1179 
Idle = 13819 

BW Util Bottlenecks: 
RCDc_limit = 3176 
RCDWRc_limit = 2727 
WTRc_limit = 2542 
RTWc_limit = 7965 
CCDLc_limit = 3778 
rwq = 0 
CCDLc_limit_alone = 2936 
WTRc_limit_alone = 2312 
RTWc_limit_alone = 7353 

Commands details: 
total_CMD = 27698 
n_nop = 20055 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2437 
n_act = 1042 
n_pre = 1026 
n_ref = 0 
n_req = 4924 
total_req = 6477 

Dual Bus Interface Util: 
issued_total_row = 2068 
issued_total_col = 6477 
Row_Bus_Util =  0.074662 
CoL_Bus_Util = 0.233844 
Either_Row_CoL_Bus_Util = 0.275941 
Issued_on_Two_Bus_Simul_Util = 0.032566 
issued_two_Eff = 0.118016 
queue_avg = 5.394902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=5.3949
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 8): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=19985 n_act=1052 n_pre=1036 n_ref_event=0 n_req=4927 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2501 bw_util=0.2362
n_activity=14754 dram_eff=0.4433
bk0: 256a 23435i bk1: 256a 23926i bk2: 256a 24358i bk3: 256a 24866i bk4: 256a 24438i bk5: 256a 24031i bk6: 256a 24576i bk7: 256a 23764i bk8: 256a 23832i bk9: 256a 24408i bk10: 256a 23848i bk11: 256a 23681i bk12: 256a 24002i bk13: 256a 24229i bk14: 232a 24385i bk15: 224a 25014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786236
Row_Buffer_Locality_read = 0.870792
Row_Buffer_Locality_write = 0.400677
Bank_Level_Parallism = 4.423541
Bank_Level_Parallism_Col = 3.453676
Bank_Level_Parallism_Ready = 1.688427
write_to_read_ratio_blp_rw_average = 0.551479
GrpLevelPara = 2.374253 

BW Util details:
bwutil = 0.236154 
total_CMD = 27698 
util_bw = 6541 
Wasted_Col = 6138 
Wasted_Row = 1178 
Idle = 13841 

BW Util Bottlenecks: 
RCDc_limit = 3000 
RCDWRc_limit = 2879 
WTRc_limit = 2430 
RTWc_limit = 8181 
CCDLc_limit = 3568 
rwq = 0 
CCDLc_limit_alone = 2783 
WTRc_limit_alone = 2233 
RTWc_limit_alone = 7593 

Commands details: 
total_CMD = 27698 
n_nop = 19985 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2501 
n_act = 1052 
n_pre = 1036 
n_ref = 0 
n_req = 4927 
total_req = 6541 

Dual Bus Interface Util: 
issued_total_row = 2088 
issued_total_col = 6541 
Row_Bus_Util =  0.075385 
CoL_Bus_Util = 0.236154 
Either_Row_CoL_Bus_Util = 0.278468 
Issued_on_Two_Bus_Simul_Util = 0.033071 
issued_two_Eff = 0.118761 
queue_avg = 5.649902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.6499
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 11): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20029 n_act=1030 n_pre=1015 n_ref_event=0 n_req=4915 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2494 bw_util=0.2359
n_activity=14963 dram_eff=0.4367
bk0: 256a 24513i bk1: 256a 23425i bk2: 256a 25093i bk3: 256a 24728i bk4: 256a 24059i bk5: 256a 23885i bk6: 256a 23994i bk7: 256a 23786i bk8: 256a 23715i bk9: 256a 23756i bk10: 256a 23706i bk11: 256a 23327i bk12: 256a 24083i bk13: 256a 24358i bk14: 232a 24569i bk15: 224a 24874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790149
Row_Buffer_Locality_read = 0.872277
Row_Buffer_Locality_write = 0.410080
Bank_Level_Parallism = 4.435192
Bank_Level_Parallism_Col = 3.532739
Bank_Level_Parallism_Ready = 1.661769
write_to_read_ratio_blp_rw_average = 0.550785
GrpLevelPara = 2.353489 

BW Util details:
bwutil = 0.235902 
total_CMD = 27698 
util_bw = 6534 
Wasted_Col = 6168 
Wasted_Row = 1324 
Idle = 13672 

BW Util Bottlenecks: 
RCDc_limit = 2992 
RCDWRc_limit = 2703 
WTRc_limit = 2200 
RTWc_limit = 8922 
CCDLc_limit = 3752 
rwq = 0 
CCDLc_limit_alone = 2844 
WTRc_limit_alone = 1976 
RTWc_limit_alone = 8238 

Commands details: 
total_CMD = 27698 
n_nop = 20029 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2494 
n_act = 1030 
n_pre = 1015 
n_ref = 0 
n_req = 4915 
total_req = 6534 

Dual Bus Interface Util: 
issued_total_row = 2045 
issued_total_col = 6534 
Row_Bus_Util =  0.073832 
CoL_Bus_Util = 0.235902 
Either_Row_CoL_Bus_Util = 0.276879 
Issued_on_Two_Bus_Simul_Util = 0.032854 
issued_two_Eff = 0.118660 
queue_avg = 6.152502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.1525
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 21): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20088 n_act=1063 n_pre=1047 n_ref_event=0 n_req=4906 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2393 bw_util=0.2323
n_activity=14634 dram_eff=0.4396
bk0: 256a 23885i bk1: 256a 23615i bk2: 256a 25034i bk3: 256a 25158i bk4: 256a 24207i bk5: 256a 24182i bk6: 256a 24358i bk7: 256a 23998i bk8: 256a 23829i bk9: 256a 23629i bk10: 256a 23877i bk11: 256a 23822i bk12: 256a 23812i bk13: 256a 24336i bk14: 232a 24400i bk15: 224a 25296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783327
Row_Buffer_Locality_read = 0.869554
Row_Buffer_Locality_write = 0.381062
Bank_Level_Parallism = 4.416958
Bank_Level_Parallism_Col = 3.419394
Bank_Level_Parallism_Ready = 1.646666
write_to_read_ratio_blp_rw_average = 0.540372
GrpLevelPara = 2.366141 

BW Util details:
bwutil = 0.232255 
total_CMD = 27698 
util_bw = 6433 
Wasted_Col = 6062 
Wasted_Row = 1233 
Idle = 13970 

BW Util Bottlenecks: 
RCDc_limit = 2895 
RCDWRc_limit = 2889 
WTRc_limit = 2567 
RTWc_limit = 8121 
CCDLc_limit = 3341 
rwq = 0 
CCDLc_limit_alone = 2540 
WTRc_limit_alone = 2328 
RTWc_limit_alone = 7559 

Commands details: 
total_CMD = 27698 
n_nop = 20088 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2393 
n_act = 1063 
n_pre = 1047 
n_ref = 0 
n_req = 4906 
total_req = 6433 

Dual Bus Interface Util: 
issued_total_row = 2110 
issued_total_col = 6433 
Row_Bus_Util =  0.076179 
CoL_Bus_Util = 0.232255 
Either_Row_CoL_Bus_Util = 0.274749 
Issued_on_Two_Bus_Simul_Util = 0.033685 
issued_two_Eff = 0.122602 
queue_avg = 5.378258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.37826
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 22): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27698 n_nop=20128 n_act=1067 n_pre=1051 n_ref_event=0 n_req=4910 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.2311
n_activity=14552 dram_eff=0.4398
bk0: 256a 23877i bk1: 256a 23592i bk2: 256a 24623i bk3: 256a 24423i bk4: 256a 24485i bk5: 256a 24510i bk6: 256a 24138i bk7: 256a 24941i bk8: 256a 23703i bk9: 256a 23919i bk10: 256a 23990i bk11: 256a 24167i bk12: 256a 24312i bk13: 256a 24525i bk14: 232a 24675i bk15: 224a 24823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782688
Row_Buffer_Locality_read = 0.866337
Row_Buffer_Locality_write = 0.394253
Bank_Level_Parallism = 4.371521
Bank_Level_Parallism_Col = 3.353639
Bank_Level_Parallism_Ready = 1.658750
write_to_read_ratio_blp_rw_average = 0.524740
GrpLevelPara = 2.321231 

BW Util details:
bwutil = 0.231064 
total_CMD = 27698 
util_bw = 6400 
Wasted_Col = 6025 
Wasted_Row = 1157 
Idle = 14116 

BW Util Bottlenecks: 
RCDc_limit = 3018 
RCDWRc_limit = 2778 
WTRc_limit = 2475 
RTWc_limit = 7454 
CCDLc_limit = 3444 
rwq = 0 
CCDLc_limit_alone = 2768 
WTRc_limit_alone = 2241 
RTWc_limit_alone = 7012 

Commands details: 
total_CMD = 27698 
n_nop = 20128 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 1067 
n_pre = 1051 
n_ref = 0 
n_req = 4910 
total_req = 6400 

Dual Bus Interface Util: 
issued_total_row = 2118 
issued_total_col = 6400 
Row_Bus_Util =  0.076468 
CoL_Bus_Util = 0.231064 
Either_Row_CoL_Bus_Util = 0.273305 
Issued_on_Two_Bus_Simul_Util = 0.034226 
issued_two_Eff = 0.125231 
queue_avg = 5.118239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=5.11824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7126, Miss = 6487, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7106, Miss = 6495, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7126, Miss = 6494, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7114, Miss = 6495, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7132, Miss = 6510, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7114, Miss = 6495, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7136, Miss = 6495, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7112, Miss = 6498, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7129, Miss = 6505, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7119, Miss = 6498, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7133, Miss = 6496, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7112, Miss = 6491, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7134, Miss = 6510, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7111, Miss = 6503, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7125, Miss = 6505, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7117, Miss = 6499, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7131, Miss = 6501, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7109, Miss = 6503, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7130, Miss = 6502, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7109, Miss = 6494, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7125, Miss = 6488, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7113, Miss = 6491, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7135, Miss = 6500, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7110, Miss = 6500, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7131, Miss = 6503, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 7114, Miss = 6500, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 7125, Miss = 6488, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 7113, Miss = 6497, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 7125, Miss = 6496, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 7110, Miss = 6495, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 7130, Miss = 6501, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7113, Miss = 6501, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 7127, Miss = 6512, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7113, Miss = 6499, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 7132, Miss = 6490, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7110, Miss = 6493, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7133, Miss = 6495, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 7115, Miss = 6495, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 7133, Miss = 6497, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7089, Miss = 6479, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7123, Miss = 6491, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 7092, Miss = 6477, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 7124, Miss = 6492, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 7088, Miss = 6479, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 7122, Miss = 6498, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 7083, Miss = 6467, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 7118, Miss = 6488, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 7084, Miss = 6469, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 7117, Miss = 6491, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 7077, Miss = 6465, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 7113, Miss = 6486, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 7323, Miss = 6466, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 7110, Miss = 6489, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 7090, Miss = 6479, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 7115, Miss = 6491, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 7087, Miss = 6474, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 7109, Miss = 6488, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 7092, Miss = 6483, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 7106, Miss = 6492, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 7100, Miss = 6487, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 7113, Miss = 6488, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 7098, Miss = 6490, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 7109, Miss = 6495, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 7108, Miss = 6487, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 455522
L2_total_cache_misses = 415508
L2_total_cache_miss_rate = 0.9122
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 118438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 167590
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 146514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 309008
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=455522
icnt_total_pkts_simt_to_mem=455522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 455522
Req_Network_cycles = 36888
Req_Network_injected_packets_per_cycle =      12.3488 
Req_Network_conflicts_per_cycle =       5.3695
Req_Network_conflicts_per_cycle_util =       8.4295
Req_Bank_Level_Parallism =      19.3864
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0322
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1929

Reply_Network_injected_packets_num = 455522
Reply_Network_cycles = 36888
Reply_Network_injected_packets_per_cycle =       12.3488
Reply_Network_conflicts_per_cycle =        3.5893
Reply_Network_conflicts_per_cycle_util =       5.6536
Reply_Bank_Level_Parallism =      19.4510
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2653
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1544
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 49 sec (169 sec)
gpgpu_simulation_rate = 138920 (inst/sec)
gpgpu_simulation_rate = 218 (cycle/sec)
gpgpu_silicon_slowdown = 5192660x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3ccf1d9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3ccf1d98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3ccf1d94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3ccf1d90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3ccf1d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3ccf1d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3ccf1e30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3ccf1e38..

GPGPU-Sim PTX: cudaLaunch for 0x0x4055b7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z23histo_final_kernel_nvmojjjjPjS_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8bb0 (histo.1.sm_70.ptx:6107) @%p1 bra BB15_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cb8 (histo.1.sm_70.ptx:6149) add.s32 %r83, %r2, %r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8cb0 (histo.1.sm_70.ptx:6146) @%p2 bra BB15_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cb8 (histo.1.sm_70.ptx:6149) add.s32 %r83, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8ce0 (histo.1.sm_70.ptx:6154) @%p3 bra BB15_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e28 (histo.1.sm_70.ptx:6204) add.s32 %r84, %r2, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8e20 (histo.1.sm_70.ptx:6201) @%p4 bra BB15_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e28 (histo.1.sm_70.ptx:6204) add.s32 %r84, %r2, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8e48 (histo.1.sm_70.ptx:6208) @%p5 bra BB15_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f48 (histo.1.sm_70.ptx:6249) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8f40 (histo.1.sm_70.ptx:6246) @%p6 bra BB15_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f48 (histo.1.sm_70.ptx:6249) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23histo_final_kernel_nvmojjjjPjS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z23histo_final_kernel_nvmojjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'
Destroy streams for kernel 3: size 0
kernel_name = _Z23histo_final_kernel_nvmojjjjPjS_S_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 23128
gpu_sim_insn = 8016896
gpu_ipc =     346.6316
gpu_tot_sim_cycle = 60016
gpu_tot_sim_insn = 31494490
gpu_tot_ipc =     524.7682
gpu_tot_issued_cta = 171
gpu_occupancy = 24.2992% 
gpu_tot_occupancy = 23.7864% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8116
partiton_level_parallism_total  =       9.8296
partiton_level_parallism_util =       8.4450
partiton_level_parallism_util_total  =      14.9680
L2_BW  =     210.5183 GB/Sec
L2_BW_total  =     356.0667 GB/Sec
gpu_total_sim_rate=130682
############## bottleneck_stats #############
cycles: core 23128, icnt 23128, l2 23128, dram 17366
gpu_ipc	346.632
gpu_tot_issued_cta = 171, average cycles = 135
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 66560 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 13645 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.034	42
L1D data util	0.222	42	0.564	54
L1D tag util	0.057	42	0.155	49
L2 data util	0.193	64	0.195	7
L2 tag util	0.091	64	0.092	7
n_l2_access	 134410
icnt s2m util	0.000	0	0.000	7	flits per packet: -nan
icnt m2s util	0.000	0	0.000	7	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.215	32	0.221	30

latency_l1_hit:	76600, num_l1_reqs:	3830
L1 hit latency:	20
latency_l2_hit:	572547, num_l2_reqs:	2842
L2 hit latency:	201
latency_dram:	68927148, num_dram_reqs:	131568
DRAM latency:	523

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.073	42	0.160	49

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.020	42	0.046	49
sp pipe util	0.000	0	0.000	49
sfu pipe util	0.000	0	0.000	49
ldst mem cycle	0.018	42	0.039	49

smem port	0.000	0

n_reg_bank	16
reg port	0.046	16	0.059	5
L1D tag util	0.057	42	0.155	49
L1D fill util	0.037	42	0.098	54
n_l1d_mshr	4096
L1D mshr util	0.007	42
n_l1d_missq	16
L1D missq util	0.003	42
L1D hit rate	0.036
L1D miss rate	0.964
L1D rsfail rate	0.000
L2 tag util	0.091	64	0.092	7
L2 fill util	0.045	64	0.045	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.155	64	0.161	19
L2 missq util	0.003	64	0.004	9
L2 hit rate	0.021
L2 miss rate	0.979
L2 rsfail rate	0.000

dram activity	0.456	32	0.511	8

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 581632, load_transaction_bytes 2326528, icnt_m2s_bytes 0
n_gmem_load_insns 8576, n_gmem_load_accesses 72704
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.099

run 0.027, fetch 0.001, sync 0.149, control 0.001, data 0.820, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7114, Miss = 6861, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 7240, Miss = 6921, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 7242, Miss = 6924, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7242, Miss = 6925, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 7242, Miss = 6925, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7242, Miss = 6924, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 7242, Miss = 6922, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 7242, Miss = 6921, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 7114, Miss = 6860, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7240, Miss = 6921, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 7242, Miss = 6924, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4746, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5128, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 5128, Miss = 4809, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4744, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 4216, Miss = 3412, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4218, Miss = 3441, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4218, Miss = 3396, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4218, Miss = 3449, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4218, Miss = 3388, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4218, Miss = 3470, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4218, Miss = 3357, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4090, Miss = 3386, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 3128, Miss = 2810, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 3130, Miss = 2813, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3130, Miss = 2811, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 3130, Miss = 2810, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2938, Miss = 2619, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2938, Miss = 2621, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2938, Miss = 2621, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 6800, Miss = 6797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 6800, Miss = 6797, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 6800, Miss = 6794, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 6800, Miss = 6799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 6800, Miss = 6799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 6800, Miss = 6794, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 6800, Miss = 6796, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 6800, Miss = 6798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 6800, Miss = 6796, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 6608, Miss = 6607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 437248
	L1D_total_cache_misses = 413488
	L1D_total_cache_miss_rate = 0.9457
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.091
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 185612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 40668
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 250040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1134, 1101, 1093, 1093, 1085, 1085, 1085, 1085, 1077, 1077, 1077, 1077, 1077, 1077, 1077, 1077, 
gpgpu_n_tot_thrd_icount = 32873984
gpgpu_n_tot_w_icount = 1027312
gpgpu_n_stall_shd_mem = 508104
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 215388
gpgpu_n_mem_write_global = 374544
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1051424
gpgpu_n_store_insn = 2596096
gpgpu_n_shmem_insn = 250112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 362368
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145736
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33987	W0_Idle:561511	W0_Scoreboard:7819778	W1:1600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:1152	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:39845	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:984715
single_issue_nums: WS0:258668	WS1:256556	WS2:256044	WS3:256044	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1722080 {8:215260,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8987008 {8:187336,40:187208,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8610400 {40:215260,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2996352 {8:374544,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1392 
max_icnt2mem_latency = 205 
maxmrqlatency = 518 
max_icnt2sh_latency = 52 
averagemflatency = 404 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 43 
avg_icnt2sh_latency = 3 
mrq_lat_table:37011 	28687 	15708 	16684 	27456 	60349 	33239 	15796 	3058 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	393160 	4261 	185204 	7307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	103202 	39348 	24365 	327330 	81431 	13074 	1182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	463381 	89119 	28903 	7744 	785 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	54 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        37        24        48        40        64        48        40        56        40        32        48        40        56        64        48        64 
dram[1]:        56        30        40        40        64        56        40        40        40        40        48        64        57        64        48        48 
dram[2]:        48        40        48        40        64        48        31        48        40        24        48        40        56        64        56        48 
dram[3]:        31        40        40        40        64        48        17        48        40        23        48        48        56        64        56        48 
dram[4]:        32        48        48        40        64        56        31        49        24        23        42        40        64        64        56        48 
dram[5]:        32        48        40        36        64        48        24        48        24        32        48        40        56        56        56        48 
dram[6]:        32        32        40        40        64        24        16        48        40        24        48        40        50        64        48        40 
dram[7]:        40        32        39        40        57        56        33        34        24        24        48        40        56        64        56        40 
dram[8]:        32        40        48        40        64        48        23        40        40        24        48        40        56        64        56        64 
dram[9]:        32        40        40        40        41        48        24        48        48        24        40        40        56        56        40        40 
dram[10]:        32        32        24        24        56        48        16        33        24        40        48        40        56        33        41        48 
dram[11]:        32        40        40        40        64        56        25        48        40        48        48        40        56        64        48        56 
dram[12]:        40        40        40        40        48        56        24        48        24        48        48        64        48        64        24        48 
dram[13]:        40        48        40        40        34        56        17        48        40        48        48        48        48        56        33        48 
dram[14]:        40        40        48        40        64        40        24        31        48        40        40        40        40        64        32        48 
dram[15]:        40        32        48        40        56        56        24        56        48        64        48        40        56        64        41        48 
dram[16]:        32        48        40        40        64        56        33        56        32        64        48        40        56        64        39        56 
dram[17]:        32        48        48        40        64        48        24        32        48        56        48        40        56        64        32        33 
dram[18]:        32        40        40        40        48        56        40        40        32        48        48        64        56        56        31        56 
dram[19]:        48        48        40        32        55        40        48        49        48        48        40        40        53        56        48        64 
dram[20]:        48        48        24        32        25        48        48        56        48        40        40        24        56        48        32        64 
dram[21]:        48        40        56        40        48        56        48        41        48        32        40        40        56        48        32        56 
dram[22]:        48        48        40        40        48        48        25        32        40        33        32        33        56        56        40        48 
dram[23]:        32        32        40        32        40        48        24        40        40        24        32        40        64        48        33        49 
dram[24]:        32        40        32        32        40        56        48        40        48        32        40        40        64        56        40        56 
dram[25]:        32        32        24        32        56        48        48        48        32        24        48        40        47        56        40        56 
dram[26]:        48        24        40        32        48        48        48        56        40        32        40        24        64        43        39        64 
dram[27]:        48        24        40        32        48        56        25        25        33        33        40        40        64        40        34        56 
dram[28]:        48        48        40        40        48        48        40        32        40        32        48        40        56        48        64        48 
dram[29]:        48        24        40        48        48        40        40        24        40        39        40        32        64        56        48        56 
dram[30]:        35        32        40        40        48        48        29        40        24        32        40        40        64        56        64        56 
dram[31]:        40        32        40        32        48        40        38        39        24        48        40        40        64        64        47        48 
maximum service time to same row:
dram[0]:      5781      5649      5655      5820      5542      5587      5706      6062      5641      5690      5736      5642      5563      5565      5545      5680 
dram[1]:      6076      5738      5538      6391      5651      5581      5742      5981      5539      5602      6145      5730      5593      5571      5582      5631 
dram[2]:      5788      5539      5583      7258      5594      5666      5842      6062      5554      5743      6037      6037      5703      7266      5634      5550 
dram[3]:      5967      5562      5902      5978      5610      5916      5683      5898      5563      5539      5587      5905      5678      7221      5642      5627 
dram[4]:      5665      7452      5756      6938      5606      5647      5872      5589      5582      5562      5876      5889      5954      6084      5703      5688 
dram[5]:      5573      6968      5654      5558      5691      8224      5786      5853      5603      5578      5890      5997      5634      7009      5871      5599 
dram[6]:      5603      7241      8558      5941      5710      7507      5794      5650      5637      5873      5538      5782      5734      7053      7256      5539 
dram[7]:      5625      5698      5646      5587      5668      6020      5954      5671      5582      5970      5558      5751      5539      5574      5962      5599 
dram[8]:      5667      6104      5696      5610      5601      7286      5936      5671      5985      5857      5579      5799      5561      5567      5792      7355 
dram[9]:      5908      5658      5623      5692      5703      5551      5553      5817      6001      5582      5619      5786      5583      5609      5850      5573 
dram[10]:      5717      6089      5538      6828      5695      7219      5585      5547      5539      5625      5772      5860      5977      5720      5844      5561 
dram[11]:      5880      6093      5590      7081      5653      8454      5611      5657      5561      5545      5874      5800      5882      5603      8384      5574 
dram[12]:      6150      6207      5538      5562      5545      5610      5667      5707      5611      5625      5542      5815      5964      5976      5856      5587 
dram[13]:      5847      6132      6059      5569      5906      8138      5718      5602      5623      5558      5563      5797      5627      6224      5879      5629 
dram[14]:      5700      5861      5538      5579      5755      9599      5634      5539      5651      5660      5832      5561      5571      5625      5862      8158 
dram[15]:      7326      6104      5559      6028      5824      8261      5970      5598      5998      5621      5610      5894      5587      5542      5867      7016 
dram[16]:      5776      6087      5559      5981      5756      8196      5547      5690      5804      5691      5666      5906      5578      5563      8311      6579 
dram[17]:      5890      6022      5599      5579      5676      8526      5574      6234      5626      5906      5742      5674      7339      5581      8497      5543 
dram[18]:      5893      5922      5599      5646      5826      5634      5593      5637      5876      5764      5625      5602      7230      5692      8341      6907 
dram[19]:      6101      5553      5643      5804      5862      6002      5618      5551      5554      5790      5682      5954      7202      5702      8273      5561 
dram[20]:      5616      5590      6042      5593      7241      5634      5694      5682      5828      5847      5871      5566      6848      5744      7655      5653 
dram[21]:      5602      5615      5550      5965      7313      5920      5583      5679      5547      5708      5619      5573      5621      5638      5650      5589 
dram[22]:      5627      5940      5562      5571      7177      5698      5595      5597      5619      5888      5538      5583      7120      5598      5659      5642 
dram[23]:      5759      5715      6659      5575      5567      5614      5653      5538      5707      5858      5562      5646      5771      5563      8277      6031 
dram[24]:      5988      6738      5864      5659      5587      5579      5539      5542      5633      5826      5950      5696      5762      5550      8242      5712 
dram[25]:      5629      6716      6202      5590      7327      6054      5561      5562      5745      5859      5822      5626      5690      5605      8298      5553 
dram[26]:      5953      6731      5954      5634      6859      5672      5557      5585      5571      5973      5728      5660      5860      5569      5578      5821 
dram[27]:      5609      5575      6851      5633      5732      5613      5569      5603      5538      5562      6158      5671      5832      5934      7205      5708 
dram[28]:      5538      5619      6703      6979      5653      5539      5642      5668      5612      5914      5542      6121      5834      5589      5731      5796 
dram[29]:      7133      5650      5802      6126      5691      5575      5672      5730      5582      5601      5569      6098      5868      5660      5634      5799 
dram[30]:      6149      5722      5786      5797      5968      5727      5577      5603      5646      6047      6026      6045      5539      6247      8345      5944 
dram[31]:      5639      6018      5696      5849      5561      5672      5606      5638      5676      5937      5599      6005      5549      7848      7543      5816 
average row accesses per activate:
dram[0]:  5.020000  5.294737  5.682927  5.897436  5.728395  5.383721  5.295455  6.226666  4.819149  4.677083  5.390805  5.314607  4.845361  5.247191  5.487500  5.056818 
dram[1]:  5.250000  5.701149  5.974359  5.650602  5.547619  5.768293  5.086957  5.638554  5.404762  5.137931  5.430233  5.583333  5.923077  5.186813  5.671052  5.402439 
dram[2]:  5.183673  5.273684  5.871795  6.052631  5.583333  5.118279  5.621951  5.848101  5.056818  4.649485  5.670732  5.363636  5.886076  5.131868  5.618421  5.103448 
dram[3]:  5.489130  5.467391  5.310345  6.000000  5.119565  4.717172  5.476191  6.458333  4.407767  4.441176  5.728395  5.646341  5.258427  5.356322  6.140845  5.068182 
dram[4]:  5.521739  5.445652  5.287356  5.447059  5.707317  5.765432  6.065790  5.787500  4.421568  4.163636  6.092105  5.272727  5.222222  5.224719  5.142857  5.089888 
dram[5]:  5.593407  5.440860  5.897436  5.250000  6.253334  5.765432  5.974026  6.438356  4.495049  4.690722  5.383721  5.560976  5.166667  4.806122  5.353659  4.901099 
dram[6]:  5.336842  5.724138  5.204545  5.835443  5.650602  6.000000  5.227273  5.716049  4.504951  4.590000  5.858974  5.452381  4.937500  4.875000  5.296296  5.139535 
dram[7]:  4.922330  5.112245  5.215909  5.559524  5.753087  5.488372  6.080000  5.010753  4.183486  4.670103  5.554217  5.897436  5.200000  5.269663  5.710526  5.538462 
dram[8]:  4.666667  5.273684  5.535714  5.261364  5.753087  5.235955  5.250000  5.284091  4.632653  4.833333  5.679012  5.725000  4.989362  5.337079  5.320988  6.600000 
dram[9]:  5.204082  5.354839  5.712500  5.153846  5.386364  5.163043  5.835443  5.333333  5.734177  4.903226  6.270270  6.173333  5.987179  4.989474  5.468354  5.623377 
dram[10]:  5.361702  4.960000  5.224719  5.065217  5.937500  5.517647  5.215909  5.559524  4.840425  4.659794  5.679012  5.554217  5.152174  5.471264  6.382353  6.055555 
dram[11]:  5.361702  5.500000  5.000000  5.043478  5.873418  5.850000  5.272727  5.559524  4.829787  4.838710  5.530120  5.585366  5.258427  5.690476  5.022988  5.986301 
dram[12]:  5.770115  5.767442  5.641975  5.670732  6.090909  6.025641  5.566265  5.021505  4.591837  4.731959  5.542169  5.470588  5.386364  4.896907  5.531646  5.584415 
dram[13]:  5.273684  6.012195  5.238636  5.367816  6.297297  5.987500  5.272727  5.119565  5.033333  5.134831  5.447059  5.044445  5.184783  5.031915  4.988764  5.931507 
dram[14]:  5.522222  6.316456  6.000000  6.077922  6.486111  5.850000  5.142857  5.032258  4.673470  4.808511  4.967391  5.481928  5.420455  5.106383  5.292683  5.710526 
dram[15]:  5.790698  5.263158  6.173333  4.747475  5.547619  5.835443  5.261364  5.340909  4.881721  4.768421  5.076087  4.914894  4.886598  5.010526  5.450000  5.375000 
dram[16]:  5.870588  5.450550  4.915790  5.255556  5.590362  5.886076  5.360465  5.670732  4.666667  5.000000  4.852632  5.400000  4.968421  5.402299  5.370370  5.662338 
dram[17]:  5.428571  5.255319  5.292135  5.241758  6.052631  5.310345  5.662651  4.906250  5.183908  5.255814  4.989130  5.452381  5.377778  5.523256  5.763158  5.166667 
dram[18]:  5.461538  5.659091  5.695122  5.523256  6.012987  6.173333  5.097826  5.827160  4.827957  5.195402  5.897436  5.272727  5.413793  4.906250  4.922222  5.182927 
dram[19]:  6.048780  5.466667  5.418605  5.175824  6.478873  5.646341  5.471264  5.280899  5.270588  5.068182  5.298851  5.435294  5.258427  5.453488  5.127907  5.670886 
dram[20]:  5.678161  5.483146  5.367816  5.425287  5.641975  5.923077  5.500000  5.086021  4.978022  5.101124  5.423530  5.372093  5.269663  6.000000  4.774194  6.000000 
dram[21]:  6.135802  5.210526  5.488372  4.750000  5.641975  6.243243  5.031915  5.363636  5.385542  5.907895  5.329545  5.500000  5.777778  5.244444  4.932584  5.671052 
dram[22]:  5.951807  4.870000  5.590362  5.163043  6.078948  5.578313  4.958333  5.233333  5.183908  4.697917  5.010753  4.936170  4.989247  5.750000  5.243902  5.550000 
dram[23]:  5.091837  5.177083  5.352273  5.674699  5.810127  5.740741  5.129032  4.875000  5.357143  4.787234  5.247191  4.765306  5.737500  6.173333  5.292683  6.000000 
dram[24]:  5.218750  5.041237  4.968085  5.471264  6.120000  5.383721  5.375000  5.576470  5.235294  5.317647  4.978724  4.989362  5.650602  5.810127  5.760000  6.676923 
dram[25]:  4.825243  5.113402  5.898734  5.043011  5.458824  5.287356  5.839506  5.053763  5.397590  5.282353  5.402299  4.989362  6.571429  6.764706  5.810811  6.056338 
dram[26]:  5.210526  5.301075  5.670732  5.356322  5.321839  5.120879  5.607143  5.318182  5.294117  4.697917  5.233333  5.255556  6.310811  6.175676  5.917808  6.126760 
dram[27]:  5.308511  5.178947  5.505882  5.638554  5.360465  5.583333  5.839506  5.164835  4.966292  5.439024  5.021505  5.075269  5.395349  5.703704  5.103448  5.794520 
dram[28]:  5.566667  5.301075  5.731707  5.987179  5.447059  5.590362  5.962025  4.710000  5.373494  5.223529  4.835052  4.845361  5.120879  5.800000  5.556962  5.605263 
dram[29]:  6.316456  4.798077  5.691358  6.038961  5.310345  5.155556  5.564706  5.280899  4.977778  5.089888  5.505882  4.785714  5.535714  5.609756  5.057471  5.813334 
dram[30]:  5.397850  4.786408  5.987179  5.936709  5.614458  4.978724  5.043011  4.885417  4.570000  5.255814  5.043011  4.744898  5.076087  5.406977  5.253012  6.057143 
dram[31]:  5.382979  4.836538  5.884615  5.740741  4.947369  5.144444  5.186813  5.488095  4.870968  4.902174  5.280899  5.031915  4.904255  5.974026  5.487500  5.720000 
average row locality = 237992/44325 = 5.369250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[1]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[2]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[3]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[4]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[5]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[6]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[7]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[8]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[9]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[10]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[11]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[12]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[13]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[14]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[15]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[16]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[17]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[18]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[19]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[20]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[21]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[22]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[23]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[24]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[25]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[26]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[27]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[28]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[29]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[30]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[31]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
total dram reads = 196040
bank skew: 416/360 = 1.16
chip skew: 6128/6120 = 1.00
number of total write accesses:
dram[0]:       273       274       249       243       248       267       251       262       276       261       279       275       262       271       244       276 
dram[1]:       287       253       245       268       260       281       258       278       279       244       263       249       251       267       216       258 
dram[2]:       290       265       243       245       268       279       256       254       255       265       249       264       263       266       226       274 
dram[3]:       273       276       245       251       263       246       245       247       282       285       244       249       266       273       229       271 
dram[4]:       278       273       237       240       272       261       244       254       262       271       237       261       270       262       232       287 
dram[5]:       297       273       244       260       258       266       250       275       273       260       251       234       250       275       240       265 
dram[6]:       290       270       236       241       267       274       248       247       287       278       231       240       275       283       217       275 
dram[7]:       297       274       251       269       262       266       230       269       276       282       246       226       273       265       236       234 
dram[8]:       289       266       256       258       249       248       248       258       281       288       241       240       259       283       231       223 
dram[9]:       302       250       237       258       270       282       233       268       263       261       246       248       254       290       202       241 
dram[10]:       272       252       247       269       269       259       246       272       265       255       245       249       286       298       229       240 
dram[11]:       289       238       258       256       250       265       255       277       261       247       261       229       260       283       250       235 
dram[12]:       261       261       244       271       257       268       248       267       253       285       237       248       273       283       249       228 
dram[13]:       264       246       257       259       265       255       265       281       274       274       247       216       301       279       251       218 
dram[14]:       270       269       276       260       252       253       257       271       279       260       229       220       274       305       235       225 
dram[15]:       265       259       239       280       245       245       243       280       286       271       269       255       262       291       236       212 
dram[16]:       256       255       270       278       254       254       247       266       262       269       257       237       270       278       241       235 
dram[17]:       253       262       271       281       247       237       286       264       254       268       237       239       308       289       240       232 
dram[18]:       252       237       258       294       249       266       268       279       251       268       228       235       267       280       258       202 
dram[19]:       245       268       241       284       243       249       285       277       260       253       237       240       264       272       265       233 
dram[20]:       244       252       256       259       228       251       291       277       280       263       240       260       258       279       251       221 
dram[21]:       269       268       262       279       224       252       264       273       253       260       275       239       272       260       255       205 
dram[22]:       245       271       245       276       238       253       275       270       269       271       262       237       257       227       235       226 
dram[23]:       280       282       267       263       247       245       299       249       263       268       248       266       234       257       218       204 
dram[24]:       277       259       263       288       232       252       283       284       255       273       265       277       251       235       229       203 
dram[25]:       254       267       255       281       253       247       260       279       250       265       282       253       251       239       235       208 
dram[26]:       255       278       239       245       264       245       272       262       250       270       268       282       267       226       230       229 
dram[27]:       271       269       265       257       249       256       287       263       229       243       258       266       256       242       242       196 
dram[28]:       268       285       267       257       252       257       267       279       249       247       266       264       273       259       248       213 
dram[29]:       263       279       248       260       252       248       291       264       271       283       259       272       274       244       256       224 
dram[30]:       281       271       256       254       262       270       270       262       278       262       258       264       254       255       237       210 
dram[31]:       272       286       232       247       260       250       266       246       269       272       278       264       252       220       256       212 
total dram writes = 132123
bank skew: 308/196 = 1.57
chip skew: 4211/4049 = 1.04
average mf latency per bank:
dram[0]:        727       727       737       748       731       710       730       718       703       704       721       714       719       710       709       680
dram[1]:        711       773       741       717       721       714       734       692       707       730       727       740       733       728       746       700
dram[2]:        703       736       738       740       706       715       747       721       729       714       747       730       710       725       738       676
dram[3]:        734       743       748       753       724       739       744       723       704       698       749       742       724       706       742       696
dram[4]:        719       751       768       745       710       726       748       712       723       727       764       743       715       723       738       675
dram[5]:        709       752       736       721       724       718       737       691       717       730       724       753       753       714       723       690
dram[6]:        728       755       749       746       720       711       737       720       705       709       759       754       721       708       753       687
dram[7]:        697       745       733       705       721       718       751       708       709       704       749       773       707       730       726       716
dram[8]:        709       751       719       712       724       730       731       709       702       692       761       750       751       710       726       743
dram[9]:        713       782       747       718       723       700       765       710       726       744       754       743       728       700       770       723
dram[10]:        729       762       735       708       709       713       739       693       718       748       738       731       696       692       726       707
dram[11]:        725       775       716       727       738       713       730       699       725       733       729       763       744       705       711       725
dram[12]:        740       750       737       699       719       702       723       704       732       706       756       733       713       703       714       730
dram[13]:        745       776       724       722       735       729       712       690       709       714       742       785       687       710       722       754
dram[14]:        736       742       689       718       734       720       722       706       709       732       775       772       715       692       735       737
dram[15]:        747       748       742       696       754       729       741       690       706       704       720       733       728       695       731       759
dram[16]:        764       753       721       698       749       721       726       718       735       710       745       759       716       698       725       724
dram[17]:        761       753       709       701       735       738       685       722       731       710       746       757       682       712       732       744
dram[18]:        767       778       732       685       736       712       713       696       728       697       770       763       717       710       712       756
dram[19]:        763       714       736       703       736       735       694       700       716       721       759       747       717       729       708       731
dram[20]:        771       729       737       724       759       728       684       703       692       720       755       730       714       715       724       735
dram[21]:        728       737       725       710       762       720       717       701       735       721       715       756       724       732       714       759
dram[22]:        763       715       737       709       735       716       719       715       704       714       732       768       730       771       735       736
dram[23]:        721       695       719       717       730       727       693       732       711       715       755       717       762       730       752       769
dram[24]:        722       730       714       685       767       723       694       701       718       711       721       713       752       771       744       761
dram[25]:        746       727       722       704       727       719       729       708       731       719       715       745       733       745       724       829
dram[26]:        748       715       745       733       720       725       701       717       722       716       715       716       718       782       727       743
dram[27]:        728       740       708       706       737       711       694       713       754       742       740       748       742       745       710       776
dram[28]:        738       720       710       716       733       730       716       694       734       725       719       725       739       723       703       759
dram[29]:        736       735       735       704       739       738       698       724       705       702       739       736       711       740       702       750
dram[30]:        713       735       731       710       719       719       713       721       693       724       743       736       752       734       717       766
dram[31]:        723       710       756       726       709       746       710       731       700       708       706       721       741       765       697       746
maximum mf latency per bank:
dram[0]:       1198      1322      1128      1149      1064      1054      1099      1133      1080      1018      1059      1080      1082       961      1041       995
dram[1]:       1220      1201      1186      1138      1136      1203      1179      1112      1210      1020      1104      1079      1102      1148      1011      1215
dram[2]:       1260      1069      1065      1037       997      1180      1143      1120      1168      1196      1143      1085       947      1075      1211       950
dram[3]:       1239      1135      1202      1108      1161      1031      1028      1038      1051      1205      1169      1034      1192      1021      1109      1100
dram[4]:       1060      1267      1192      1045      1080      1111      1054      1059      1039      1126      1108      1105      1155       987      1081      1027
dram[5]:       1044      1102      1065      1134      1076      1029      1098      1075      1210      1193       984      1027      1198      1060      1005      1003
dram[6]:       1240      1202      1159       974      1103      1223      1048      1139      1082      1024      1150      1176      1312      1064      1146      1095
dram[7]:       1122      1209      1133       960      1138       997      1161      1090      1148      1152      1178      1248      1082      1102      1049       984
dram[8]:       1197      1160      1003       976      1104      1043      1019      1075      1065      1070      1118      1105      1332      1135       952      1167
dram[9]:       1202      1104      1153       949      1063      1118      1065      1164      1101      1246      1222      1092      1031      1079      1053      1238
dram[10]:       1081      1074      1211      1106      1218      1131       994      1145      1119      1198      1199      1061      1039      1036       946      1112
dram[11]:       1271      1129      1180      1013      1097      1004      1022      1090      1121      1046      1056      1161      1144      1075       998      1065
dram[12]:       1036      1227      1178      1032       972      1001      1029      1034      1136      1277      1183      1073      1116      1127      1100      1090
dram[13]:       1104      1245      1244      1020      1205      1031      1000      1088      1138      1231      1097      1170      1115      1240      1075      1041
dram[14]:       1119      1088      1163      1055      1052      1055      1058      1091      1213      1181      1201      1005      1192      1091      1059      1106
dram[15]:       1268      1055      1057       991      1072       984      1171       976      1209      1036      1023      1079      1010      1062      1054      1130
dram[16]:       1164      1162      1067       947      1177      1011      1053      1229      1221      1185      1146      1078      1105      1021      1135      1101
dram[17]:       1145      1168       985      1126      1030       982       964      1320      1256      1295      1134      1116      1057      1252      1205      1159
dram[18]:       1119      1090      1096      1173      1110      1040      1068      1057      1061       993      1189      1109      1183      1185      1116       956
dram[19]:       1216      1096      1021      1086       981      1118      1062      1186      1181       994      1095      1058      1069      1166      1005      1098
dram[20]:       1146      1048      1132      1082      1101      1018       989      1037      1172      1066      1228      1178       954      1264      1149       924
dram[21]:       1122      1180      1123      1191       990       966      1054      1071      1224      1026      1392      1130      1170      1142      1039      1255
dram[22]:       1265      1103      1015      1016      1071      1133      1163      1141      1071      1138      1228      1181      1055      1247      1053      1219
dram[23]:       1145      1030       999      1134      1083      1239      1263      1051      1181      1125      1283      1021      1065      1300      1168      1094
dram[24]:       1205      1093       978       950      1031       983      1287      1145      1326      1125      1064       996      1126      1215      1087      1156
dram[25]:       1048      1180      1139      1085      1053      1106      1170      1161      1168      1156      1210      1190      1127      1172       977      1066
dram[26]:       1204      1327      1084      1003      1105       967       975       980      1129      1187      1030      1200      1202      1231      1015      1268
dram[27]:       1180      1172       944      1036       950      1059       982       987      1058      1074      1102      1167      1107      1188       948      1041
dram[28]:       1245      1120      1157      1111      1032      1197      1224      1012      1206      1101      1153      1022      1228      1319       974       973
dram[29]:       1102      1121      1119      1111      1155      1145      1138      1172      1357      1029      1232      1253      1074      1001       970       988
dram[30]:       1195      1078       995       971      1085      1250      1045      1198      1007      1159      1117      1173      1193      1036       986       973
dram[31]:       1052      1070       988      1121      1012      1151      1090      1107      1072      1019      1042      1182      1117      1006      1055      1067
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33203 n_act=1405 n_pre=1389 n_ref_event=0 n_req=7456 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4211 bw_util=0.2294
n_activity=23737 dram_eff=0.4356
bk0: 416a 39197i bk1: 416a 39714i bk2: 384a 39853i bk3: 384a 39955i bk4: 384a 40455i bk5: 384a 40295i bk6: 384a 40722i bk7: 384a 40569i bk8: 368a 39836i bk9: 368a 39746i bk10: 384a 40198i bk11: 384a 40407i bk12: 384a 39873i bk13: 384a 40875i bk14: 360a 40424i bk15: 360a 40028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811561
Row_Buffer_Locality_read = 0.895235
Row_Buffer_Locality_write = 0.425452
Bank_Level_Parallism = 3.972987
Bank_Level_Parallism_Col = 3.206526
Bank_Level_Parallism_Ready = 1.636715
write_to_read_ratio_blp_rw_average = 0.557894
GrpLevelPara = 2.247221 

BW Util details:
bwutil = 0.229429 
total_CMD = 45064 
util_bw = 10339 
Wasted_Col = 9181 
Wasted_Row = 2210 
Idle = 23334 

BW Util Bottlenecks: 
RCDc_limit = 3725 
RCDWRc_limit = 3864 
WTRc_limit = 3384 
RTWc_limit = 10784 
CCDLc_limit = 5441 
rwq = 0 
CCDLc_limit_alone = 4150 
WTRc_limit_alone = 3017 
RTWc_limit_alone = 9860 

Commands details: 
total_CMD = 45064 
n_nop = 33203 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4211 
n_act = 1405 
n_pre = 1389 
n_ref = 0 
n_req = 7456 
total_req = 10339 

Dual Bus Interface Util: 
issued_total_row = 2794 
issued_total_col = 10339 
Row_Bus_Util =  0.062001 
CoL_Bus_Util = 0.229429 
Either_Row_CoL_Bus_Util = 0.263203 
Issued_on_Two_Bus_Simul_Util = 0.028227 
issued_two_Eff = 0.107242 
queue_avg = 5.062977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06298
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33288 n_act=1353 n_pre=1337 n_ref_event=0 n_req=7455 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4157 bw_util=0.2282
n_activity=23557 dram_eff=0.4366
bk0: 416a 39348i bk1: 416a 39293i bk2: 384a 40455i bk3: 384a 39093i bk4: 384a 40235i bk5: 384a 40097i bk6: 384a 39952i bk7: 384a 40346i bk8: 368a 40020i bk9: 368a 39706i bk10: 384a 40226i bk11: 384a 40266i bk12: 384a 40450i bk13: 384a 39690i bk14: 360a 40725i bk15: 360a 40112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818511
Row_Buffer_Locality_read = 0.899151
Row_Buffer_Locality_write = 0.446119
Bank_Level_Parallism = 4.118290
Bank_Level_Parallism_Col = 3.384954
Bank_Level_Parallism_Ready = 1.657754
write_to_read_ratio_blp_rw_average = 0.584034
GrpLevelPara = 2.293777 

BW Util details:
bwutil = 0.228231 
total_CMD = 45064 
util_bw = 10285 
Wasted_Col = 9217 
Wasted_Row = 1979 
Idle = 23583 

BW Util Bottlenecks: 
RCDc_limit = 3685 
RCDWRc_limit = 3843 
WTRc_limit = 3239 
RTWc_limit = 12918 
CCDLc_limit = 5852 
rwq = 0 
CCDLc_limit_alone = 4481 
WTRc_limit_alone = 2868 
RTWc_limit_alone = 11918 

Commands details: 
total_CMD = 45064 
n_nop = 33288 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4157 
n_act = 1353 
n_pre = 1337 
n_ref = 0 
n_req = 7455 
total_req = 10285 

Dual Bus Interface Util: 
issued_total_row = 2690 
issued_total_col = 10285 
Row_Bus_Util =  0.059693 
CoL_Bus_Util = 0.228231 
Either_Row_CoL_Bus_Util = 0.261317 
Issued_on_Two_Bus_Simul_Util = 0.026607 
issued_two_Eff = 0.101817 
queue_avg = 5.674463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67446
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33277 n_act=1373 n_pre=1357 n_ref_event=0 n_req=7431 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4162 bw_util=0.2283
n_activity=23991 dram_eff=0.4289
bk0: 416a 39160i bk1: 416a 39351i bk2: 384a 40020i bk3: 384a 40663i bk4: 384a 40578i bk5: 384a 39277i bk6: 384a 40278i bk7: 384a 40320i bk8: 368a 40062i bk9: 368a 39688i bk10: 384a 40119i bk11: 384a 39927i bk12: 384a 40854i bk13: 384a 40158i bk14: 360a 41075i bk15: 360a 41135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815233
Row_Buffer_Locality_read = 0.900946
Row_Buffer_Locality_write = 0.412126
Bank_Level_Parallism = 3.926316
Bank_Level_Parallism_Col = 3.174021
Bank_Level_Parallism_Ready = 1.623324
write_to_read_ratio_blp_rw_average = 0.570062
GrpLevelPara = 2.178535 

BW Util details:
bwutil = 0.228342 
total_CMD = 45064 
util_bw = 10290 
Wasted_Col = 9607 
Wasted_Row = 1953 
Idle = 23214 

BW Util Bottlenecks: 
RCDc_limit = 3507 
RCDWRc_limit = 3868 
WTRc_limit = 3108 
RTWc_limit = 11553 
CCDLc_limit = 5899 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 2802 
RTWc_limit_alone = 10458 

Commands details: 
total_CMD = 45064 
n_nop = 33277 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4162 
n_act = 1373 
n_pre = 1357 
n_ref = 0 
n_req = 7431 
total_req = 10290 

Dual Bus Interface Util: 
issued_total_row = 2730 
issued_total_col = 10290 
Row_Bus_Util =  0.060581 
CoL_Bus_Util = 0.228342 
Either_Row_CoL_Bus_Util = 0.261561 
Issued_on_Two_Bus_Simul_Util = 0.027361 
issued_two_Eff = 0.104607 
queue_avg = 5.160460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.16046
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 1): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33246 n_act=1398 n_pre=1382 n_ref_event=0 n_req=7445 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4145 bw_util=0.228
n_activity=23389 dram_eff=0.4392
bk0: 416a 39675i bk1: 416a 39898i bk2: 384a 39140i bk3: 384a 40059i bk4: 384a 39663i bk5: 384a 39454i bk6: 384a 40678i bk7: 384a 40707i bk8: 368a 39464i bk9: 368a 39365i bk10: 384a 40299i bk11: 384a 40232i bk12: 384a 40088i bk13: 384a 40236i bk14: 360a 41178i bk15: 360a 39970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812223
Row_Buffer_Locality_read = 0.898336
Row_Buffer_Locality_write = 0.411541
Bank_Level_Parallism = 4.119679
Bank_Level_Parallism_Col = 3.345166
Bank_Level_Parallism_Ready = 1.600604
write_to_read_ratio_blp_rw_average = 0.585424
GrpLevelPara = 2.300057 

BW Util details:
bwutil = 0.227965 
total_CMD = 45064 
util_bw = 10273 
Wasted_Col = 9260 
Wasted_Row = 1916 
Idle = 23615 

BW Util Bottlenecks: 
RCDc_limit = 3626 
RCDWRc_limit = 3984 
WTRc_limit = 3052 
RTWc_limit = 12869 
CCDLc_limit = 5761 
rwq = 0 
CCDLc_limit_alone = 4425 
WTRc_limit_alone = 2713 
RTWc_limit_alone = 11872 

Commands details: 
total_CMD = 45064 
n_nop = 33246 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4145 
n_act = 1398 
n_pre = 1382 
n_ref = 0 
n_req = 7445 
total_req = 10273 

Dual Bus Interface Util: 
issued_total_row = 2780 
issued_total_col = 10273 
Row_Bus_Util =  0.061690 
CoL_Bus_Util = 0.227965 
Either_Row_CoL_Bus_Util = 0.262249 
Issued_on_Two_Bus_Simul_Util = 0.027405 
issued_two_Eff = 0.104502 
queue_avg = 5.441883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.44188
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33235 n_act=1403 n_pre=1387 n_ref_event=0 n_req=7447 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4141 bw_util=0.2279
n_activity=23699 dram_eff=0.4333
bk0: 416a 39692i bk1: 416a 39688i bk2: 384a 39657i bk3: 384a 40331i bk4: 384a 39861i bk5: 384a 40114i bk6: 384a 40810i bk7: 384a 40624i bk8: 368a 39303i bk9: 368a 39204i bk10: 384a 40067i bk11: 384a 39865i bk12: 384a 39917i bk13: 384a 40301i bk14: 360a 40445i bk15: 360a 40312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811602
Row_Buffer_Locality_read = 0.898988
Row_Buffer_Locality_write = 0.405610
Bank_Level_Parallism = 4.056612
Bank_Level_Parallism_Col = 3.278457
Bank_Level_Parallism_Ready = 1.626935
write_to_read_ratio_blp_rw_average = 0.570554
GrpLevelPara = 2.226989 

BW Util details:
bwutil = 0.227876 
total_CMD = 45064 
util_bw = 10269 
Wasted_Col = 9286 
Wasted_Row = 2207 
Idle = 23302 

BW Util Bottlenecks: 
RCDc_limit = 3409 
RCDWRc_limit = 3953 
WTRc_limit = 2975 
RTWc_limit = 11979 
CCDLc_limit = 5555 
rwq = 0 
CCDLc_limit_alone = 4299 
WTRc_limit_alone = 2636 
RTWc_limit_alone = 11062 

Commands details: 
total_CMD = 45064 
n_nop = 33235 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4141 
n_act = 1403 
n_pre = 1387 
n_ref = 0 
n_req = 7447 
total_req = 10269 

Dual Bus Interface Util: 
issued_total_row = 2790 
issued_total_col = 10269 
Row_Bus_Util =  0.061912 
CoL_Bus_Util = 0.227876 
Either_Row_CoL_Bus_Util = 0.262493 
Issued_on_Two_Bus_Simul_Util = 0.027295 
issued_two_Eff = 0.103982 
queue_avg = 5.714473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.71447
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33229 n_act=1383 n_pre=1367 n_ref_event=0 n_req=7452 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4171 bw_util=0.2285
n_activity=23665 dram_eff=0.4352
bk0: 416a 39452i bk1: 416a 39944i bk2: 384a 40595i bk3: 384a 39463i bk4: 384a 40713i bk5: 384a 40381i bk6: 384a 40154i bk7: 384a 40729i bk8: 368a 39306i bk9: 368a 39775i bk10: 384a 40925i bk11: 384a 40386i bk12: 384a 39238i bk13: 384a 39425i bk14: 360a 40442i bk15: 360a 40309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814412
Row_Buffer_Locality_read = 0.899315
Row_Buffer_Locality_write = 0.421450
Bank_Level_Parallism = 4.040900
Bank_Level_Parallism_Col = 3.254997
Bank_Level_Parallism_Ready = 1.639188
write_to_read_ratio_blp_rw_average = 0.576437
GrpLevelPara = 2.235981 

BW Util details:
bwutil = 0.228542 
total_CMD = 45064 
util_bw = 10299 
Wasted_Col = 9395 
Wasted_Row = 1895 
Idle = 23475 

BW Util Bottlenecks: 
RCDc_limit = 3402 
RCDWRc_limit = 4013 
WTRc_limit = 2938 
RTWc_limit = 12234 
CCDLc_limit = 5470 
rwq = 0 
CCDLc_limit_alone = 4137 
WTRc_limit_alone = 2676 
RTWc_limit_alone = 11163 

Commands details: 
total_CMD = 45064 
n_nop = 33229 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4171 
n_act = 1383 
n_pre = 1367 
n_ref = 0 
n_req = 7452 
total_req = 10299 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 10299 
Row_Bus_Util =  0.061024 
CoL_Bus_Util = 0.228542 
Either_Row_CoL_Bus_Util = 0.262626 
Issued_on_Two_Bus_Simul_Util = 0.026939 
issued_two_Eff = 0.102577 
queue_avg = 5.405090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.40509
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33249 n_act=1401 n_pre=1385 n_ref_event=0 n_req=7426 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4159 bw_util=0.2283
n_activity=23112 dram_eff=0.4451
bk0: 416a 39372i bk1: 416a 39747i bk2: 384a 39919i bk3: 384a 40441i bk4: 384a 39837i bk5: 384a 39963i bk6: 384a 40011i bk7: 384a 40117i bk8: 368a 39214i bk9: 368a 39012i bk10: 384a 40008i bk11: 384a 40034i bk12: 384a 39831i bk13: 384a 39695i bk14: 360a 40496i bk15: 360a 39915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811339
Row_Buffer_Locality_read = 0.898009
Row_Buffer_Locality_write = 0.402157
Bank_Level_Parallism = 4.301653
Bank_Level_Parallism_Col = 3.490386
Bank_Level_Parallism_Ready = 1.726062
write_to_read_ratio_blp_rw_average = 0.578360
GrpLevelPara = 2.335621 

BW Util details:
bwutil = 0.228275 
total_CMD = 45064 
util_bw = 10287 
Wasted_Col = 8978 
Wasted_Row = 1852 
Idle = 23947 

BW Util Bottlenecks: 
RCDc_limit = 3484 
RCDWRc_limit = 3965 
WTRc_limit = 3154 
RTWc_limit = 12443 
CCDLc_limit = 5494 
rwq = 0 
CCDLc_limit_alone = 4134 
WTRc_limit_alone = 2761 
RTWc_limit_alone = 11476 

Commands details: 
total_CMD = 45064 
n_nop = 33249 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4159 
n_act = 1401 
n_pre = 1385 
n_ref = 0 
n_req = 7426 
total_req = 10287 

Dual Bus Interface Util: 
issued_total_row = 2786 
issued_total_col = 10287 
Row_Bus_Util =  0.061823 
CoL_Bus_Util = 0.228275 
Either_Row_CoL_Bus_Util = 0.262183 
Issued_on_Two_Bus_Simul_Util = 0.027916 
issued_two_Eff = 0.106475 
queue_avg = 5.451646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.45165
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33224 n_act=1408 n_pre=1392 n_ref_event=0 n_req=7427 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4156 bw_util=0.2282
n_activity=23698 dram_eff=0.434
bk0: 416a 39393i bk1: 416a 39577i bk2: 384a 40399i bk3: 384a 40217i bk4: 384a 40378i bk5: 384a 40051i bk6: 384a 40653i bk7: 384a 39558i bk8: 368a 39162i bk9: 368a 39847i bk10: 384a 40043i bk11: 384a 40288i bk12: 384a 40029i bk13: 384a 40204i bk14: 360a 40538i bk15: 360a 40313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810421
Row_Buffer_Locality_read = 0.895561
Row_Buffer_Locality_write = 0.408776
Bank_Level_Parallism = 4.041101
Bank_Level_Parallism_Col = 3.235660
Bank_Level_Parallism_Ready = 1.576721
write_to_read_ratio_blp_rw_average = 0.580725
GrpLevelPara = 2.259624 

BW Util details:
bwutil = 0.228209 
total_CMD = 45064 
util_bw = 10284 
Wasted_Col = 9516 
Wasted_Row = 1927 
Idle = 23337 

BW Util Bottlenecks: 
RCDc_limit = 3554 
RCDWRc_limit = 3936 
WTRc_limit = 3048 
RTWc_limit = 12182 
CCDLc_limit = 5763 
rwq = 0 
CCDLc_limit_alone = 4346 
WTRc_limit_alone = 2727 
RTWc_limit_alone = 11086 

Commands details: 
total_CMD = 45064 
n_nop = 33224 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4156 
n_act = 1408 
n_pre = 1392 
n_ref = 0 
n_req = 7427 
total_req = 10284 

Dual Bus Interface Util: 
issued_total_row = 2800 
issued_total_col = 10284 
Row_Bus_Util =  0.062134 
CoL_Bus_Util = 0.228209 
Either_Row_CoL_Bus_Util = 0.262737 
Issued_on_Two_Bus_Simul_Util = 0.027605 
issued_two_Eff = 0.105068 
queue_avg = 5.141288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.14129
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33211 n_act=1405 n_pre=1389 n_ref_event=0 n_req=7432 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4118 bw_util=0.2274
n_activity=24546 dram_eff=0.4174
bk0: 416a 38956i bk1: 416a 39731i bk2: 384a 40823i bk3: 384a 40258i bk4: 384a 40431i bk5: 384a 40287i bk6: 384a 40800i bk7: 384a 39892i bk8: 368a 39197i bk9: 368a 39127i bk10: 384a 40249i bk11: 384a 40821i bk12: 384a 39505i bk13: 384a 40012i bk14: 360a 41187i bk15: 360a 40900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810953
Row_Buffer_Locality_read = 0.899478
Row_Buffer_Locality_write = 0.394939
Bank_Level_Parallism = 3.831601
Bank_Level_Parallism_Col = 3.081596
Bank_Level_Parallism_Ready = 1.531134
write_to_read_ratio_blp_rw_average = 0.582011
GrpLevelPara = 2.133162 

BW Util details:
bwutil = 0.227366 
total_CMD = 45064 
util_bw = 10246 
Wasted_Col = 10182 
Wasted_Row = 2090 
Idle = 22546 

BW Util Bottlenecks: 
RCDc_limit = 3803 
RCDWRc_limit = 4159 
WTRc_limit = 2902 
RTWc_limit = 12964 
CCDLc_limit = 6318 
rwq = 0 
CCDLc_limit_alone = 4891 
WTRc_limit_alone = 2643 
RTWc_limit_alone = 11796 

Commands details: 
total_CMD = 45064 
n_nop = 33211 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4118 
n_act = 1405 
n_pre = 1389 
n_ref = 0 
n_req = 7432 
total_req = 10246 

Dual Bus Interface Util: 
issued_total_row = 2794 
issued_total_col = 10246 
Row_Bus_Util =  0.062001 
CoL_Bus_Util = 0.227366 
Either_Row_CoL_Bus_Util = 0.263026 
Issued_on_Two_Bus_Simul_Util = 0.026340 
issued_two_Eff = 0.100143 
queue_avg = 5.077379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.07738
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33315 n_act=1358 n_pre=1342 n_ref_event=0 n_req=7450 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4105 bw_util=0.2271
n_activity=23323 dram_eff=0.4388
bk0: 416a 38927i bk1: 416a 39538i bk2: 384a 40718i bk3: 384a 40262i bk4: 384a 39954i bk5: 384a 39947i bk6: 384a 39927i bk7: 384a 40095i bk8: 368a 40290i bk9: 368a 39637i bk10: 384a 40652i bk11: 384a 40371i bk12: 384a 40571i bk13: 384a 39700i bk14: 360a 40677i bk15: 360a 40553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817718
Row_Buffer_Locality_read = 0.899315
Row_Buffer_Locality_write = 0.439486
Bank_Level_Parallism = 4.043442
Bank_Level_Parallism_Col = 3.257031
Bank_Level_Parallism_Ready = 1.594156
write_to_read_ratio_blp_rw_average = 0.573145
GrpLevelPara = 2.244595 

BW Util details:
bwutil = 0.227077 
total_CMD = 45064 
util_bw = 10233 
Wasted_Col = 9335 
Wasted_Row = 1863 
Idle = 23633 

BW Util Bottlenecks: 
RCDc_limit = 3624 
RCDWRc_limit = 3902 
WTRc_limit = 3052 
RTWc_limit = 12056 
CCDLc_limit = 5703 
rwq = 0 
CCDLc_limit_alone = 4459 
WTRc_limit_alone = 2734 
RTWc_limit_alone = 11130 

Commands details: 
total_CMD = 45064 
n_nop = 33315 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4105 
n_act = 1358 
n_pre = 1342 
n_ref = 0 
n_req = 7450 
total_req = 10233 

Dual Bus Interface Util: 
issued_total_row = 2700 
issued_total_col = 10233 
Row_Bus_Util =  0.059915 
CoL_Bus_Util = 0.227077 
Either_Row_CoL_Bus_Util = 0.260718 
Issued_on_Two_Bus_Simul_Util = 0.026274 
issued_two_Eff = 0.100775 
queue_avg = 5.753772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.75377
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33201 n_act=1386 n_pre=1370 n_ref_event=0 n_req=7449 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4153 bw_util=0.2281
n_activity=24305 dram_eff=0.423
bk0: 416a 39948i bk1: 416a 40348i bk2: 384a 40033i bk3: 384a 40141i bk4: 384a 40292i bk5: 384a 40729i bk6: 384a 40664i bk7: 384a 40310i bk8: 368a 39507i bk9: 368a 39536i bk10: 384a 40625i bk11: 384a 40621i bk12: 384a 40360i bk13: 384a 40120i bk14: 360a 41259i bk15: 360a 41490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813935
Row_Buffer_Locality_read = 0.895398
Row_Buffer_Locality_write = 0.436033
Bank_Level_Parallism = 3.710084
Bank_Level_Parallism_Col = 2.948802
Bank_Level_Parallism_Ready = 1.503064
write_to_read_ratio_blp_rw_average = 0.562629
GrpLevelPara = 2.141860 

BW Util details:
bwutil = 0.228142 
total_CMD = 45064 
util_bw = 10281 
Wasted_Col = 10087 
Wasted_Row = 1866 
Idle = 22830 

BW Util Bottlenecks: 
RCDc_limit = 3826 
RCDWRc_limit = 3972 
WTRc_limit = 3043 
RTWc_limit = 11794 
CCDLc_limit = 5600 
rwq = 0 
CCDLc_limit_alone = 4444 
WTRc_limit_alone = 2725 
RTWc_limit_alone = 10956 

Commands details: 
total_CMD = 45064 
n_nop = 33201 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4153 
n_act = 1386 
n_pre = 1370 
n_ref = 0 
n_req = 7449 
total_req = 10281 

Dual Bus Interface Util: 
issued_total_row = 2756 
issued_total_col = 10281 
Row_Bus_Util =  0.061157 
CoL_Bus_Util = 0.228142 
Either_Row_CoL_Bus_Util = 0.263248 
Issued_on_Two_Bus_Simul_Util = 0.026052 
issued_two_Eff = 0.098963 
queue_avg = 4.426771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42677
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33331 n_act=1385 n_pre=1369 n_ref_event=0 n_req=7432 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4114 bw_util=0.2273
n_activity=23108 dram_eff=0.4432
bk0: 416a 39900i bk1: 416a 40571i bk2: 384a 39501i bk3: 384a 40044i bk4: 384a 40305i bk5: 384a 39754i bk6: 384a 40312i bk7: 384a 39458i bk8: 368a 39873i bk9: 368a 40371i bk10: 384a 39922i bk11: 384a 40246i bk12: 384a 39704i bk13: 384a 40145i bk14: 360a 40454i bk15: 360a 40777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813644
Row_Buffer_Locality_read = 0.897356
Row_Buffer_Locality_write = 0.420245
Bank_Level_Parallism = 4.120855
Bank_Level_Parallism_Col = 3.316348
Bank_Level_Parallism_Ready = 1.630639
write_to_read_ratio_blp_rw_average = 0.572753
GrpLevelPara = 2.288255 

BW Util details:
bwutil = 0.227277 
total_CMD = 45064 
util_bw = 10242 
Wasted_Col = 9057 
Wasted_Row = 1842 
Idle = 23923 

BW Util Bottlenecks: 
RCDc_limit = 3544 
RCDWRc_limit = 3924 
WTRc_limit = 3167 
RTWc_limit = 11894 
CCDLc_limit = 5459 
rwq = 0 
CCDLc_limit_alone = 4254 
WTRc_limit_alone = 2802 
RTWc_limit_alone = 11054 

Commands details: 
total_CMD = 45064 
n_nop = 33331 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4114 
n_act = 1385 
n_pre = 1369 
n_ref = 0 
n_req = 7432 
total_req = 10242 

Dual Bus Interface Util: 
issued_total_row = 2754 
issued_total_col = 10242 
Row_Bus_Util =  0.061113 
CoL_Bus_Util = 0.227277 
Either_Row_CoL_Bus_Util = 0.260363 
Issued_on_Two_Bus_Simul_Util = 0.028027 
issued_two_Eff = 0.107645 
queue_avg = 5.080530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.08053
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33343 n_act=1371 n_pre=1355 n_ref_event=0 n_req=7438 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4133 bw_util=0.2277
n_activity=23570 dram_eff=0.4353
bk0: 416a 40196i bk1: 416a 39901i bk2: 384a 40486i bk3: 384a 40862i bk4: 384a 40144i bk5: 384a 40412i bk6: 384a 40312i bk7: 384a 40008i bk8: 368a 39940i bk9: 368a 39322i bk10: 384a 40231i bk11: 384a 40331i bk12: 384a 39651i bk13: 384a 39090i bk14: 360a 40670i bk15: 360a 40573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815676
Row_Buffer_Locality_read = 0.898172
Row_Buffer_Locality_write = 0.429771
Bank_Level_Parallism = 3.994124
Bank_Level_Parallism_Col = 3.213701
Bank_Level_Parallism_Ready = 1.563395
write_to_read_ratio_blp_rw_average = 0.565107
GrpLevelPara = 2.206321 

BW Util details:
bwutil = 0.227698 
total_CMD = 45064 
util_bw = 10261 
Wasted_Col = 9559 
Wasted_Row = 1795 
Idle = 23449 

BW Util Bottlenecks: 
RCDc_limit = 3696 
RCDWRc_limit = 3735 
WTRc_limit = 3183 
RTWc_limit = 12212 
CCDLc_limit = 6038 
rwq = 0 
CCDLc_limit_alone = 4623 
WTRc_limit_alone = 2865 
RTWc_limit_alone = 11115 

Commands details: 
total_CMD = 45064 
n_nop = 33343 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4133 
n_act = 1371 
n_pre = 1355 
n_ref = 0 
n_req = 7438 
total_req = 10261 

Dual Bus Interface Util: 
issued_total_row = 2726 
issued_total_col = 10261 
Row_Bus_Util =  0.060492 
CoL_Bus_Util = 0.227698 
Either_Row_CoL_Bus_Util = 0.260097 
Issued_on_Two_Bus_Simul_Util = 0.028093 
issued_two_Eff = 0.108011 
queue_avg = 4.921711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.92171
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33273 n_act=1388 n_pre=1372 n_ref_event=0 n_req=7456 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4152 bw_util=0.2281
n_activity=23287 dram_eff=0.4414
bk0: 416a 39746i bk1: 416a 40347i bk2: 384a 40013i bk3: 384a 40242i bk4: 384a 40298i bk5: 384a 39978i bk6: 384a 40077i bk7: 384a 39662i bk8: 368a 40248i bk9: 368a 39622i bk10: 384a 40407i bk11: 384a 39690i bk12: 384a 39744i bk13: 384a 39495i bk14: 360a 40332i bk15: 360a 40884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813841
Row_Buffer_Locality_read = 0.897846
Row_Buffer_Locality_write = 0.426205
Bank_Level_Parallism = 4.097131
Bank_Level_Parallism_Col = 3.307916
Bank_Level_Parallism_Ready = 1.657393
write_to_read_ratio_blp_rw_average = 0.558723
GrpLevelPara = 2.232964 

BW Util details:
bwutil = 0.228120 
total_CMD = 45064 
util_bw = 10280 
Wasted_Col = 9146 
Wasted_Row = 1978 
Idle = 23660 

BW Util Bottlenecks: 
RCDc_limit = 3600 
RCDWRc_limit = 3827 
WTRc_limit = 3199 
RTWc_limit = 11812 
CCDLc_limit = 5720 
rwq = 0 
CCDLc_limit_alone = 4562 
WTRc_limit_alone = 2853 
RTWc_limit_alone = 11000 

Commands details: 
total_CMD = 45064 
n_nop = 33273 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4152 
n_act = 1388 
n_pre = 1372 
n_ref = 0 
n_req = 7456 
total_req = 10280 

Dual Bus Interface Util: 
issued_total_row = 2760 
issued_total_col = 10280 
Row_Bus_Util =  0.061246 
CoL_Bus_Util = 0.228120 
Either_Row_CoL_Bus_Util = 0.261650 
Issued_on_Two_Bus_Simul_Util = 0.027716 
issued_two_Eff = 0.105928 
queue_avg = 5.475346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.47535
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33267 n_act=1367 n_pre=1351 n_ref_event=0 n_req=7450 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4135 bw_util=0.2277
n_activity=23835 dram_eff=0.4306
bk0: 416a 40088i bk1: 416a 40273i bk2: 384a 40839i bk3: 384a 40215i bk4: 384a 40754i bk5: 384a 40208i bk6: 384a 39504i bk7: 384a 40100i bk8: 368a 39786i bk9: 368a 39750i bk10: 384a 40176i bk11: 384a 40713i bk12: 384a 39506i bk13: 384a 39363i bk14: 360a 40563i bk15: 360a 40851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816510
Row_Buffer_Locality_read = 0.898499
Row_Buffer_Locality_write = 0.436460
Bank_Level_Parallism = 3.887303
Bank_Level_Parallism_Col = 3.119163
Bank_Level_Parallism_Ready = 1.551593
write_to_read_ratio_blp_rw_average = 0.574607
GrpLevelPara = 2.177046 

BW Util details:
bwutil = 0.227743 
total_CMD = 45064 
util_bw = 10263 
Wasted_Col = 9942 
Wasted_Row = 1863 
Idle = 22996 

BW Util Bottlenecks: 
RCDc_limit = 3580 
RCDWRc_limit = 3869 
WTRc_limit = 3288 
RTWc_limit = 12660 
CCDLc_limit = 6605 
rwq = 0 
CCDLc_limit_alone = 5118 
WTRc_limit_alone = 2962 
RTWc_limit_alone = 11499 

Commands details: 
total_CMD = 45064 
n_nop = 33267 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4135 
n_act = 1367 
n_pre = 1351 
n_ref = 0 
n_req = 7450 
total_req = 10263 

Dual Bus Interface Util: 
issued_total_row = 2718 
issued_total_col = 10263 
Row_Bus_Util =  0.060314 
CoL_Bus_Util = 0.227743 
Either_Row_CoL_Bus_Util = 0.261783 
Issued_on_Two_Bus_Simul_Util = 0.026274 
issued_two_Eff = 0.100364 
queue_avg = 5.069590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06959
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33226 n_act=1420 n_pre=1404 n_ref_event=0 n_req=7443 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4138 bw_util=0.2278
n_activity=23280 dram_eff=0.441
bk0: 416a 39939i bk1: 416a 39513i bk2: 384a 40517i bk3: 384a 39612i bk4: 384a 40352i bk5: 384a 40591i bk6: 384a 40021i bk7: 384a 39701i bk8: 368a 39780i bk9: 368a 40030i bk10: 384a 40163i bk11: 384a 39854i bk12: 384a 40048i bk13: 384a 39738i bk14: 360a 40669i bk15: 360a 40708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809217
Row_Buffer_Locality_read = 0.897030
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 4.060656
Bank_Level_Parallism_Col = 3.235527
Bank_Level_Parallism_Ready = 1.570719
write_to_read_ratio_blp_rw_average = 0.571242
GrpLevelPara = 2.262468 

BW Util details:
bwutil = 0.227809 
total_CMD = 45064 
util_bw = 10266 
Wasted_Col = 9357 
Wasted_Row = 1859 
Idle = 23582 

BW Util Bottlenecks: 
RCDc_limit = 3709 
RCDWRc_limit = 3952 
WTRc_limit = 2989 
RTWc_limit = 12484 
CCDLc_limit = 5397 
rwq = 0 
CCDLc_limit_alone = 4220 
WTRc_limit_alone = 2710 
RTWc_limit_alone = 11586 

Commands details: 
total_CMD = 45064 
n_nop = 33226 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4138 
n_act = 1420 
n_pre = 1404 
n_ref = 0 
n_req = 7443 
total_req = 10266 

Dual Bus Interface Util: 
issued_total_row = 2824 
issued_total_col = 10266 
Row_Bus_Util =  0.062666 
CoL_Bus_Util = 0.227809 
Either_Row_CoL_Bus_Util = 0.262693 
Issued_on_Two_Bus_Simul_Util = 0.027783 
issued_two_Eff = 0.105761 
queue_avg = 4.886340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.88634
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33184 n_act=1398 n_pre=1382 n_ref_event=0 n_req=7426 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4129 bw_util=0.2276
n_activity=23778 dram_eff=0.4314
bk0: 416a 39936i bk1: 416a 39695i bk2: 384a 40143i bk3: 384a 40030i bk4: 384a 40304i bk5: 384a 40745i bk6: 384a 40383i bk7: 384a 40239i bk8: 368a 39900i bk9: 368a 40048i bk10: 384a 39708i bk11: 384a 39981i bk12: 384a 40375i bk13: 384a 40421i bk14: 360a 40270i bk15: 360a 40849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811743
Row_Buffer_Locality_read = 0.898009
Row_Buffer_Locality_write = 0.404468
Bank_Level_Parallism = 3.925328
Bank_Level_Parallism_Col = 3.188438
Bank_Level_Parallism_Ready = 1.552403
write_to_read_ratio_blp_rw_average = 0.566669
GrpLevelPara = 2.208886 

BW Util details:
bwutil = 0.227610 
total_CMD = 45064 
util_bw = 10257 
Wasted_Col = 9448 
Wasted_Row = 2057 
Idle = 23302 

BW Util Bottlenecks: 
RCDc_limit = 3728 
RCDWRc_limit = 4137 
WTRc_limit = 3489 
RTWc_limit = 11561 
CCDLc_limit = 5453 
rwq = 0 
CCDLc_limit_alone = 4119 
WTRc_limit_alone = 3170 
RTWc_limit_alone = 10546 

Commands details: 
total_CMD = 45064 
n_nop = 33184 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4129 
n_act = 1398 
n_pre = 1382 
n_ref = 0 
n_req = 7426 
total_req = 10257 

Dual Bus Interface Util: 
issued_total_row = 2780 
issued_total_col = 10257 
Row_Bus_Util =  0.061690 
CoL_Bus_Util = 0.227610 
Either_Row_CoL_Bus_Util = 0.263625 
Issued_on_Two_Bus_Simul_Util = 0.025675 
issued_two_Eff = 0.097391 
queue_avg = 5.006036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00604
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 1): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33183 n_act=1392 n_pre=1376 n_ref_event=0 n_req=7450 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4168 bw_util=0.2285
n_activity=23807 dram_eff=0.4325
bk0: 416a 39991i bk1: 416a 39797i bk2: 384a 40482i bk3: 384a 39915i bk4: 384a 40250i bk5: 384a 40591i bk6: 384a 40239i bk7: 384a 40142i bk8: 368a 40032i bk9: 368a 39977i bk10: 384a 40577i bk11: 384a 39869i bk12: 384a 40130i bk13: 384a 39693i bk14: 360a 40795i bk15: 360a 40140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813154
Row_Buffer_Locality_read = 0.897193
Row_Buffer_Locality_write = 0.423601
Bank_Level_Parallism = 3.915625
Bank_Level_Parallism_Col = 3.160118
Bank_Level_Parallism_Ready = 1.536519
write_to_read_ratio_blp_rw_average = 0.563376
GrpLevelPara = 2.226639 

BW Util details:
bwutil = 0.228475 
total_CMD = 45064 
util_bw = 10296 
Wasted_Col = 9612 
Wasted_Row = 2018 
Idle = 23138 

BW Util Bottlenecks: 
RCDc_limit = 3735 
RCDWRc_limit = 4009 
WTRc_limit = 3293 
RTWc_limit = 11983 
CCDLc_limit = 5922 
rwq = 0 
CCDLc_limit_alone = 4612 
WTRc_limit_alone = 2938 
RTWc_limit_alone = 11028 

Commands details: 
total_CMD = 45064 
n_nop = 33183 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4168 
n_act = 1392 
n_pre = 1376 
n_ref = 0 
n_req = 7450 
total_req = 10296 

Dual Bus Interface Util: 
issued_total_row = 2768 
issued_total_col = 10296 
Row_Bus_Util =  0.061424 
CoL_Bus_Util = 0.228475 
Either_Row_CoL_Bus_Util = 0.263647 
Issued_on_Two_Bus_Simul_Util = 0.026252 
issued_two_Eff = 0.099571 
queue_avg = 5.335412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.33541
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33302 n_act=1373 n_pre=1357 n_ref_event=0 n_req=7439 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4092 bw_util=0.2268
n_activity=23812 dram_eff=0.4292
bk0: 416a 39444i bk1: 416a 39474i bk2: 384a 40749i bk3: 384a 39648i bk4: 384a 40438i bk5: 384a 40301i bk6: 384a 40067i bk7: 384a 40239i bk8: 368a 39983i bk9: 368a 40406i bk10: 384a 40307i bk11: 384a 39744i bk12: 384a 40008i bk13: 384a 39803i bk14: 360a 40019i bk15: 360a 41289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815432
Row_Buffer_Locality_read = 0.899151
Row_Buffer_Locality_write = 0.424104
Bank_Level_Parallism = 3.995752
Bank_Level_Parallism_Col = 3.260460
Bank_Level_Parallism_Ready = 1.669472
write_to_read_ratio_blp_rw_average = 0.576703
GrpLevelPara = 2.233976 

BW Util details:
bwutil = 0.226789 
total_CMD = 45064 
util_bw = 10220 
Wasted_Col = 9373 
Wasted_Row = 2066 
Idle = 23405 

BW Util Bottlenecks: 
RCDc_limit = 3529 
RCDWRc_limit = 3984 
WTRc_limit = 2817 
RTWc_limit = 12544 
CCDLc_limit = 5581 
rwq = 0 
CCDLc_limit_alone = 4312 
WTRc_limit_alone = 2599 
RTWc_limit_alone = 11493 

Commands details: 
total_CMD = 45064 
n_nop = 33302 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4092 
n_act = 1373 
n_pre = 1357 
n_ref = 0 
n_req = 7439 
total_req = 10220 

Dual Bus Interface Util: 
issued_total_row = 2730 
issued_total_col = 10220 
Row_Bus_Util =  0.060581 
CoL_Bus_Util = 0.226789 
Either_Row_CoL_Bus_Util = 0.261007 
Issued_on_Two_Bus_Simul_Util = 0.026363 
issued_two_Eff = 0.101003 
queue_avg = 5.137183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.13718
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33348 n_act=1363 n_pre=1347 n_ref_event=0 n_req=7437 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4116 bw_util=0.2273
n_activity=23164 dram_eff=0.4422
bk0: 416a 40349i bk1: 408a 39799i bk2: 384a 40115i bk3: 384a 39476i bk4: 384a 40067i bk5: 384a 39931i bk6: 384a 40167i bk7: 384a 40191i bk8: 368a 40501i bk9: 368a 40121i bk10: 384a 40105i bk11: 384a 40058i bk12: 384a 40050i bk13: 384a 39828i bk14: 360a 39939i bk15: 368a 40690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816727
Row_Buffer_Locality_read = 0.901926
Row_Buffer_Locality_write = 0.417876
Bank_Level_Parallism = 4.156673
Bank_Level_Parallism_Col = 3.382661
Bank_Level_Parallism_Ready = 1.638325
write_to_read_ratio_blp_rw_average = 0.567428
GrpLevelPara = 2.293321 

BW Util details:
bwutil = 0.227321 
total_CMD = 45064 
util_bw = 10244 
Wasted_Col = 8827 
Wasted_Row = 1877 
Idle = 24116 

BW Util Bottlenecks: 
RCDc_limit = 3444 
RCDWRc_limit = 3817 
WTRc_limit = 2863 
RTWc_limit = 11524 
CCDLc_limit = 5334 
rwq = 0 
CCDLc_limit_alone = 4187 
WTRc_limit_alone = 2531 
RTWc_limit_alone = 10709 

Commands details: 
total_CMD = 45064 
n_nop = 33348 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4116 
n_act = 1363 
n_pre = 1347 
n_ref = 0 
n_req = 7437 
total_req = 10244 

Dual Bus Interface Util: 
issued_total_row = 2710 
issued_total_col = 10244 
Row_Bus_Util =  0.060137 
CoL_Bus_Util = 0.227321 
Either_Row_CoL_Bus_Util = 0.259986 
Issued_on_Two_Bus_Simul_Util = 0.027472 
issued_two_Eff = 0.105667 
queue_avg = 4.926039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92604
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33381 n_act=1373 n_pre=1357 n_ref_event=0 n_req=7441 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4110 bw_util=0.2272
n_activity=22709 dram_eff=0.4508
bk0: 416a 39722i bk1: 408a 39821i bk2: 384a 39992i bk3: 384a 39649i bk4: 384a 40619i bk5: 384a 40212i bk6: 384a 40682i bk7: 384a 40074i bk8: 368a 40017i bk9: 368a 40033i bk10: 384a 40304i bk11: 384a 40355i bk12: 384a 40011i bk13: 384a 40364i bk14: 360a 39842i bk15: 368a 41106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815482
Row_Buffer_Locality_read = 0.899315
Row_Buffer_Locality_write = 0.424219
Bank_Level_Parallism = 4.126897
Bank_Level_Parallism_Col = 3.306412
Bank_Level_Parallism_Ready = 1.661164
write_to_read_ratio_blp_rw_average = 0.565245
GrpLevelPara = 2.276417 

BW Util details:
bwutil = 0.227188 
total_CMD = 45064 
util_bw = 10238 
Wasted_Col = 8785 
Wasted_Row = 1734 
Idle = 24307 

BW Util Bottlenecks: 
RCDc_limit = 3466 
RCDWRc_limit = 3712 
WTRc_limit = 3082 
RTWc_limit = 11420 
CCDLc_limit = 5330 
rwq = 0 
CCDLc_limit_alone = 4090 
WTRc_limit_alone = 2827 
RTWc_limit_alone = 10435 

Commands details: 
total_CMD = 45064 
n_nop = 33381 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4110 
n_act = 1373 
n_pre = 1357 
n_ref = 0 
n_req = 7441 
total_req = 10238 

Dual Bus Interface Util: 
issued_total_row = 2730 
issued_total_col = 10238 
Row_Bus_Util =  0.060581 
CoL_Bus_Util = 0.227188 
Either_Row_CoL_Bus_Util = 0.259254 
Issued_on_Two_Bus_Simul_Util = 0.028515 
issued_two_Eff = 0.109989 
queue_avg = 5.264823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.26482
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 1): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33344 n_act=1366 n_pre=1350 n_ref_event=0 n_req=7440 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4110 bw_util=0.2272
n_activity=23468 dram_eff=0.4363
bk0: 416a 39994i bk1: 408a 39536i bk2: 384a 40152i bk3: 384a 39147i bk4: 384a 40556i bk5: 384a 40316i bk6: 384a 39946i bk7: 384a 40274i bk8: 368a 40264i bk9: 368a 40574i bk10: 384a 40147i bk11: 384a 40378i bk12: 384a 40151i bk13: 384a 39805i bk14: 360a 40490i bk15: 368a 41186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816398
Row_Buffer_Locality_read = 0.899641
Row_Buffer_Locality_write = 0.427591
Bank_Level_Parallism = 3.990298
Bank_Level_Parallism_Col = 3.211317
Bank_Level_Parallism_Ready = 1.596601
write_to_read_ratio_blp_rw_average = 0.567146
GrpLevelPara = 2.218132 

BW Util details:
bwutil = 0.227188 
total_CMD = 45064 
util_bw = 10238 
Wasted_Col = 9308 
Wasted_Row = 1893 
Idle = 23625 

BW Util Bottlenecks: 
RCDc_limit = 3547 
RCDWRc_limit = 3863 
WTRc_limit = 3112 
RTWc_limit = 10954 
CCDLc_limit = 5753 
rwq = 0 
CCDLc_limit_alone = 4454 
WTRc_limit_alone = 2783 
RTWc_limit_alone = 9984 

Commands details: 
total_CMD = 45064 
n_nop = 33344 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4110 
n_act = 1366 
n_pre = 1350 
n_ref = 0 
n_req = 7440 
total_req = 10238 

Dual Bus Interface Util: 
issued_total_row = 2716 
issued_total_col = 10238 
Row_Bus_Util =  0.060270 
CoL_Bus_Util = 0.227188 
Either_Row_CoL_Bus_Util = 0.260075 
Issued_on_Two_Bus_Simul_Util = 0.027383 
issued_two_Eff = 0.105290 
queue_avg = 5.184227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.18423
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 1): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33323 n_act=1408 n_pre=1392 n_ref_event=0 n_req=7422 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4057 bw_util=0.226
n_activity=23665 dram_eff=0.4304
bk0: 416a 39930i bk1: 408a 39805i bk2: 384a 40317i bk3: 384a 39822i bk4: 384a 40846i bk5: 384a 40099i bk6: 384a 39211i bk7: 384a 39671i bk8: 368a 40224i bk9: 368a 39815i bk10: 384a 40083i bk11: 384a 40083i bk12: 384a 40242i bk13: 384a 40267i bk14: 360a 40385i bk15: 368a 40392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810294
Row_Buffer_Locality_read = 0.897846
Row_Buffer_Locality_write = 0.395672
Bank_Level_Parallism = 4.007441
Bank_Level_Parallism_Col = 3.232289
Bank_Level_Parallism_Ready = 1.540403
write_to_read_ratio_blp_rw_average = 0.577276
GrpLevelPara = 2.224530 

BW Util details:
bwutil = 0.226012 
total_CMD = 45064 
util_bw = 10185 
Wasted_Col = 9598 
Wasted_Row = 1990 
Idle = 23291 

BW Util Bottlenecks: 
RCDc_limit = 3625 
RCDWRc_limit = 4131 
WTRc_limit = 3098 
RTWc_limit = 12553 
CCDLc_limit = 5916 
rwq = 0 
CCDLc_limit_alone = 4488 
WTRc_limit_alone = 2792 
RTWc_limit_alone = 11431 

Commands details: 
total_CMD = 45064 
n_nop = 33323 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4057 
n_act = 1408 
n_pre = 1392 
n_ref = 0 
n_req = 7422 
total_req = 10185 

Dual Bus Interface Util: 
issued_total_row = 2800 
issued_total_col = 10185 
Row_Bus_Util =  0.062134 
CoL_Bus_Util = 0.226012 
Either_Row_CoL_Bus_Util = 0.260541 
Issued_on_Two_Bus_Simul_Util = 0.027605 
issued_two_Eff = 0.105953 
queue_avg = 5.211632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.21163
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33287 n_act=1389 n_pre=1373 n_ref_event=0 n_req=7435 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4090 bw_util=0.2267
n_activity=23179 dram_eff=0.4408
bk0: 416a 39193i bk1: 408a 40143i bk2: 384a 40044i bk3: 384a 40577i bk4: 384a 40796i bk5: 384a 40447i bk6: 384a 39507i bk7: 384a 39862i bk8: 368a 39872i bk9: 368a 40176i bk10: 384a 39831i bk11: 384a 40219i bk12: 384a 40253i bk13: 384a 40054i bk14: 360a 39861i bk15: 368a 39769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813181
Row_Buffer_Locality_read = 0.897520
Row_Buffer_Locality_write = 0.417751
Bank_Level_Parallism = 4.121745
Bank_Level_Parallism_Col = 3.353570
Bank_Level_Parallism_Ready = 1.583676
write_to_read_ratio_blp_rw_average = 0.584631
GrpLevelPara = 2.286556 

BW Util details:
bwutil = 0.226744 
total_CMD = 45064 
util_bw = 10218 
Wasted_Col = 9157 
Wasted_Row = 1940 
Idle = 23749 

BW Util Bottlenecks: 
RCDc_limit = 3585 
RCDWRc_limit = 3834 
WTRc_limit = 2711 
RTWc_limit = 12871 
CCDLc_limit = 5996 
rwq = 0 
CCDLc_limit_alone = 4441 
WTRc_limit_alone = 2486 
RTWc_limit_alone = 11541 

Commands details: 
total_CMD = 45064 
n_nop = 33287 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4090 
n_act = 1389 
n_pre = 1373 
n_ref = 0 
n_req = 7435 
total_req = 10218 

Dual Bus Interface Util: 
issued_total_row = 2762 
issued_total_col = 10218 
Row_Bus_Util =  0.061291 
CoL_Bus_Util = 0.226744 
Either_Row_CoL_Bus_Util = 0.261339 
Issued_on_Two_Bus_Simul_Util = 0.026695 
issued_two_Eff = 0.102148 
queue_avg = 5.269106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.26911
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33271 n_act=1368 n_pre=1352 n_ref_event=0 n_req=7430 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4126 bw_util=0.2275
n_activity=23693 dram_eff=0.4328
bk0: 416a 39403i bk1: 408a 39727i bk2: 384a 40056i bk3: 384a 40354i bk4: 384a 40310i bk5: 384a 39904i bk6: 384a 39925i bk7: 384a 40404i bk8: 368a 40063i bk9: 368a 40113i bk10: 384a 39770i bk11: 384a 39872i bk12: 384a 40272i bk13: 384a 39967i bk14: 360a 40797i bk15: 368a 40831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815882
Row_Buffer_Locality_read = 0.900131
Row_Buffer_Locality_write = 0.419355
Bank_Level_Parallism = 3.994746
Bank_Level_Parallism_Col = 3.247531
Bank_Level_Parallism_Ready = 1.564853
write_to_read_ratio_blp_rw_average = 0.578368
GrpLevelPara = 2.230592 

BW Util details:
bwutil = 0.227543 
total_CMD = 45064 
util_bw = 10254 
Wasted_Col = 9467 
Wasted_Row = 1979 
Idle = 23364 

BW Util Bottlenecks: 
RCDc_limit = 3505 
RCDWRc_limit = 3988 
WTRc_limit = 2936 
RTWc_limit = 12766 
CCDLc_limit = 5781 
rwq = 0 
CCDLc_limit_alone = 4341 
WTRc_limit_alone = 2591 
RTWc_limit_alone = 11671 

Commands details: 
total_CMD = 45064 
n_nop = 33271 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4126 
n_act = 1368 
n_pre = 1352 
n_ref = 0 
n_req = 7430 
total_req = 10254 

Dual Bus Interface Util: 
issued_total_row = 2720 
issued_total_col = 10254 
Row_Bus_Util =  0.060359 
CoL_Bus_Util = 0.227543 
Either_Row_CoL_Bus_Util = 0.261694 
Issued_on_Two_Bus_Simul_Util = 0.026207 
issued_two_Eff = 0.100144 
queue_avg = 5.333282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.33328
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33354 n_act=1350 n_pre=1334 n_ref_event=0 n_req=7411 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4079 bw_util=0.2263
n_activity=23661 dram_eff=0.431
bk0: 416a 39433i bk1: 408a 39306i bk2: 384a 39677i bk3: 384a 39789i bk4: 384a 40202i bk5: 384a 40278i bk6: 384a 39904i bk7: 384a 39784i bk8: 368a 40208i bk9: 368a 40026i bk10: 384a 39852i bk11: 384a 40158i bk12: 384a 41118i bk13: 384a 40926i bk14: 360a 41385i bk15: 360a 40934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817838
Row_Buffer_Locality_read = 0.898366
Row_Buffer_Locality_write = 0.436096
Bank_Level_Parallism = 3.929327
Bank_Level_Parallism_Col = 3.201737
Bank_Level_Parallism_Ready = 1.572605
write_to_read_ratio_blp_rw_average = 0.573750
GrpLevelPara = 2.243576 

BW Util details:
bwutil = 0.226323 
total_CMD = 45064 
util_bw = 10199 
Wasted_Col = 9571 
Wasted_Row = 1978 
Idle = 23316 

BW Util Bottlenecks: 
RCDc_limit = 3605 
RCDWRc_limit = 3817 
WTRc_limit = 2623 
RTWc_limit = 13137 
CCDLc_limit = 5950 
rwq = 0 
CCDLc_limit_alone = 4443 
WTRc_limit_alone = 2362 
RTWc_limit_alone = 11891 

Commands details: 
total_CMD = 45064 
n_nop = 33354 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4079 
n_act = 1350 
n_pre = 1334 
n_ref = 0 
n_req = 7411 
total_req = 10199 

Dual Bus Interface Util: 
issued_total_row = 2684 
issued_total_col = 10199 
Row_Bus_Util =  0.059560 
CoL_Bus_Util = 0.226323 
Either_Row_CoL_Bus_Util = 0.259853 
Issued_on_Two_Bus_Simul_Util = 0.026030 
issued_two_Eff = 0.100171 
queue_avg = 5.384808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.38481
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33359 n_act=1360 n_pre=1344 n_ref_event=0 n_req=7423 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4082 bw_util=0.2264
n_activity=23275 dram_eff=0.4383
bk0: 416a 39774i bk1: 408a 39943i bk2: 384a 40389i bk3: 384a 40154i bk4: 384a 39589i bk5: 384a 40192i bk6: 384a 40298i bk7: 384a 40372i bk8: 368a 39748i bk9: 368a 39322i bk10: 384a 40039i bk11: 384a 40150i bk12: 384a 40417i bk13: 384a 40553i bk14: 360a 41226i bk15: 360a 40706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816786
Row_Buffer_Locality_read = 0.897712
Row_Buffer_Locality_write = 0.436685
Bank_Level_Parallism = 3.985423
Bank_Level_Parallism_Col = 3.210947
Bank_Level_Parallism_Ready = 1.617918
write_to_read_ratio_blp_rw_average = 0.568230
GrpLevelPara = 2.228577 

BW Util details:
bwutil = 0.226389 
total_CMD = 45064 
util_bw = 10202 
Wasted_Col = 9478 
Wasted_Row = 1792 
Idle = 23592 

BW Util Bottlenecks: 
RCDc_limit = 3660 
RCDWRc_limit = 3794 
WTRc_limit = 3044 
RTWc_limit = 12636 
CCDLc_limit = 5752 
rwq = 0 
CCDLc_limit_alone = 4398 
WTRc_limit_alone = 2732 
RTWc_limit_alone = 11594 

Commands details: 
total_CMD = 45064 
n_nop = 33359 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4082 
n_act = 1360 
n_pre = 1344 
n_ref = 0 
n_req = 7423 
total_req = 10202 

Dual Bus Interface Util: 
issued_total_row = 2704 
issued_total_col = 10202 
Row_Bus_Util =  0.060004 
CoL_Bus_Util = 0.226389 
Either_Row_CoL_Bus_Util = 0.259742 
Issued_on_Two_Bus_Simul_Util = 0.026651 
issued_two_Eff = 0.102606 
queue_avg = 5.186801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.1868
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 1): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33332 n_act=1383 n_pre=1367 n_ref_event=0 n_req=7420 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4049 bw_util=0.2257
n_activity=23946 dram_eff=0.4247
bk0: 416a 39674i bk1: 408a 40120i bk2: 384a 40686i bk3: 384a 40558i bk4: 384a 40387i bk5: 384a 39945i bk6: 384a 40535i bk7: 384a 40222i bk8: 368a 40435i bk9: 368a 40540i bk10: 384a 39903i bk11: 384a 39527i bk12: 384a 39432i bk13: 384a 39989i bk14: 360a 40773i bk15: 360a 41302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813612
Row_Buffer_Locality_read = 0.895752
Row_Buffer_Locality_write = 0.426923
Bank_Level_Parallism = 3.840408
Bank_Level_Parallism_Col = 3.072853
Bank_Level_Parallism_Ready = 1.544105
write_to_read_ratio_blp_rw_average = 0.563374
GrpLevelPara = 2.182360 

BW Util details:
bwutil = 0.225657 
total_CMD = 45064 
util_bw = 10169 
Wasted_Col = 9821 
Wasted_Row = 1991 
Idle = 23083 

BW Util Bottlenecks: 
RCDc_limit = 3890 
RCDWRc_limit = 3959 
WTRc_limit = 3282 
RTWc_limit = 11604 
CCDLc_limit = 6050 
rwq = 0 
CCDLc_limit_alone = 4812 
WTRc_limit_alone = 2995 
RTWc_limit_alone = 10653 

Commands details: 
total_CMD = 45064 
n_nop = 33332 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4049 
n_act = 1383 
n_pre = 1367 
n_ref = 0 
n_req = 7420 
total_req = 10169 

Dual Bus Interface Util: 
issued_total_row = 2750 
issued_total_col = 10169 
Row_Bus_Util =  0.061024 
CoL_Bus_Util = 0.225657 
Either_Row_CoL_Bus_Util = 0.260341 
Issued_on_Two_Bus_Simul_Util = 0.026340 
issued_two_Eff = 0.101176 
queue_avg = 4.946609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.94661
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33209 n_act=1378 n_pre=1362 n_ref_event=0 n_req=7424 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4151 bw_util=0.2279
n_activity=24041 dram_eff=0.4272
bk0: 416a 39042i bk1: 408a 40178i bk2: 384a 40189i bk3: 384a 40993i bk4: 384a 39577i bk5: 384a 39908i bk6: 384a 40687i bk7: 384a 39484i bk8: 368a 40220i bk9: 368a 40748i bk10: 384a 39849i bk11: 384a 39809i bk12: 384a 39400i bk13: 384a 40283i bk14: 360a 40429i bk15: 360a 40722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814386
Row_Buffer_Locality_read = 0.898039
Row_Buffer_Locality_write = 0.421779
Bank_Level_Parallism = 3.953880
Bank_Level_Parallism_Col = 3.204110
Bank_Level_Parallism_Ready = 1.595463
write_to_read_ratio_blp_rw_average = 0.578609
GrpLevelPara = 2.216937 

BW Util details:
bwutil = 0.227920 
total_CMD = 45064 
util_bw = 10271 
Wasted_Col = 9722 
Wasted_Row = 1993 
Idle = 23078 

BW Util Bottlenecks: 
RCDc_limit = 3738 
RCDWRc_limit = 4024 
WTRc_limit = 3113 
RTWc_limit = 12308 
CCDLc_limit = 5918 
rwq = 0 
CCDLc_limit_alone = 4537 
WTRc_limit_alone = 2818 
RTWc_limit_alone = 11222 

Commands details: 
total_CMD = 45064 
n_nop = 33209 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4151 
n_act = 1378 
n_pre = 1362 
n_ref = 0 
n_req = 7424 
total_req = 10271 

Dual Bus Interface Util: 
issued_total_row = 2740 
issued_total_col = 10271 
Row_Bus_Util =  0.060802 
CoL_Bus_Util = 0.227920 
Either_Row_CoL_Bus_Util = 0.263070 
Issued_on_Two_Bus_Simul_Util = 0.025652 
issued_two_Eff = 0.097512 
queue_avg = 5.049174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.04917
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33195 n_act=1382 n_pre=1366 n_ref_event=0 n_req=7432 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4188 bw_util=0.2287
n_activity=23977 dram_eff=0.4299
bk0: 416a 40563i bk1: 408a 38853i bk2: 384a 40916i bk3: 384a 40573i bk4: 384a 39918i bk5: 384a 39699i bk6: 384a 39775i bk7: 384a 39598i bk8: 368a 39824i bk9: 368a 39921i bk10: 384a 39781i bk11: 384a 39124i bk12: 384a 39678i bk13: 384a 40413i bk14: 360a 40239i bk15: 360a 40591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814047
Row_Buffer_Locality_read = 0.898529
Row_Buffer_Locality_write = 0.419969
Bank_Level_Parallism = 4.036926
Bank_Level_Parallism_Col = 3.324762
Bank_Level_Parallism_Ready = 1.615250
write_to_read_ratio_blp_rw_average = 0.580065
GrpLevelPara = 2.256632 

BW Util details:
bwutil = 0.228741 
total_CMD = 45064 
util_bw = 10308 
Wasted_Col = 9532 
Wasted_Row = 2204 
Idle = 23020 

BW Util Bottlenecks: 
RCDc_limit = 3722 
RCDWRc_limit = 3911 
WTRc_limit = 2881 
RTWc_limit = 12917 
CCDLc_limit = 6144 
rwq = 0 
CCDLc_limit_alone = 4596 
WTRc_limit_alone = 2560 
RTWc_limit_alone = 11690 

Commands details: 
total_CMD = 45064 
n_nop = 33195 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4188 
n_act = 1382 
n_pre = 1366 
n_ref = 0 
n_req = 7432 
total_req = 10308 

Dual Bus Interface Util: 
issued_total_row = 2748 
issued_total_col = 10308 
Row_Bus_Util =  0.060980 
CoL_Bus_Util = 0.228741 
Either_Row_CoL_Bus_Util = 0.263381 
Issued_on_Two_Bus_Simul_Util = 0.026340 
issued_two_Eff = 0.100008 
queue_avg = 5.801482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.80148
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33166 n_act=1427 n_pre=1411 n_ref_event=0 n_req=7438 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4144 bw_util=0.2278
n_activity=24075 dram_eff=0.4263
bk0: 416a 39966i bk1: 408a 39664i bk2: 384a 40930i bk3: 384a 41000i bk4: 384a 40030i bk5: 384a 39818i bk6: 384a 40137i bk7: 384a 39950i bk8: 368a 40234i bk9: 368a 39801i bk10: 384a 39820i bk11: 384a 39817i bk12: 384a 39697i bk13: 384a 40390i bk14: 360a 40718i bk15: 360a 41363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808147
Row_Buffer_Locality_read = 0.896569
Row_Buffer_Locality_write = 0.397572
Bank_Level_Parallism = 3.840605
Bank_Level_Parallism_Col = 3.085637
Bank_Level_Parallism_Ready = 1.532346
write_to_read_ratio_blp_rw_average = 0.567064
GrpLevelPara = 2.214576 

BW Util details:
bwutil = 0.227765 
total_CMD = 45064 
util_bw = 10264 
Wasted_Col = 9613 
Wasted_Row = 2288 
Idle = 22899 

BW Util Bottlenecks: 
RCDc_limit = 3690 
RCDWRc_limit = 4196 
WTRc_limit = 3371 
RTWc_limit = 11141 
CCDLc_limit = 5418 
rwq = 0 
CCDLc_limit_alone = 4285 
WTRc_limit_alone = 3068 
RTWc_limit_alone = 10311 

Commands details: 
total_CMD = 45064 
n_nop = 33166 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4144 
n_act = 1427 
n_pre = 1411 
n_ref = 0 
n_req = 7438 
total_req = 10264 

Dual Bus Interface Util: 
issued_total_row = 2838 
issued_total_col = 10264 
Row_Bus_Util =  0.062977 
CoL_Bus_Util = 0.227765 
Either_Row_CoL_Bus_Util = 0.264024 
Issued_on_Two_Bus_Simul_Util = 0.026718 
issued_two_Eff = 0.101193 
queue_avg = 5.170092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.17009
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45064 n_nop=33287 n_act=1411 n_pre=1395 n_ref_event=0 n_req=7435 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4082 bw_util=0.2264
n_activity=23635 dram_eff=0.4316
bk0: 416a 39583i bk1: 408a 39474i bk2: 384a 40336i bk3: 384a 40454i bk4: 384a 40083i bk5: 384a 40263i bk6: 384a 39885i bk7: 384a 40480i bk8: 368a 39999i bk9: 368a 40093i bk10: 384a 39938i bk11: 384a 39945i bk12: 384a 40247i bk13: 384a 40599i bk14: 360a 40576i bk15: 360a 40662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810222
Row_Buffer_Locality_read = 0.895261
Row_Buffer_Locality_write = 0.414449
Bank_Level_Parallism = 3.973247
Bank_Level_Parallism_Col = 3.154442
Bank_Level_Parallism_Ready = 1.559400
write_to_read_ratio_blp_rw_average = 0.567638
GrpLevelPara = 2.209236 

BW Util details:
bwutil = 0.226389 
total_CMD = 45064 
util_bw = 10202 
Wasted_Col = 9588 
Wasted_Row = 1815 
Idle = 23459 

BW Util Bottlenecks: 
RCDc_limit = 3739 
RCDWRc_limit = 3928 
WTRc_limit = 3162 
RTWc_limit = 11860 
CCDLc_limit = 5920 
rwq = 0 
CCDLc_limit_alone = 4656 
WTRc_limit_alone = 2866 
RTWc_limit_alone = 10892 

Commands details: 
total_CMD = 45064 
n_nop = 33287 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4082 
n_act = 1411 
n_pre = 1395 
n_ref = 0 
n_req = 7435 
total_req = 10202 

Dual Bus Interface Util: 
issued_total_row = 2806 
issued_total_col = 10202 
Row_Bus_Util =  0.062267 
CoL_Bus_Util = 0.226389 
Either_Row_CoL_Bus_Util = 0.261339 
Issued_on_Two_Bus_Simul_Util = 0.027317 
issued_two_Eff = 0.104526 
queue_avg = 4.746028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.74603

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9214, Miss = 8539, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 9193, Miss = 8551, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9198, Miss = 8554, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 9215, Miss = 8543, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9204, Miss = 8574, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9218, Miss = 8547, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9232, Miss = 8551, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9243, Miss = 8558, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9225, Miss = 8561, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 9247, Miss = 8550, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9237, Miss = 8556, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9240, Miss = 8547, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9234, Miss = 8566, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9223, Miss = 8563, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9213, Miss = 8569, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9232, Miss = 8559, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 9211, Miss = 8565, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 9237, Miss = 8559, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9250, Miss = 8554, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9233, Miss = 8546, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 9247, Miss = 8548, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9233, Miss = 8555, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9239, Miss = 8556, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 9221, Miss = 8560, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 9235, Miss = 8555, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 9210, Miss = 8548, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 9253, Miss = 8544, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 9234, Miss = 8545, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 9248, Miss = 8548, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 9238, Miss = 8551, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 9248, Miss = 8553, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 9225, Miss = 8553, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 9248, Miss = 8568, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 9213, Miss = 8559, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 9238, Miss = 8546, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 9217, Miss = 8553, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 9245, Miss = 8551, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 9225, Miss = 8555, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 9237, Miss = 8553, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 9153, Miss = 8531, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 9229, Miss = 8547, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 9156, Miss = 8529, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 9204, Miss = 8544, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 9184, Miss = 8531, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 9210, Miss = 8558, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 9179, Miss = 8527, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 9206, Miss = 8548, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 9148, Miss = 8521, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 9205, Miss = 8551, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 9141, Miss = 8521, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 9205, Miss = 8546, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 9419, Miss = 8518, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 9198, Miss = 8545, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 9180, Miss = 8527, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 9197, Miss = 8543, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 9199, Miss = 8530, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 9181, Miss = 8544, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 9204, Miss = 8543, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 9202, Miss = 8556, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 9188, Miss = 8527, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 9215, Miss = 8544, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 9186, Miss = 8542, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 9194, Miss = 8551, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 9196, Miss = 8539, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 589932
L2_total_cache_misses = 547076
L2_total_cache_miss_rate = 0.9274
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 147030
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 158411
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 192625
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 215388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 374544
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=589932
icnt_total_pkts_simt_to_mem=589932
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 589932
Req_Network_cycles = 60016
Req_Network_injected_packets_per_cycle =       9.8296 
Req_Network_conflicts_per_cycle =       3.8109
Req_Network_conflicts_per_cycle_util =       5.8030
Req_Bank_Level_Parallism =      14.9680
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7732
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1536

Reply_Network_injected_packets_num = 589932
Reply_Network_cycles = 60016
Reply_Network_injected_packets_per_cycle =        9.8296
Reply_Network_conflicts_per_cycle =        2.8992
Reply_Network_conflicts_per_cycle_util =       4.4136
Reply_Bank_Level_Parallism =      14.9642
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1985
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1229
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 1 sec (241 sec)
gpgpu_simulation_rate = 130682 (inst/sec)
gpgpu_simulation_rate = 249 (cycle/sec)
gpgpu_silicon_slowdown = 4546184x
