Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 27 21:29:19 2025
| Host         : DESKTOP-MCR5VBE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_run_timing_summary_routed.rpt -pb led_run_timing_summary_routed.pb -rpx led_run_timing_summary_routed.rpx -warn_on_violation
| Design       : led_run
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   97          inf        0.000                      0                   97           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.420ns  (logic 3.683ns (67.950%)  route 1.737ns (32.050%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE                         0.000     0.000 r  Led_reg[4]_lopt_replica/C
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.737     2.116    Led_reg[4]_lopt_replica_1
    M21                  OBUF (Prop_obuf_I_O)         3.304     5.420 r  Led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.420    Led[4]
    M21                                                               r  Led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.305ns  (logic 3.681ns (69.393%)  route 1.624ns (30.607%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE                         0.000     0.000 r  Led_reg[5]_lopt_replica/C
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.624     2.003    Led_reg[5]_lopt_replica_1
    L21                  OBUF (Prop_obuf_I_O)         3.302     5.305 r  Led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.305    Led[5]
    L21                                                               r  Led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.303ns  (logic 3.801ns (71.677%)  route 1.502ns (28.323%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Led_reg[1]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Led_reg[1]/Q
                         net (fo=3, routed)           1.502     1.850    Led_OBUF[1]
    N22                  OBUF (Prop_obuf_I_O)         3.453     5.303 r  Led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.303    Led[1]
    N22                                                               r  Led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.268ns  (logic 3.691ns (70.062%)  route 1.577ns (29.938%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Led_reg[2]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Led_reg[2]/Q
                         net (fo=4, routed)           1.577     1.956    Led_OBUF[2]
    M20                  OBUF (Prop_obuf_I_O)         3.312     5.268 r  Led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.268    Led[2]
    M20                                                               r  Led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.215ns  (logic 3.674ns (70.443%)  route 1.541ns (29.557%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE                         0.000     0.000 r  Led_reg[6]_lopt_replica/C
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Led_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.541     1.920    Led_reg[6]_lopt_replica_1
    L19                  OBUF (Prop_obuf_I_O)         3.295     5.215 r  Led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.215    Led[6]
    L19                                                               r  Led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.204ns  (logic 3.672ns (70.563%)  route 1.532ns (29.437%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE                         0.000     0.000 r  Led_reg[7]_lopt_replica/C
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.532     1.911    Led_reg[7]_lopt_replica_1
    L20                  OBUF (Prop_obuf_I_O)         3.293     5.204 r  Led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.204    Led[7]
    L20                                                               r  Led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.189ns  (logic 3.692ns (71.146%)  route 1.497ns (28.854%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDPE                         0.000     0.000 r  Led_reg[0]/C
    SLICE_X1Y118         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  Led_reg[0]/Q
                         net (fo=3, routed)           1.497     1.876    Led_OBUF[0]
    M22                  OBUF (Prop_obuf_I_O)         3.313     5.189 r  Led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.189    Led[0]
    M22                                                               r  Led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.076ns  (logic 3.693ns (72.766%)  route 1.382ns (27.234%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE                         0.000     0.000 r  Led_reg[3]_lopt_replica/C
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.382     1.761    Led_reg[3]_lopt_replica_1
    N20                  OBUF (Prop_obuf_I_O)         3.314     5.076 r  Led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.076    Led[3]
    N20                                                               r  Led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            Led_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.661ns  (logic 1.581ns (33.917%)  route 3.080ns (66.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.777     3.253    Reset_n_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.358 f  cnt[24]_i_2/O
                         net (fo=38, routed)          1.304     4.661    cnt[24]_i_2_n_0
    SLICE_X2Y118         FDCE                                         f  Led_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_n
                            (input port)
  Destination:            cnt_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.518ns  (logic 1.581ns (34.993%)  route 2.937ns (65.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  Reset_n (IN)
                         net (fo=0)                   0.000     0.000    Reset_n
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  Reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.777     3.253    Reset_n_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.358 f  cnt[24]_i_2/O
                         net (fo=38, routed)          1.160     4.518    cnt[24]_i_2_n_0
    SLICE_X1Y119         FDCE                                         f  cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.225%)  route 0.078ns (37.775%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Led_reg[1]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Led_reg[1]/Q
                         net (fo=3, routed)           0.078     0.206    Led_OBUF[1]
    SLICE_X1Y118         FDCE                                         r  Led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDPE                         0.000     0.000 r  Led_reg[0]/C
    SLICE_X1Y118         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Led_reg[0]/Q
                         net (fo=3, routed)           0.067     0.208    Led_OBUF[0]
    SLICE_X1Y118         FDCE                                         r  Led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.119%)  route 0.135ns (48.881%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Led_reg[4]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Led_reg[4]/Q
                         net (fo=3, routed)           0.135     0.276    Led_OBUF[4]
    SLICE_X1Y118         FDCE                                         r  Led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.128ns (41.487%)  route 0.181ns (58.513%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Led_reg[5]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Led_reg[5]/Q
                         net (fo=3, routed)           0.181     0.309    Led_OBUF[5]
    SLICE_X2Y118         FDCE                                         r  Led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.409%)  route 0.170ns (54.591%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Led_reg[3]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Led_reg[3]/Q
                         net (fo=3, routed)           0.170     0.311    Led_OBUF[3]
    SLICE_X0Y118         FDCE                                         r  Led_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.128ns (40.426%)  route 0.189ns (59.574%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Led_reg[5]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Led_reg[5]/Q
                         net (fo=3, routed)           0.189     0.317    Led_OBUF[5]
    SLICE_X0Y118         FDCE                                         r  Led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    cnt_reg_n_0_[0]
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.042     0.350 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    cnt[0]
    SLICE_X1Y115         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (36.992%)  route 0.240ns (63.008%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Led_reg[4]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Led_reg[4]/Q
                         net (fo=3, routed)           0.240     0.381    Led_OBUF[4]
    SLICE_X0Y118         FDCE                                         r  Led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.164ns (42.628%)  route 0.221ns (57.372%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE                         0.000     0.000 r  Led_reg[6]/C
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Led_reg[6]/Q
                         net (fo=3, routed)           0.221     0.385    Led_OBUF[6]
    SLICE_X1Y118         FDCE                                         r  Led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.699%)  route 0.230ns (55.301%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE                         0.000     0.000 r  Led_reg[2]/C
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Led_reg[2]/Q
                         net (fo=4, routed)           0.230     0.371    Led_OBUF[2]
    SLICE_X1Y118         LUT3 (Prop_lut3_I0_O)        0.045     0.416 r  Led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.416    Led[0]_i_1_n_0
    SLICE_X1Y118         FDPE                                         r  Led_reg[0]/D
  -------------------------------------------------------------------    -------------------





