

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Tue Oct 14 17:42:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      132|      132|  1.320 us|  1.320 us|  127|  127|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |      130|      130|         5|          1|          1|   127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 8 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc3 = alloca i32 1"   --->   Operation 9 'alloca' 'acc3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 127, i7 %i1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i1_load = load i7 %i1" [fir.cpp:33]   --->   Operation 13 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %i1_load" [fir.cpp:31]   --->   Operation 14 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%i = add i7 %i1_load, i7 127" [fir.cpp:33]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %i" [fir.cpp:33]   --->   Operation 16 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln33" [fir.cpp:33]   --->   Operation 17 'getelementptr' 'shift_reg_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%shift_reg_load = load i7 %shift_reg_addr" [fir.cpp:33]   --->   Operation 18 'load' 'shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %zext_ln31" [fir.cpp:34]   --->   Operation 19 'getelementptr' 'fir_int_int_c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%fir_int_int_c_load = load i7 %fir_int_int_c_addr" [fir.cpp:34]   --->   Operation 20 'load' 'fir_int_int_c_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%icmp_ln31 = icmp_eq  i7 %i, i7 0" [fir.cpp:31]   --->   Operation 21 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln33 = store i7 %i, i7 %i1" [fir.cpp:33]   --->   Operation 22 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc.split, void %for.end.exitStub" [fir.cpp:31]   --->   Operation 23 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 24 [1/2] ( I:3.25ns O:3.25ns )   --->   "%shift_reg_load = load i7 %shift_reg_addr" [fir.cpp:33]   --->   Operation 24 'load' 'shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln31" [fir.cpp:33]   --->   Operation 25 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln33 = store i32 %shift_reg_load, i7 %shift_reg_addr_1" [fir.cpp:33]   --->   Operation 26 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/2] ( I:3.25ns O:3.25ns )   --->   "%fir_int_int_c_load = load i7 %fir_int_int_c_addr" [fir.cpp:34]   --->   Operation 27 'load' 'fir_int_int_c_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 28 [2/2] (6.91ns)   --->   "%mul_ln34 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load" [fir.cpp:34]   --->   Operation 28 'mul' 'mul_ln34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 29 [1/2] (6.91ns)   --->   "%mul_ln34 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load" [fir.cpp:34]   --->   Operation 29 'mul' 'mul_ln34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%acc3_load = load i32 %acc3" [fir.cpp:34]   --->   Operation 30 'load' 'acc3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fir.cpp:26]   --->   Operation 31 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127" [fir.cpp:26]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir.cpp:31]   --->   Operation 33 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.55ns)   --->   "%acc = add i32 %mul_ln34, i32 %acc3_load" [fir.cpp:34]   --->   Operation 34 'add' 'acc' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 %acc, i32 %acc3" [fir.cpp:34]   --->   Operation 35 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_2_out, i32 %acc" [fir.cpp:34]   --->   Operation 36 'write' 'write_ln34' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 010000]
acc3                   (alloca           ) [ 011111]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i1_load                (load             ) [ 000000]
zext_ln31              (zext             ) [ 011000]
i                      (add              ) [ 000000]
zext_ln33              (zext             ) [ 000000]
shift_reg_addr         (getelementptr    ) [ 011000]
fir_int_int_c_addr     (getelementptr    ) [ 011000]
icmp_ln31              (icmp             ) [ 011111]
store_ln33             (store            ) [ 000000]
br_ln31                (br               ) [ 000000]
shift_reg_load         (load             ) [ 010110]
shift_reg_addr_1       (getelementptr    ) [ 000000]
store_ln33             (store            ) [ 000000]
fir_int_int_c_load     (load             ) [ 010110]
mul_ln34               (mul              ) [ 010001]
acc3_load              (load             ) [ 000000]
specpipeline_ln26      (specpipeline     ) [ 000000]
speclooptripcount_ln26 (speclooptripcount) [ 000000]
specloopname_ln31      (specloopname     ) [ 000000]
acc                    (add              ) [ 000000]
store_ln34             (store            ) [ 000000]
write_ln34             (write            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_2_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shift_reg">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fir_int_int_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i1_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="acc3_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc3/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln34_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/5 "/>
</bind>
</comp>

<comp id="47" class="1004" name="shift_reg_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="7" slack="0"/>
<pin id="51" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="7" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="0" slack="0"/>
<pin id="59" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="60" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="62" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/1 store_ln33/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="fir_int_int_c_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="7" slack="0"/>
<pin id="68" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir_int_int_c_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_int_int_c_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="shift_reg_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="7" slack="1"/>
<pin id="81" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="1"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="7" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i1_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln31_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln33_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln31_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln33_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="acc3_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="4"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc3_load/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="acc_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln34_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="4"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="acc3_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="zext_ln31_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="163" class="1005" name="shift_reg_addr_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="1"/>
<pin id="165" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="168" class="1005" name="fir_int_int_c_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fir_int_int_c_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="icmp_ln31_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="4"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="177" class="1005" name="shift_reg_load_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load "/>
</bind>
</comp>

<comp id="182" class="1005" name="fir_int_int_c_load_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_int_int_c_load "/>
</bind>
</comp>

<comp id="187" class="1005" name="mul_ln34_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="30" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="63"><net_src comp="47" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="54" pin="7"/><net_sink comp="54" pin=1"/></net>

<net id="85"><net_src comp="77" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="112"><net_src comp="100" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="123"><net_src comp="108" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="108" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="138"><net_src comp="133" pin="2"/><net_sink comp="40" pin=2"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="32" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="154"><net_src comp="36" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="161"><net_src comp="103" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="166"><net_src comp="47" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="171"><net_src comp="64" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="176"><net_src comp="119" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="54" pin="7"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="185"><net_src comp="71" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="190"><net_src comp="86" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_2_out | {5 }
	Port: shift_reg | {2 }
 - Input state : 
	Port: fir_Pipeline_VITIS_LOOP_31_1 : shift_reg | {1 2 }
	Port: fir_Pipeline_VITIS_LOOP_31_1 : fir_int_int_c | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i1_load : 1
		zext_ln31 : 2
		i : 2
		zext_ln33 : 3
		shift_reg_addr : 4
		shift_reg_load : 5
		fir_int_int_c_addr : 3
		fir_int_int_c_load : 4
		icmp_ln31 : 3
		store_ln33 : 3
		br_ln31 : 4
	State 2
		store_ln33 : 1
	State 3
	State 4
	State 5
		acc : 1
		store_ln34 : 2
		write_ln34 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mul   |        grp_fu_86       |    2    |   165   |    50   |
|----------|------------------------|---------|---------|---------|
|    add   |        i_fu_108        |    0    |    0    |    14   |
|          |       acc_fu_133       |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln31_fu_119    |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln34_write_fu_40 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln31_fu_103    |    0    |    0    |    0    |
|          |    zext_ln33_fu_114    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |   165   |   117   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       acc3_reg_151       |   32   |
|fir_int_int_c_addr_reg_168|    7   |
|fir_int_int_c_load_reg_182|   32   |
|        i1_reg_144        |    7   |
|     icmp_ln31_reg_173    |    1   |
|     mul_ln34_reg_187     |   32   |
|  shift_reg_addr_reg_163  |    7   |
|  shift_reg_load_reg_177  |   32   |
|     zext_ln31_reg_158    |   64   |
+--------------------------+--------+
|           Total          |   214  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_54 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_71 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   117  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   214  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   379  |   135  |
+-----------+--------+--------+--------+--------+
