digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\full_system&#61;true&#10;\sim_quantum&#61;1000000000&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
subgraph cluster_board {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="board \n: X86Board";
shape=box;
style="rounded, filled";
tooltip="auto_unlink_shared_backstore&#61;false&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;true&#10;\init_param&#61;0&#10;\m5ops_base&#61;4294901760&#10;\mem_mode&#61;atomic_noncaching&#10;\mem_ranges&#61;0:3221225472 3221225472:3222274048&#10;\memories&#61;board.memory.module&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;output/dedup-small/ltage/readfile&#10;\redirect_paths&#61;&#10;\shadow_rom_ranges&#61;&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;board.workload";
board_system_port [color="#000000", fillcolor="#b6b8bc", fontcolor="#000000", fontname=Arial, fontsize=14, label=system_port, shape=box, style="rounded, filled"];
subgraph cluster_board_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=box;
style="rounded, filled";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;board.clk_domain&#10;\transition_latency&#61;100000000";
}

subgraph cluster_board_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;313&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;board.clk_domain.voltage_domain";
subgraph cluster_board_clk_domain_voltage_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

}

subgraph cluster_board_processor {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="processor \n: SimpleSwitchableProcessor";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_processor_start {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="start \n: SimpleCore";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_processor_start_core {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="core \n: X86KvmCPU";
shape=box;
style="rounded, filled";
tooltip="alwaysSyncTC&#61;false&#10;\checker&#61;Null&#10;\clk_domain&#61;board.clk_domain&#10;\cpu_id&#61;0&#10;\decoder&#61;board.processor.start.core.decoder&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;1&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\hostFactor&#61;1.0&#10;\hostFreq&#61;500&#10;\interrupts&#61;board.processor.start.core.interrupts&#10;\isa&#61;board.processor.start.core.isa&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\mmu&#61;board.processor.start.core.mmu&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;board.processor.start.core.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;board&#10;\tracer&#61;board.processor.start.core.tracer&#10;\useCoalescedMMIO&#61;false&#10;\usePerfOverflow&#61;false&#10;\useXSave&#61;true&#10;\workload&#61;";
board_processor_start_core_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=box, style="rounded, filled"];
board_processor_start_core_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=box, style="rounded, filled"];
subgraph cluster_board_processor_start_core_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: X86MMU";
shape=box;
style="rounded, filled";
tooltip="dtb&#61;board.processor.start.core.mmu.dtb&#10;\eventq_index&#61;0&#10;\itb&#61;board.processor.start.core.mmu.itb";
subgraph cluster_board_processor_start_core_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: X86TLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\size&#61;64&#10;\system&#61;board&#10;\walker&#61;board.processor.start.core.mmu.itb.walker";
subgraph cluster_board_processor_start_core_mmu_itb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;board.processor.start.core.mmu.itb.walker.power_state&#10;\system&#61;board";
board_processor_start_core_mmu_itb_walker_port [color="#000000", fillcolor="#6a6863", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_board_processor_start_core_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_processor_start_core_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: X86TLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;data&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\size&#61;64&#10;\system&#61;board&#10;\walker&#61;board.processor.start.core.mmu.dtb.walker";
subgraph cluster_board_processor_start_core_mmu_dtb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;board.processor.start.core.mmu.dtb.walker.power_state&#10;\system&#61;board";
board_processor_start_core_mmu_dtb_walker_port [color="#000000", fillcolor="#6a6863", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_board_processor_start_core_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

subgraph cluster_board_processor_start_core_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_processor_start_core_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_board_processor_start_core_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: X86ISA";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\vendor_string&#61;HygonGenuine";
}

subgraph cluster_board_processor_start_core_decoder {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="decoder \n: X86Decoder";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\isa&#61;board.processor.start.core.isa";
}

subgraph cluster_board_processor_start_core_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: X86LocalApic";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.processor.start.core.interrupts.clk_domain&#10;\eventq_index&#61;0&#10;\int_latency&#61;1000&#10;\pio_latency&#61;100000&#10;\system&#61;board";
board_processor_start_core_interrupts_int_requestor [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_requestor, shape=box, style="rounded, filled"];
board_processor_start_core_interrupts_int_responder [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_responder, shape=box, style="rounded, filled"];
board_processor_start_core_interrupts_pio [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_processor_start_core_interrupts_clk_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: DerivedClockDomain";
shape=box;
style="rounded, filled";
tooltip="clk_divider&#61;16&#10;\clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0";
}

}

}

}

subgraph cluster_board_processor_switch {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="switch \n: SimpleCore";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_processor_switch_core {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="core \n: X86O3CPU";
shape=box;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;\LQEntries&#61;32&#10;\LSQCheckLoads&#61;true&#10;\LSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;board.processor.switch.core.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;board.clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;8&#10;\cpu_id&#61;0&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;8&#10;\decoder&#61;board.processor.switch.core.decoder&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;board.processor.switch.core.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;&#10;\isa&#61;board.processor.switch.core.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\mmu&#61;board.processor.switch.core.mmu&#10;\needsTSO&#61;true&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;1280&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysMatRegs&#61;2&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;board.processor.switch.core.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;RoundRobin&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;true&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;board&#10;\tracer&#61;board.processor.switch.core.tracer&#10;\trapLatency&#61;13&#10;\wbWidth&#61;8&#10;\workload&#61;";
subgraph cluster_board_processor_switch_core_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: X86MMU";
shape=box;
style="rounded, filled";
tooltip="dtb&#61;board.processor.switch.core.mmu.dtb&#10;\eventq_index&#61;0&#10;\itb&#61;board.processor.switch.core.mmu.itb";
subgraph cluster_board_processor_switch_core_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: X86TLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\size&#61;64&#10;\system&#61;board&#10;\walker&#61;board.processor.switch.core.mmu.itb.walker";
subgraph cluster_board_processor_switch_core_mmu_itb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;board.processor.switch.core.mmu.itb.walker.power_state&#10;\system&#61;board";
subgraph cluster_board_processor_switch_core_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_processor_switch_core_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: X86TLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;data&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\size&#61;64&#10;\system&#61;board&#10;\walker&#61;board.processor.switch.core.mmu.dtb.walker";
subgraph cluster_board_processor_switch_core_mmu_dtb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;board.processor.switch.core.mmu.dtb.walker.power_state&#10;\system&#61;board";
subgraph cluster_board_processor_switch_core_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

subgraph cluster_board_processor_switch_core_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultX86FUPool";
shape=box;
style="rounded, filled";
tooltip="FUList&#61;board.processor.switch.core.fuPool.FUList0 board.processor.switch.core.fuPool.FUList1 board.processor.switch.core.fuPool.FUList2 board.processor.switch.core.fuPool.FUList3 board.processor.switch.core.fuPool.FUList4 board.processor.switch.core.fuPool.FUList5 board.processor.switch.core.fuPool.FUList6 board.processor.switch.core.fuPool.FUList7 board.processor.switch.core.fuPool.FUList8 board.processor.switch.core.fuPool.FUList9&#10;\eventq_index&#61;0";
subgraph cluster_board_processor_switch_core_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU";
shape=box;
style="rounded, filled";
tooltip="count&#61;6&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch.core.fuPool.FUList0.opList";
subgraph cluster_board_processor_switch_core_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch_core_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: X86IntMultDiv";
shape=box;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch.core.fuPool.FUList1.opList0 board.processor.switch.core.fuPool.FUList1.opList1";
subgraph cluster_board_processor_switch_core_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntMult&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntDiv&#10;\opLat&#61;1&#10;\pipelined&#61;false";
}

}

subgraph cluster_board_processor_switch_core_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: FP_ALU";
shape=box;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch.core.fuPool.FUList2.opList0 board.processor.switch.core.fuPool.FUList2.opList1 board.processor.switch.core.fuPool.FUList2.opList2";
subgraph cluster_board_processor_switch_core_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatAdd&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCmp&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList2_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCvt&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch_core_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: FP_MultDiv";
shape=box;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch.core.fuPool.FUList3.opList0 board.processor.switch.core.fuPool.FUList3.opList1 board.processor.switch.core.fuPool.FUList3.opList2 board.processor.switch.core.fuPool.FUList3.opList3 board.processor.switch.core.fuPool.FUList3.opList4";
subgraph cluster_board_processor_switch_core_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMult&#10;\opLat&#61;4&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMultAcc&#10;\opLat&#61;5&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList3_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMisc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList3_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatDiv&#10;\opLat&#61;12&#10;\pipelined&#61;false";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList3_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatSqrt&#10;\opLat&#61;24&#10;\pipelined&#61;false";
}

}

subgraph cluster_board_processor_switch_core_fuPool_FUList4 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList4 \n: ReadPort";
shape=box;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch.core.fuPool.FUList4.opList0 board.processor.switch.core.fuPool.FUList4.opList1";
subgraph cluster_board_processor_switch_core_fuPool_FUList4_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList4_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch_core_fuPool_FUList5 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList5 \n: SIMD_Unit";
shape=box;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch.core.fuPool.FUList5.opList00 board.processor.switch.core.fuPool.FUList5.opList01 board.processor.switch.core.fuPool.FUList5.opList02 board.processor.switch.core.fuPool.FUList5.opList03 board.processor.switch.core.fuPool.FUList5.opList04 board.processor.switch.core.fuPool.FUList5.opList05 board.processor.switch.core.fuPool.FUList5.opList06 board.processor.switch.core.fuPool.FUList5.opList07 board.processor.switch.core.fuPool.FUList5.opList08 board.processor.switch.core.fuPool.FUList5.opList09 board.processor.switch.core.fuPool.FUList5.opList10 board.processor.switch.core.fuPool.FUList5.opList11 board.processor.switch.core.fuPool.FUList5.opList12 board.processor.switch.core.fuPool.FUList5.opList13 board.processor.switch.core.fuPool.FUList5.opList14 board.processor.switch.core.fuPool.FUList5.opList15 board.processor.switch.core.fuPool.FUList5.opList16 board.processor.switch.core.fuPool.FUList5.opList17 board.processor.switch.core.fuPool.FUList5.opList18 board.processor.switch.core.fuPool.FUList5.opList19 board.processor.switch.core.fuPool.FUList5.opList20 board.processor.switch.core.fuPool.FUList5.opList21 board.processor.switch.core.fuPool.FUList5.opList22 board.processor.switch.core.fuPool.FUList5.opList23 board.processor.switch.core.fuPool.FUList5.opList24 board.processor.switch.core.fuPool.FUList5.opList25 board.processor.switch.core.fuPool.FUList5.opList26 board.processor.switch.core.fuPool.FUList5.opList27";
subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAddAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShift&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShiftAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList20 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList20 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList21 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList21 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList22 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList22 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList23 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList23 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList24 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList24 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList25 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList25 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList26 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList26 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList5_opList27 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList27 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch_core_fuPool_FUList6 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList6 \n: PredALU";
shape=box;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch.core.fuPool.FUList6.opList";
subgraph cluster_board_processor_switch_core_fuPool_FUList6_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdPredAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch_core_fuPool_FUList7 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList7 \n: WritePort";
shape=box;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch.core.fuPool.FUList7.opList0 board.processor.switch.core.fuPool.FUList7.opList1";
subgraph cluster_board_processor_switch_core_fuPool_FUList7_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList7_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch_core_fuPool_FUList8 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList8 \n: RdWrPort";
shape=box;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch.core.fuPool.FUList8.opList0 board.processor.switch.core.fuPool.FUList8.opList1 board.processor.switch.core.fuPool.FUList8.opList2 board.processor.switch.core.fuPool.FUList8.opList3";
subgraph cluster_board_processor_switch_core_fuPool_FUList8_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList8_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList8_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch_core_fuPool_FUList8_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch_core_fuPool_FUList9 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList9 \n: IprPort";
shape=box;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch.core.fuPool.FUList9.opList";
subgraph cluster_board_processor_switch_core_fuPool_FUList9_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IprAccess&#10;\opLat&#61;3&#10;\pipelined&#61;false";
}

}

}

subgraph cluster_board_processor_switch_core_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=box;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;\BTBTagSize&#61;16&#10;\RASSize&#61;16&#10;\choiceCtrBits&#61;2&#10;\choicePredictorSize&#61;8192&#10;\eventq_index&#61;0&#10;\globalCtrBits&#61;2&#10;\globalPredictorSize&#61;8192&#10;\indirectBranchPred&#61;board.processor.switch.core.branchPred.indirectBranchPred&#10;\instShiftAmt&#61;2&#10;\localCtrBits&#61;2&#10;\localHistoryTableSize&#61;2048&#10;\localPredictorSize&#61;2048&#10;\numThreads&#61;1";
subgraph cluster_board_processor_switch_core_branchPred_indirectBranchPred {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indirectBranchPred \n: SimpleIndirectPredictor";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\indirectGHRBits&#61;13&#10;\indirectHashGHR&#61;true&#10;\indirectHashTargets&#61;true&#10;\indirectPathLength&#61;3&#10;\indirectSets&#61;256&#10;\indirectTagSize&#61;16&#10;\indirectWays&#61;2&#10;\instShiftAmt&#61;2&#10;\numThreads&#61;1";
}

}

subgraph cluster_board_processor_switch_core_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_processor_switch_core_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_board_processor_switch_core_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: X86ISA";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\vendor_string&#61;HygonGenuine";
}

subgraph cluster_board_processor_switch_core_decoder {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="decoder \n: X86Decoder";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\isa&#61;board.processor.switch.core.isa";
}

}

}

subgraph cluster_board_processor_kvm_vm {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="kvm_vm \n: KvmVM";
shape=box;
style="rounded, filled";
tooltip="coalescedMMIO&#61;&#10;\eventq_index&#61;0&#10;\system&#61;board";
}

}

subgraph cluster_board_memory {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="memory \n: SingleChannelSimpleMemory";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_memory_module {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="module \n: SimpleMemory";
shape=box;
style="rounded, filled";
tooltip="bandwidth&#61;58.000000&#10;\clk_domain&#61;board.clk_domain&#10;\conf_table_reported&#61;true&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\latency&#61;30000&#10;\latency_var&#61;0&#10;\null&#61;false&#10;\power_model&#61;&#10;\power_state&#61;board.memory.module.power_state&#10;\range&#61;0:3221225472&#10;\writeable&#61;true";
board_memory_module_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_board_memory_module_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_cache_hierarchy {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cache_hierarchy \n: PrivateL1SharedL2CacheHierarchy";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_cache_hierarchy_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: SystemXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.membus.power_state&#10;\response_latency&#61;2&#10;\snoop_filter&#61;board.cache_hierarchy.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;board&#10;\use_default_range&#61;false&#10;\width&#61;64";
board_cache_hierarchy_membus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
board_cache_hierarchy_membus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
board_cache_hierarchy_membus_default [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=default, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;1&#10;\max_capacity&#61;8388608&#10;\system&#61;board";
}

subgraph cluster_board_cache_hierarchy_membus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_board_cache_hierarchy_membus_badaddr_responder {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="badaddr_responder \n: BadAddr";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;0&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.membus.badaddr_responder.power_state&#10;\ret_bad_addr&#61;true&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;board&#10;\update_data&#61;false&#10;\warn_access&#61;";
board_cache_hierarchy_membus_badaddr_responder_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_membus_badaddr_responder_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_cache_hierarchy_l1icaches {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l1icaches \n: L1ICache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;board.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;16&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l1icaches.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;board.cache_hierarchy.l1icaches.prefetcher&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;board.cache_hierarchy.l1icaches.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;16384&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\tags&#61;board.cache_hierarchy.l1icaches.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
board_cache_hierarchy_l1icaches_cpu_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
board_cache_hierarchy_l1icaches_mem_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_l1icaches_tags {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;board.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;board.cache_hierarchy.l1icaches.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l1icaches.tags.power_state&#10;\replacement_policy&#61;board.cache_hierarchy.l1icaches.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;16384&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
subgraph cluster_board_cache_hierarchy_l1icaches_tags_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;16384";
}

subgraph cluster_board_cache_hierarchy_l1icaches_tags_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_cache_hierarchy_l1icaches_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_cache_hierarchy_l1icaches_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_board_cache_hierarchy_l1icaches_prefetcher {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="prefetcher \n: StridePrefetcher";
shape=box;
style="rounded, filled";
tooltip="block_size&#61;64&#10;\cache_snoop&#61;false&#10;\clk_domain&#61;board.clk_domain&#10;\confidence_counter_bits&#61;3&#10;\confidence_threshold&#61;50&#10;\degree&#61;4&#10;\eventq_index&#61;0&#10;\initial_confidence&#61;4&#10;\latency&#61;1&#10;\max_prefetch_requests_with_pending_translation&#61;32&#10;\on_data&#61;true&#10;\on_inst&#61;false&#10;\on_miss&#61;false&#10;\on_read&#61;true&#10;\on_write&#61;true&#10;\page_bytes&#61;4096&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l1icaches.prefetcher.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\queue_filter&#61;true&#10;\queue_size&#61;32&#10;\queue_squash&#61;true&#10;\sys&#61;board&#10;\table_assoc&#61;4&#10;\table_entries&#61;64&#10;\table_indexing_policy&#61;board.cache_hierarchy.l1icaches.prefetcher.table_indexing_policy&#10;\table_replacement_policy&#61;board.cache_hierarchy.l1icaches.prefetcher.table_replacement_policy&#10;\tag_prefetch&#61;true&#10;\throttle_control_percentage&#61;0&#10;\use_requestor_id&#61;true&#10;\use_virtual_addresses&#61;false";
subgraph cluster_board_cache_hierarchy_l1icaches_prefetcher_table_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="table_indexing_policy \n: StridePrefetcherHashedSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\entry_size&#61;1&#10;\eventq_index&#61;0&#10;\size&#61;64";
}

subgraph cluster_board_cache_hierarchy_l1icaches_prefetcher_table_replacement_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="table_replacement_policy \n: RandomRP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_cache_hierarchy_l1icaches_prefetcher_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_cache_hierarchy_l1dcaches {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l1dcaches \n: L1DCache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;board.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;16&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l1dcaches.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;board.cache_hierarchy.l1dcaches.prefetcher&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;board.cache_hierarchy.l1dcaches.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;16384&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\tags&#61;board.cache_hierarchy.l1dcaches.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
board_cache_hierarchy_l1dcaches_cpu_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
board_cache_hierarchy_l1dcaches_mem_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_l1dcaches_tags {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;board.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;board.cache_hierarchy.l1dcaches.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l1dcaches.tags.power_state&#10;\replacement_policy&#61;board.cache_hierarchy.l1dcaches.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;16384&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
subgraph cluster_board_cache_hierarchy_l1dcaches_tags_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;16384";
}

subgraph cluster_board_cache_hierarchy_l1dcaches_tags_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_cache_hierarchy_l1dcaches_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_cache_hierarchy_l1dcaches_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_board_cache_hierarchy_l1dcaches_prefetcher {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="prefetcher \n: StridePrefetcher";
shape=box;
style="rounded, filled";
tooltip="block_size&#61;64&#10;\cache_snoop&#61;false&#10;\clk_domain&#61;board.clk_domain&#10;\confidence_counter_bits&#61;3&#10;\confidence_threshold&#61;50&#10;\degree&#61;4&#10;\eventq_index&#61;0&#10;\initial_confidence&#61;4&#10;\latency&#61;1&#10;\max_prefetch_requests_with_pending_translation&#61;32&#10;\on_data&#61;true&#10;\on_inst&#61;false&#10;\on_miss&#61;false&#10;\on_read&#61;true&#10;\on_write&#61;true&#10;\page_bytes&#61;4096&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l1dcaches.prefetcher.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\queue_filter&#61;true&#10;\queue_size&#61;32&#10;\queue_squash&#61;true&#10;\sys&#61;board&#10;\table_assoc&#61;4&#10;\table_entries&#61;64&#10;\table_indexing_policy&#61;board.cache_hierarchy.l1dcaches.prefetcher.table_indexing_policy&#10;\table_replacement_policy&#61;board.cache_hierarchy.l1dcaches.prefetcher.table_replacement_policy&#10;\tag_prefetch&#61;true&#10;\throttle_control_percentage&#61;0&#10;\use_requestor_id&#61;true&#10;\use_virtual_addresses&#61;false";
subgraph cluster_board_cache_hierarchy_l1dcaches_prefetcher_table_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="table_indexing_policy \n: StridePrefetcherHashedSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\entry_size&#61;1&#10;\eventq_index&#61;0&#10;\size&#61;64";
}

subgraph cluster_board_cache_hierarchy_l1dcaches_prefetcher_table_replacement_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="table_replacement_policy \n: RandomRP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_cache_hierarchy_l1dcaches_prefetcher_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_cache_hierarchy_l2bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2bus \n: L2XBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l2bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;board.cache_hierarchy.l2bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;board&#10;\use_default_range&#61;false&#10;\width&#61;32";
board_cache_hierarchy_l2bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
board_cache_hierarchy_l2bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_l2bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;board";
}

subgraph cluster_board_cache_hierarchy_l2bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_cache_hierarchy_l2cache {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2cache \n: L2Cache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;16&#10;\clk_domain&#61;board.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;10&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;20&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l2cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;board.cache_hierarchy.l2cache.prefetcher&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;board.cache_hierarchy.l2cache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;131072&#10;\system&#61;board&#10;\tag_latency&#61;10&#10;\tags&#61;board.cache_hierarchy.l2cache.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
board_cache_hierarchy_l2cache_cpu_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
board_cache_hierarchy_l2cache_mem_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_l2cache_tags {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;16&#10;\block_size&#61;64&#10;\clk_domain&#61;board.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;board.cache_hierarchy.l2cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l2cache.tags.power_state&#10;\replacement_policy&#61;board.cache_hierarchy.l2cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;131072&#10;\system&#61;board&#10;\tag_latency&#61;10&#10;\warmup_percentage&#61;0";
subgraph cluster_board_cache_hierarchy_l2cache_tags_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;16&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;131072";
}

subgraph cluster_board_cache_hierarchy_l2cache_tags_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_cache_hierarchy_l2cache_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_cache_hierarchy_l2cache_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_board_cache_hierarchy_l2cache_prefetcher {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="prefetcher \n: StridePrefetcher";
shape=box;
style="rounded, filled";
tooltip="block_size&#61;64&#10;\cache_snoop&#61;false&#10;\clk_domain&#61;board.clk_domain&#10;\confidence_counter_bits&#61;3&#10;\confidence_threshold&#61;50&#10;\degree&#61;4&#10;\eventq_index&#61;0&#10;\initial_confidence&#61;4&#10;\latency&#61;1&#10;\max_prefetch_requests_with_pending_translation&#61;32&#10;\on_data&#61;true&#10;\on_inst&#61;false&#10;\on_miss&#61;false&#10;\on_read&#61;true&#10;\on_write&#61;true&#10;\page_bytes&#61;4096&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l2cache.prefetcher.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\queue_filter&#61;true&#10;\queue_size&#61;32&#10;\queue_squash&#61;true&#10;\sys&#61;board&#10;\table_assoc&#61;4&#10;\table_entries&#61;64&#10;\table_indexing_policy&#61;board.cache_hierarchy.l2cache.prefetcher.table_indexing_policy&#10;\table_replacement_policy&#61;board.cache_hierarchy.l2cache.prefetcher.table_replacement_policy&#10;\tag_prefetch&#61;true&#10;\throttle_control_percentage&#61;0&#10;\use_requestor_id&#61;true&#10;\use_virtual_addresses&#61;false";
subgraph cluster_board_cache_hierarchy_l2cache_prefetcher_table_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="table_indexing_policy \n: StridePrefetcherHashedSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\entry_size&#61;1&#10;\eventq_index&#61;0&#10;\size&#61;64";
}

subgraph cluster_board_cache_hierarchy_l2cache_prefetcher_table_replacement_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="table_replacement_policy \n: RandomRP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_cache_hierarchy_l2cache_prefetcher_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_cache_hierarchy_iptw_caches {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iptw_caches \n: MMUCache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;4&#10;\clk_domain&#61;board.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;20&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.iptw_caches.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;board.cache_hierarchy.iptw_caches.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;8192&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\tags&#61;board.cache_hierarchy.iptw_caches.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
board_cache_hierarchy_iptw_caches_cpu_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
board_cache_hierarchy_iptw_caches_mem_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_iptw_caches_tags {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\block_size&#61;64&#10;\clk_domain&#61;board.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;board.cache_hierarchy.iptw_caches.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.iptw_caches.tags.power_state&#10;\replacement_policy&#61;board.cache_hierarchy.iptw_caches.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;8192&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
subgraph cluster_board_cache_hierarchy_iptw_caches_tags_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;8192";
}

subgraph cluster_board_cache_hierarchy_iptw_caches_tags_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_cache_hierarchy_iptw_caches_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_cache_hierarchy_iptw_caches_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_cache_hierarchy_dptw_caches {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dptw_caches \n: MMUCache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;4&#10;\clk_domain&#61;board.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;20&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.dptw_caches.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;board.cache_hierarchy.dptw_caches.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;8192&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\tags&#61;board.cache_hierarchy.dptw_caches.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
board_cache_hierarchy_dptw_caches_cpu_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
board_cache_hierarchy_dptw_caches_mem_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_dptw_caches_tags {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\block_size&#61;64&#10;\clk_domain&#61;board.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;board.cache_hierarchy.dptw_caches.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.dptw_caches.tags.power_state&#10;\replacement_policy&#61;board.cache_hierarchy.dptw_caches.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;8192&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
subgraph cluster_board_cache_hierarchy_dptw_caches_tags_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;8192";
}

subgraph cluster_board_cache_hierarchy_dptw_caches_tags_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_cache_hierarchy_dptw_caches_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_cache_hierarchy_dptw_caches_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_cache_hierarchy_iocache {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iocache \n: Cache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:3221225472 3221225472:3222274048&#10;\assoc&#61;8&#10;\clk_domain&#61;board.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;50&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;20&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.iocache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;board.cache_hierarchy.iocache.replacement_policy&#10;\response_latency&#61;50&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;board&#10;\tag_latency&#61;50&#10;\tags&#61;board.cache_hierarchy.iocache.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
board_cache_hierarchy_iocache_cpu_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
board_cache_hierarchy_iocache_mem_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_iocache_tags {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;board.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;board.cache_hierarchy.iocache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.iocache.tags.power_state&#10;\replacement_policy&#61;board.cache_hierarchy.iocache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;board&#10;\tag_latency&#61;50&#10;\warmup_percentage&#61;0";
subgraph cluster_board_cache_hierarchy_iocache_tags_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_board_cache_hierarchy_iocache_tags_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_cache_hierarchy_iocache_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_cache_hierarchy_iocache_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_pc {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pc \n: Pc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\south_bridge&#61;board.pc.south_bridge&#10;\system&#61;board";
subgraph cluster_board_pc_south_bridge {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="south_bridge \n: SouthBridge";
shape=box;
style="rounded, filled";
tooltip="cmos&#61;board.pc.south_bridge.cmos&#10;\dma1&#61;board.pc.south_bridge.dma1&#10;\eventq_index&#61;0&#10;\io_apic&#61;board.pc.south_bridge.io_apic&#10;\keyboard&#61;board.pc.south_bridge.keyboard&#10;\pic1&#61;board.pc.south_bridge.pic1&#10;\pic2&#61;board.pc.south_bridge.pic2&#10;\pit&#61;board.pc.south_bridge.pit&#10;\speaker&#61;board.pc.south_bridge.speaker";
subgraph cluster_board_pc_south_bridge_pic1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pic1 \n: I8259";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\mode&#61;I8259Master&#10;\pio_addr&#61;9223372036854775840&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;board.pc.south_bridge.pic1.power_state&#10;\slave&#61;board.pc.south_bridge.pic2&#10;\system&#61;board";
board_pc_south_bridge_pic1_output [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=output, shape=box, style="rounded, filled"];
board_pc_south_bridge_pic1_inputs [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=inputs, shape=box, style="rounded, filled"];
board_pc_south_bridge_pic1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_south_bridge_pic1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_south_bridge_pic2 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pic2 \n: I8259";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\mode&#61;I8259Slave&#10;\pio_addr&#61;9223372036854775968&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;board.pc.south_bridge.pic2.power_state&#10;\slave&#61;Null&#10;\system&#61;board";
board_pc_south_bridge_pic2_output [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=output, shape=box, style="rounded, filled"];
board_pc_south_bridge_pic2_inputs [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=inputs, shape=box, style="rounded, filled"];
board_pc_south_bridge_pic2_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_south_bridge_pic2_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_south_bridge_cmos {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cmos \n: Cmos";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\pio_addr&#61;9223372036854775920&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;board.pc.south_bridge.cmos.power_state&#10;\system&#61;board&#10;\time&#61;Sun Jan  1 00:00:00 2012";
board_pc_south_bridge_cmos_int_pin [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_pin, shape=box, style="rounded, filled"];
board_pc_south_bridge_cmos_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_south_bridge_cmos_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_south_bridge_dma1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dma1 \n: I8237";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\pio_addr&#61;9223372036854775808&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;board.pc.south_bridge.dma1.power_state&#10;\system&#61;board";
board_pc_south_bridge_dma1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_south_bridge_dma1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_south_bridge_keyboard {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="keyboard \n: I8042";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\command_port&#61;9223372036854775908&#10;\data_port&#61;9223372036854775904&#10;\eventq_index&#61;0&#10;\keyboard&#61;board.pc.south_bridge.keyboard.keyboard&#10;\mouse&#61;board.pc.south_bridge.keyboard.mouse&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;board.pc.south_bridge.keyboard.power_state&#10;\system&#61;board";
board_pc_south_bridge_keyboard_mouse_int_pin [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=mouse_int_pin, shape=box, style="rounded, filled"];
board_pc_south_bridge_keyboard_keyboard_int_pin [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=keyboard_int_pin, shape=box, style="rounded, filled"];
board_pc_south_bridge_keyboard_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_south_bridge_keyboard_keyboard {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="keyboard \n: PS2Keyboard";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\vnc&#61;Null";
}

subgraph cluster_board_pc_south_bridge_keyboard_mouse {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mouse \n: PS2Mouse";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_pc_south_bridge_keyboard_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_south_bridge_pit {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pit \n: I8254";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\pio_addr&#61;9223372036854775872&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;board.pc.south_bridge.pit.power_state&#10;\system&#61;board";
board_pc_south_bridge_pit_int_pin [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_pin, shape=box, style="rounded, filled"];
board_pc_south_bridge_pit_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_south_bridge_pit_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_south_bridge_speaker {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="speaker \n: PcSpeaker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\i8254&#61;board.pc.south_bridge.pit&#10;\pio_addr&#61;9223372036854775905&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;board.pc.south_bridge.speaker.power_state&#10;\system&#61;board";
board_pc_south_bridge_speaker_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_south_bridge_speaker_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_south_bridge_io_apic {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="io_apic \n: I82094AA";
shape=box;
style="rounded, filled";
tooltip="apic_id&#61;1&#10;\clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\int_latency&#61;1000&#10;\pio_addr&#61;4273995776&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;board.pc.south_bridge.io_apic.power_state&#10;\system&#61;board";
board_pc_south_bridge_io_apic_int_requestor [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_requestor, shape=box, style="rounded, filled"];
board_pc_south_bridge_io_apic_inputs [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=inputs, shape=box, style="rounded, filled"];
board_pc_south_bridge_io_apic_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_south_bridge_io_apic_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_south_bridge_ide {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ide \n: X86IdeController";
shape=box;
style="rounded, filled";
tooltip="BAR0&#61;board.pc.south_bridge.ide.BAR0&#10;\BAR1&#61;board.pc.south_bridge.ide.BAR1&#10;\BAR2&#61;board.pc.south_bridge.ide.BAR2&#10;\BAR3&#61;board.pc.south_bridge.ide.BAR3&#10;\BAR4&#61;board.pc.south_bridge.ide.BAR4&#10;\BAR5&#61;board.pc.south_bridge.ide.BAR5&#10;\BIST&#61;0&#10;\CacheLineSize&#61;0&#10;\CapabilityPtr&#61;0&#10;\CardbusCIS&#61;0&#10;\ClassCode&#61;1&#10;\Command&#61;0&#10;\DeviceID&#61;28945&#10;\ExpansionROM&#61;0&#10;\HeaderType&#61;0&#10;\InterruptLine&#61;255&#10;\InterruptPin&#61;1&#10;\LatencyTimer&#61;0&#10;\MSICAPBaseOffset&#61;0&#10;\MSICAPCapId&#61;0&#10;\MSICAPMaskBits&#61;0&#10;\MSICAPMsgAddr&#61;0&#10;\MSICAPMsgCtrl&#61;0&#10;\MSICAPMsgData&#61;0&#10;\MSICAPMsgUpperAddr&#61;0&#10;\MSICAPNextCapability&#61;0&#10;\MSICAPPendingBits&#61;0&#10;\MSIXCAPBaseOffset&#61;0&#10;\MSIXCAPCapId&#61;0&#10;\MSIXCAPNextCapability&#61;0&#10;\MSIXMsgCtrl&#61;0&#10;\MSIXPbaOffset&#61;0&#10;\MSIXTableOffset&#61;0&#10;\MaximumLatency&#61;0&#10;\MinimumGrant&#61;0&#10;\PMCAPBaseOffset&#61;0&#10;\PMCAPCapId&#61;0&#10;\PMCAPCapabilities&#61;0&#10;\PMCAPCtrlStatus&#61;0&#10;\PMCAPNextCapability&#61;0&#10;\PXCAPBaseOffset&#61;0&#10;\PXCAPCapId&#61;0&#10;\PXCAPCapabilities&#61;0&#10;\PXCAPDevCap2&#61;0&#10;\PXCAPDevCapabilities&#61;0&#10;\PXCAPDevCtrl&#61;0&#10;\PXCAPDevCtrl2&#61;0&#10;\PXCAPDevStatus&#61;0&#10;\PXCAPLinkCap&#61;0&#10;\PXCAPLinkCtrl&#61;0&#10;\PXCAPLinkStatus&#61;0&#10;\PXCAPNextCapability&#61;0&#10;\ProgIF&#61;128&#10;\Revision&#61;0&#10;\Status&#61;640&#10;\SubClassCode&#61;1&#10;\SubsystemID&#61;0&#10;\SubsystemVendorID&#61;0&#10;\VendorID&#61;32902&#10;\clk_domain&#61;board.clk_domain&#10;\config_latency&#61;20000&#10;\ctrl_offset&#61;0&#10;\disks&#61;board.pc.south_bridge.ide.disks&#10;\eventq_index&#61;0&#10;\host&#61;board.pc.pci_host&#10;\io_shift&#61;0&#10;\pci_bus&#61;0&#10;\pci_dev&#61;4&#10;\pci_func&#61;0&#10;\pio_latency&#61;30000&#10;\power_model&#61;&#10;\power_state&#61;board.pc.south_bridge.ide.power_state&#10;\sid&#61;0&#10;\ssid&#61;0&#10;\system&#61;board";
board_pc_south_bridge_ide_int_primary [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_primary, shape=box, style="rounded, filled"];
board_pc_south_bridge_ide_int_secondary [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_secondary, shape=box, style="rounded, filled"];
board_pc_south_bridge_ide_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=box, style="rounded, filled"];
board_pc_south_bridge_ide_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_south_bridge_ide_BAR0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR0 \n: PciLegacyIoBar";
shape=box;
style="rounded, filled";
tooltip="addr&#61;496&#10;\eventq_index&#61;0&#10;\size&#61;8";
}

subgraph cluster_board_pc_south_bridge_ide_BAR1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR1 \n: PciLegacyIoBar";
shape=box;
style="rounded, filled";
tooltip="addr&#61;1012&#10;\eventq_index&#61;0&#10;\size&#61;3";
}

subgraph cluster_board_pc_south_bridge_ide_BAR2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR2 \n: PciLegacyIoBar";
shape=box;
style="rounded, filled";
tooltip="addr&#61;368&#10;\eventq_index&#61;0&#10;\size&#61;8";
}

subgraph cluster_board_pc_south_bridge_ide_BAR3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR3 \n: PciLegacyIoBar";
shape=box;
style="rounded, filled";
tooltip="addr&#61;884&#10;\eventq_index&#61;0&#10;\size&#61;3";
}

subgraph cluster_board_pc_south_bridge_ide_BAR4 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR4 \n: PciIoBar";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;16";
}

subgraph cluster_board_pc_south_bridge_ide_BAR5 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR5 \n: PciBarNone";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_board_pc_south_bridge_ide_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_board_pc_south_bridge_ide_disks {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disks \n: IdeDisk";
shape=box;
style="rounded, filled";
tooltip="delay&#61;1000000&#10;\driveID&#61;device0&#10;\eventq_index&#61;0&#10;\image&#61;board.pc.south_bridge.ide.disks.image";
subgraph cluster_board_pc_south_bridge_ide_disks_image {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="image \n: CowDiskImage";
shape=box;
style="rounded, filled";
tooltip="child&#61;board.pc.south_bridge.ide.disks.image.child&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\read_only&#61;false&#10;\table_size&#61;65536";
subgraph cluster_board_pc_south_bridge_ide_disks_image_child {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="child \n: RawDiskImage";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\image_file&#61;x86-parsec&#10;\read_only&#61;true";
}

}

}

}

}

subgraph cluster_board_pc_pci_host {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pci_host \n: PcPciHost";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\conf_base&#61;13835058055282163712&#10;\conf_device_bits&#61;8&#10;\conf_size&#61;16777216&#10;\eventq_index&#61;0&#10;\pci_dma_base&#61;0&#10;\pci_mem_base&#61;0&#10;\pci_pio_base&#61;9223372036854775808&#10;\platform&#61;board.pc&#10;\power_model&#61;&#10;\power_state&#61;board.pc.pci_host.power_state&#10;\system&#61;board";
board_pc_pci_host_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_pci_host_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_com_1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="com_1 \n: Uart8250";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\device&#61;board.pc.com_1.device&#10;\eventq_index&#61;0&#10;\pio_addr&#61;9223372036854776824&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\platform&#61;board.pc&#10;\power_model&#61;&#10;\power_state&#61;board.pc.com_1.power_state&#10;\system&#61;board";
board_pc_com_1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_com_1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_board_pc_com_1_device {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="device \n: Terminal";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\number&#61;0&#10;\outfile&#61;file&#10;\port&#61;#3456";
}

}

subgraph cluster_board_pc_fake_com_2 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fake_com_2 \n: IsaFake";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;9223372036854776568&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;board.pc.fake_com_2.power_state&#10;\ret_bad_addr&#61;false&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;board&#10;\update_data&#61;false&#10;\warn_access&#61;";
board_pc_fake_com_2_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_fake_com_2_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_fake_com_3 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fake_com_3 \n: IsaFake";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;9223372036854776808&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;board.pc.fake_com_3.power_state&#10;\ret_bad_addr&#61;false&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;board&#10;\update_data&#61;false&#10;\warn_access&#61;";
board_pc_fake_com_3_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_fake_com_3_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_fake_com_4 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fake_com_4 \n: IsaFake";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;9223372036854776552&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;board.pc.fake_com_4.power_state&#10;\ret_bad_addr&#61;false&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;board&#10;\update_data&#61;false&#10;\warn_access&#61;";
board_pc_fake_com_4_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_fake_com_4_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_fake_floppy {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fake_floppy \n: IsaFake";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;9223372036854776818&#10;\pio_latency&#61;100000&#10;\pio_size&#61;2&#10;\power_model&#61;&#10;\power_state&#61;board.pc.fake_floppy.power_state&#10;\ret_bad_addr&#61;false&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;board&#10;\update_data&#61;false&#10;\warn_access&#61;";
board_pc_fake_floppy_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_fake_floppy_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_default_bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="default_bus \n: IOXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;2&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;board.pc.default_bus.power_state&#10;\response_latency&#61;2&#10;\use_default_range&#61;false&#10;\width&#61;16";
board_pc_default_bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
board_pc_default_bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
board_pc_default_bus_default [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=default, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_default_bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_empty_isa {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="empty_isa \n: IsaFake";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;9223372036854775808&#10;\pio_latency&#61;100000&#10;\pio_size&#61;65536&#10;\power_model&#61;&#10;\power_state&#61;board.pc.empty_isa.power_state&#10;\ret_bad_addr&#61;false&#10;\ret_data16&#61;0&#10;\ret_data32&#61;0&#10;\ret_data64&#61;0&#10;\ret_data8&#61;0&#10;\system&#61;board&#10;\update_data&#61;false&#10;\warn_access&#61;";
board_pc_empty_isa_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_empty_isa_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_pc_bad_addr {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="bad_addr \n: BadAddr";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;0&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;board.pc.bad_addr.power_state&#10;\ret_bad_addr&#61;true&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;board&#10;\update_data&#61;false&#10;\warn_access&#61;";
board_pc_bad_addr_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_pc_bad_addr_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: X86FsLinux";
shape=box;
style="rounded, filled";
tooltip="acpi_description_table_pointer&#61;board.workload.acpi_description_table_pointer&#10;\addr_check&#61;true&#10;\command_line&#61;earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1&#10;\e820_table&#61;board.workload.e820_table&#10;\eventq_index&#61;0&#10;\extras&#61;&#10;\extras_addrs&#61;&#10;\intel_mp_pointer&#61;board.workload.intel_mp_pointer&#10;\intel_mp_table&#61;board.workload.intel_mp_table&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_addr_offset&#61;0&#10;\object_file&#61;x86-linux-kernel-5.4.49&#10;\remote_gdb_port&#61;#7000&#10;\smbios_table&#61;board.workload.smbios_table&#10;\wait_for_remote_gdb&#61;false";
subgraph cluster_board_workload_e820_table {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="e820_table \n: X86E820Table";
shape=box;
style="rounded, filled";
tooltip="entries&#61;board.workload.e820_table.entries0 board.workload.e820_table.entries1 board.workload.e820_table.entries2 board.workload.e820_table.entries3&#10;\eventq_index&#61;0";
subgraph cluster_board_workload_e820_table_entries0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="entries0 \n: X86E820Entry";
shape=box;
style="rounded, filled";
tooltip="addr&#61;0&#10;\eventq_index&#61;0&#10;\range_type&#61;1&#10;\size&#61;654336";
}

subgraph cluster_board_workload_e820_table_entries1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="entries1 \n: X86E820Entry";
shape=box;
style="rounded, filled";
tooltip="addr&#61;654336&#10;\eventq_index&#61;0&#10;\range_type&#61;2&#10;\size&#61;394240";
}

subgraph cluster_board_workload_e820_table_entries2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="entries2 \n: X86E820Entry";
shape=box;
style="rounded, filled";
tooltip="addr&#61;1048576&#10;\eventq_index&#61;0&#10;\range_type&#61;1&#10;\size&#61;3220176896";
}

subgraph cluster_board_workload_e820_table_entries3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="entries3 \n: X86E820Entry";
shape=box;
style="rounded, filled";
tooltip="addr&#61;4294901760&#10;\eventq_index&#61;0&#10;\range_type&#61;2&#10;\size&#61;65536";
}

}

subgraph cluster_board_workload_smbios_table {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="smbios_table \n: X86SMBiosSMBiosTable";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\major_version&#61;2&#10;\minor_version&#61;5&#10;\structures&#61;board.workload.smbios_table.structures";
subgraph cluster_board_workload_smbios_table_structures {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="structures \n: X86SMBiosBiosInformation";
shape=box;
style="rounded, filled";
tooltip="characteristic_ext_bytes&#61;&#10;\characteristics&#61;&#10;\emb_cont_firmware_major&#61;0&#10;\emb_cont_firmware_minor&#61;0&#10;\eventq_index&#61;0&#10;\major&#61;0&#10;\minor&#61;0&#10;\release_date&#61;06/08/2008&#10;\rom_size&#61;0&#10;\starting_addr_segment&#61;0&#10;\vendor&#61;&#10;\version&#61;";
}

}

subgraph cluster_board_workload_intel_mp_pointer {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="intel_mp_pointer \n: X86IntelMPFloatingPointer";
shape=box;
style="rounded, filled";
tooltip="default_config&#61;0&#10;\eventq_index&#61;0&#10;\imcr_present&#61;true&#10;\spec_rev&#61;4";
}

subgraph cluster_board_workload_intel_mp_table {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="intel_mp_table \n: X86IntelMPConfigTable";
shape=box;
style="rounded, filled";
tooltip="base_entries&#61;board.workload.intel_mp_table.base_entries00 board.workload.intel_mp_table.base_entries01 board.workload.intel_mp_table.base_entries02 board.workload.intel_mp_table.base_entries03 board.workload.intel_mp_table.base_entries04 board.workload.intel_mp_table.base_entries05 board.workload.intel_mp_table.base_entries06 board.workload.intel_mp_table.base_entries07 board.workload.intel_mp_table.base_entries08 board.workload.intel_mp_table.base_entries09 board.workload.intel_mp_table.base_entries10 board.workload.intel_mp_table.base_entries11 board.workload.intel_mp_table.base_entries12 board.workload.intel_mp_table.base_entries13 board.workload.intel_mp_table.base_entries14 board.workload.intel_mp_table.base_entries15 board.workload.intel_mp_table.base_entries16 board.workload.intel_mp_table.base_entries17 board.workload.intel_mp_table.base_entries18 board.workload.intel_mp_table.base_entries19 board.workload.intel_mp_table.base_entries20 board.workload.intel_mp_table.base_entries21 board.workload.intel_mp_table.base_entries22 board.workload.intel_mp_table.base_entries23 board.workload.intel_mp_table.base_entries24 board.workload.intel_mp_table.base_entries25 board.workload.intel_mp_table.base_entries26 board.workload.intel_mp_table.base_entries27 board.workload.intel_mp_table.base_entries28 board.workload.intel_mp_table.base_entries29 board.workload.intel_mp_table.base_entries30 board.workload.intel_mp_table.base_entries31 board.workload.intel_mp_table.base_entries32&#10;\eventq_index&#61;0&#10;\ext_entries&#61;board.workload.intel_mp_table.ext_entries&#10;\local_apic&#61;4276092928&#10;\oem_id&#61;&#10;\oem_table_addr&#61;0&#10;\oem_table_size&#61;0&#10;\product_id&#61;&#10;\spec_rev&#61;4";
subgraph cluster_board_workload_intel_mp_table_base_entries00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries00 \n: X86IntelMPProcessor";
shape=box;
style="rounded, filled";
tooltip="bootstrap&#61;true&#10;\enable&#61;true&#10;\eventq_index&#61;0&#10;\family&#61;0&#10;\feature_flags&#61;0&#10;\local_apic_id&#61;0&#10;\local_apic_version&#61;20&#10;\model&#61;0&#10;\stepping&#61;0";
}

subgraph cluster_board_workload_intel_mp_table_base_entries01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries01 \n: X86IntelMPIOAPIC";
shape=box;
style="rounded, filled";
tooltip="address&#61;4273995776&#10;\enable&#61;true&#10;\eventq_index&#61;0&#10;\id&#61;1&#10;\version&#61;17";
}

subgraph cluster_board_workload_intel_mp_table_base_entries02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries02 \n: X86IntelMPBus";
shape=box;
style="rounded, filled";
tooltip="bus_id&#61;0&#10;\bus_type&#61;PCI   &#10;\eventq_index&#61;0";
}

subgraph cluster_board_workload_intel_mp_table_base_entries03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries03 \n: X86IntelMPBus";
shape=box;
style="rounded, filled";
tooltip="bus_id&#61;1&#10;\bus_type&#61;ISA   &#10;\eventq_index&#61;0";
}

subgraph cluster_board_workload_intel_mp_table_base_entries04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries04 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;16&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;0&#10;\source_bus_irq&#61;16&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries05 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;0&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries06 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;2&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;0&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries07 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;1&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries08 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;1&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;1&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries09 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;3&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries10 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;3&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;3&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries11 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;4&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries12 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;4&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;4&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries13 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;5&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries14 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;5&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;5&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries15 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;6&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries16 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;6&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;6&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries17 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;7&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries18 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;7&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;7&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries19 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;8&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries20 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries20 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;8&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;8&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries21 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries21 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;9&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries22 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries22 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;9&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;9&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries23 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries23 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;10&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries24 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries24 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;10&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;10&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries25 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries25 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;11&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries26 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries26 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;11&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;11&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries27 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries27 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;12&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries28 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries28 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;12&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;12&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries29 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries29 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;13&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries30 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries30 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;13&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;13&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries31 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries31 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;14&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_base_entries32 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries32 \n: X86IntelMPIOIntAssignment";
shape=box;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;14&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;14&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_board_workload_intel_mp_table_ext_entries {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ext_entries \n: X86IntelMPBusHierarchy";
shape=box;
style="rounded, filled";
tooltip="bus_id&#61;1&#10;\eventq_index&#61;0&#10;\parent_bus&#61;0&#10;\subtractive_decode&#61;true";
}

}

subgraph cluster_board_workload_acpi_description_table_pointer {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="acpi_description_table_pointer \n: X86ACPIRSDP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\oem_id&#61;&#10;\revision&#61;2&#10;\rsdt&#61;board.workload.acpi_description_table_pointer.rsdt&#10;\xsdt&#61;board.workload.acpi_description_table_pointer.xsdt";
subgraph cluster_board_workload_acpi_description_table_pointer_rsdt {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="rsdt \n: X86ACPIRSDT";
shape=box;
style="rounded, filled";
tooltip="creator_id&#61;0&#10;\creator_revision&#61;0&#10;\entries&#61;&#10;\eventq_index&#61;0&#10;\oem_id&#61;&#10;\oem_revision&#61;0&#10;\oem_table_id&#61;";
}

subgraph cluster_board_workload_acpi_description_table_pointer_xsdt {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="xsdt \n: X86ACPIXSDT";
shape=box;
style="rounded, filled";
tooltip="creator_id&#61;0&#10;\creator_revision&#61;0&#10;\entries&#61;&#10;\eventq_index&#61;0&#10;\oem_id&#61;&#10;\oem_revision&#61;0&#10;\oem_table_id&#61;";
}

}

}

subgraph cluster_board_iobus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iobus \n: IOXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;2&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;board.iobus.power_state&#10;\response_latency&#61;2&#10;\use_default_range&#61;false&#10;\width&#61;16";
board_iobus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
board_iobus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
board_iobus_default [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=default, shape=box, style="rounded, filled"];
subgraph cluster_board_iobus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_bridge {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="bridge \n: Bridge";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\delay&#61;50000&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;board.bridge.power_state&#10;\ranges&#61;3221225472:4294901760 9223372036854775808:11529215046068469759 13835058055282163712:18446744073709551615&#10;\req_size&#61;16&#10;\resp_size&#61;16";
board_bridge_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=box, style="rounded, filled"];
board_bridge_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=box, style="rounded, filled"];
subgraph cluster_board_bridge_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_apicbridge {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="apicbridge \n: Bridge";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\delay&#61;50000&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;board.apicbridge.power_state&#10;\ranges&#61;11529215046068469760:11529215046068473855&#10;\req_size&#61;16&#10;\resp_size&#61;16";
board_apicbridge_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=box, style="rounded, filled"];
board_apicbridge_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=box, style="rounded, filled"];
subgraph cluster_board_apicbridge_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

board_system_port -> board_cache_hierarchy_membus_cpu_side_ports  [dir=forward];
board_processor_start_core_icache_port -> board_cache_hierarchy_l1icaches_cpu_side  [dir=forward];
board_processor_start_core_dcache_port -> board_cache_hierarchy_l1dcaches_cpu_side  [dir=forward];
board_processor_start_core_mmu_itb_walker_port -> board_cache_hierarchy_iptw_caches_cpu_side  [dir=forward];
board_processor_start_core_mmu_dtb_walker_port -> board_cache_hierarchy_dptw_caches_cpu_side  [dir=forward];
board_processor_start_core_interrupts_int_requestor -> board_cache_hierarchy_membus_cpu_side_ports  [dir=forward];
board_processor_start_core_interrupts_int_responder -> board_cache_hierarchy_membus_mem_side_ports  [dir=back];
board_processor_start_core_interrupts_pio -> board_cache_hierarchy_membus_mem_side_ports  [dir=back];
board_memory_module_port -> board_cache_hierarchy_membus_mem_side_ports  [dir=back];
board_cache_hierarchy_membus_cpu_side_ports -> board_apicbridge_mem_side_port  [dir=back];
board_cache_hierarchy_membus_cpu_side_ports -> board_cache_hierarchy_iocache_mem_side  [dir=back];
board_cache_hierarchy_membus_cpu_side_ports -> board_cache_hierarchy_l2cache_mem_side  [dir=back];
board_cache_hierarchy_membus_mem_side_ports -> board_bridge_cpu_side_port  [dir=forward];
board_cache_hierarchy_membus_default -> board_cache_hierarchy_membus_badaddr_responder_pio  [dir=forward];
board_cache_hierarchy_l2bus_cpu_side_ports -> board_cache_hierarchy_l1icaches_mem_side  [dir=back];
board_cache_hierarchy_l2bus_cpu_side_ports -> board_cache_hierarchy_l1dcaches_mem_side  [dir=back];
board_cache_hierarchy_l2bus_cpu_side_ports -> board_cache_hierarchy_iptw_caches_mem_side  [dir=back];
board_cache_hierarchy_l2bus_cpu_side_ports -> board_cache_hierarchy_dptw_caches_mem_side  [dir=back];
board_cache_hierarchy_l2cache_cpu_side -> board_cache_hierarchy_l2bus_mem_side_ports  [dir=back];
board_pc_south_bridge_pic1_output -> board_pc_south_bridge_io_apic_inputs  [dir=forward];
board_pc_south_bridge_pic1_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_south_bridge_pic2_output -> board_pc_south_bridge_pic1_inputs  [dir=forward];
board_pc_south_bridge_pic2_inputs -> board_pc_south_bridge_cmos_int_pin  [dir=back];
board_pc_south_bridge_pic2_inputs -> board_pc_south_bridge_ide_int_primary  [dir=back];
board_pc_south_bridge_pic2_inputs -> board_pc_south_bridge_ide_int_secondary  [dir=back];
board_pc_south_bridge_pic2_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_south_bridge_cmos_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_south_bridge_dma1_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_south_bridge_keyboard_mouse_int_pin -> board_pc_south_bridge_io_apic_inputs  [dir=forward];
board_pc_south_bridge_keyboard_keyboard_int_pin -> board_pc_south_bridge_io_apic_inputs  [dir=forward];
board_pc_south_bridge_keyboard_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_south_bridge_pit_int_pin -> board_pc_south_bridge_pic1_inputs  [dir=forward];
board_pc_south_bridge_pit_int_pin -> board_pc_south_bridge_io_apic_inputs  [dir=forward];
board_pc_south_bridge_pit_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_south_bridge_speaker_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_south_bridge_io_apic_int_requestor -> board_iobus_cpu_side_ports  [dir=forward];
board_pc_south_bridge_io_apic_inputs -> board_pc_south_bridge_ide_int_primary  [dir=back];
board_pc_south_bridge_io_apic_inputs -> board_pc_south_bridge_ide_int_secondary  [dir=back];
board_pc_south_bridge_io_apic_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_south_bridge_ide_dma -> board_iobus_cpu_side_ports  [dir=forward];
board_pc_south_bridge_ide_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_pci_host_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_com_1_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_fake_com_2_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_fake_com_3_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_fake_com_4_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_fake_floppy_pio -> board_iobus_mem_side_ports  [dir=back];
board_pc_default_bus_cpu_side_ports -> board_iobus_default  [dir=back];
board_pc_default_bus_default -> board_pc_bad_addr_pio  [dir=forward];
board_pc_empty_isa_pio -> board_pc_default_bus_mem_side_ports  [dir=back];
board_iobus_cpu_side_ports -> board_bridge_mem_side_port  [dir=back];
board_iobus_mem_side_ports -> board_apicbridge_cpu_side_port  [dir=forward];
board_iobus_mem_side_ports -> board_cache_hierarchy_iocache_cpu_side  [dir=forward];
}
