// Seed: 3115074654
module module_0;
  tri id_1, id_2;
  wire id_3;
  id_4(
      1, 1 + id_2, id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  module_0();
  assign id_3 = 1;
endmodule
module module_2;
  assign id_1 = 1;
  reg id_2;
  assign id_1.id_2 = 1;
  module_0();
  assign id_2 = 1;
  initial
    if (id_1)
      if ("") $display(1, 1, 1);
      else $display(1, 1);
  wire id_3;
  reg  id_4;
  initial if (id_2) id_2 <= id_4;
endmodule
