project:
  name: "Rectangular to Cylindrical Converter"
  author: "Your Name"
  description: "A TinyTapeout project to convert rectangular coordinates (x, y) to cylindrical (r, Î¸)"
  version: "1.0"
  license: "Apache-2.0"
  repository: "https://github.com/YourUsername/tt10-rect-cyl"

# Module information
module:
  name: "tt_um_rect_cyl"
  type: "user_project"
  language: "verilog"
  clock: "clk"
  reset: "rst_n"
  enable: "ena"

# I/O Configuration
pins:
  - name: "ui_in"
    direction: "input"
    width: 8
  - name: "uio_in"
    direction: "input"
    width: 8
  - name: "uio_out"
    direction: "output"
    width: 8
  - name: "uo_out"
    direction: "output"
    width: 8
  - name: "uio_oe"
    direction: "output"
    width: 8
  - name: "clk"
    direction: "input"
  - name: "rst_n"
    direction: "input"
  - name: "ena"
    direction: "input"
