uvmf:
  interfaces:
    "decode_out":
      clock: "clock"
      reset: "reset"
      reset_assertion_level: "True"
      hdl_typedefs:
        - name: "op_t"
          type: "enum bit [3:0] {ADD=4'b0001, AND=4'b0101, NOT=4'b1001, LD=4'b0010, LDR=4'b0110, LDI=4'b1010, LEA=4'b1110, ST=4'b0011, STR=4'b0111, STI=4'b1011, BR=4'b0000, JMP=4'b1100}"
        - name: "dest_reg_t"
          type: "bit [2:0]"     
        - name: "sr1_t"
          type: "bit [2:0]"            
        - name: "sr2_or_imm5_t"
          type: "bit [4:0]"              
        - name: "inst_type_t"
          type: "bit"  
        - name: "inst_out_t"
          type: "bit [15:0]"          
      ports: 
        - name: "e_control"   
          width: "6"        
          dir: "input" 
        - name: "mem_control"   
          width: "1"        
          dir: "input" 
        - name: "w_control"   
          width: "2"        
          dir: "input" 
        - name: "ir"   
          width: "16"        
          dir: "input" 
        - name: "npc_out"   
          width: "16"        
          dir: "input" 
      transaction_vars:
        - name: "e_control"  
          type: "bit [5:0]"
          isrand: "False"
          iscompare: "False" 
        - name: "w_control"  
          type: "bit [1:0]"
          isrand: "False"
          iscompare: "False" 
        - name: "mem_control"  
          type: "bit"
          isrand: "False"
          iscompare: "False" 
        - name: "ir"  
          type: "bit [15:0]"
          isrand: "False"
          iscompare: "False" 
        - name: "npc_out"  
          type: "bit [15:0]"
          isrand: "False"
          iscompare: "False" 