read -sv run_verilog_mid/adder_32b_17_78_3779728676ec815eb2a2ecb366698f48.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_78_3779728676ec815eb2a2ecb366698f48_yosys.v
