
SmartHomeFirm.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000264  00800200  00003bc8  00003c5c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003bc8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00001859  00800464  00800464  00003ec0  2**0
                  ALLOC
  3 .stab         00000ae0  00000000  00000000  00003ec0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000033d  00000000  00000000  000049a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000008f8  00000000  00000000  00004ce0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a112  00000000  00000000  000055d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000369d  00000000  00000000  0000f6ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00006c68  00000000  00000000  00012d87  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001254  00000000  00000000  000199f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000028a0  00000000  00000000  0001ac44  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000041cf  00000000  00000000  0001d4e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 0019e078  00000000  00000000  000216b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000840  00000000  00000000  001bf72b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 90 00 	jmp	0x120	; 0x120 <__ctors_end>
       4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
       8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
       c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      10:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      14:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      18:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      1c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      20:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      24:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      28:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      2c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      30:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      34:	0c 94 18 0e 	jmp	0x1c30	; 0x1c30 <__vector_13>
      38:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      3c:	0c 94 ea 0a 	jmp	0x15d4	; 0x15d4 <__vector_15>
      40:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      44:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      48:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      4c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      50:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      54:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      58:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      5c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      60:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      64:	0c 94 8f 0f 	jmp	0x1f1e	; 0x1f1e <__vector_25>
      68:	0c 94 73 0f 	jmp	0x1ee6	; 0x1ee6 <__vector_26>
      6c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      70:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      74:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      78:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      7c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      80:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      84:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      88:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      8c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      90:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      94:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      98:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      9c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a8:	0c 94 70 0e 	jmp	0x1ce0	; 0x1ce0 <__vector_42>
      ac:	0c 94 81 0e 	jmp	0x1d02	; 0x1d02 <__vector_43>
      b0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      b4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      b8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      bc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      cc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      dc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      ec:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      f0:	0c 94 1a 18 	jmp	0x3034	; 0x3034 <__vector_60>
      f4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      f8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      fc:	0c 94 e2 17 	jmp	0x2fc4	; 0x2fc4 <__vector_63>
     100:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     104:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     108:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     10c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     110:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     114:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     118:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     11c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>

00000120 <__ctors_end>:
     120:	11 24       	eor	r1, r1
     122:	1f be       	out	0x3f, r1	; 63
     124:	cf ef       	ldi	r28, 0xFF	; 255
     126:	d1 e4       	ldi	r29, 0x41	; 65
     128:	de bf       	out	0x3e, r29	; 62
     12a:	cd bf       	out	0x3d, r28	; 61

0000012c <__do_copy_data>:
     12c:	14 e0       	ldi	r17, 0x04	; 4
     12e:	a0 e0       	ldi	r26, 0x00	; 0
     130:	b2 e0       	ldi	r27, 0x02	; 2
     132:	e8 ec       	ldi	r30, 0xC8	; 200
     134:	fb e3       	ldi	r31, 0x3B	; 59
     136:	00 e0       	ldi	r16, 0x00	; 0
     138:	0b bf       	out	0x3b, r16	; 59
     13a:	02 c0       	rjmp	.+4      	; 0x140 <__do_copy_data+0x14>
     13c:	07 90       	elpm	r0, Z+
     13e:	0d 92       	st	X+, r0
     140:	a4 36       	cpi	r26, 0x64	; 100
     142:	b1 07       	cpc	r27, r17
     144:	d9 f7       	brne	.-10     	; 0x13c <__do_copy_data+0x10>

00000146 <__do_clear_bss>:
     146:	1c e1       	ldi	r17, 0x1C	; 28
     148:	a4 e6       	ldi	r26, 0x64	; 100
     14a:	b4 e0       	ldi	r27, 0x04	; 4
     14c:	01 c0       	rjmp	.+2      	; 0x150 <.do_clear_bss_start>

0000014e <.do_clear_bss_loop>:
     14e:	1d 92       	st	X+, r1

00000150 <.do_clear_bss_start>:
     150:	ad 3b       	cpi	r26, 0xBD	; 189
     152:	b1 07       	cpc	r27, r17
     154:	e1 f7       	brne	.-8      	; 0x14e <.do_clear_bss_loop>
     156:	0e 94 ab 1a 	call	0x3556	; 0x3556 <main>
     15a:	0c 94 e2 1d 	jmp	0x3bc4	; 0x3bc4 <_exit>

0000015e <__bad_interrupt>:
     15e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000162 <__fixunssfsi>:
     162:	cf 92       	push	r12
     164:	df 92       	push	r13
     166:	ef 92       	push	r14
     168:	ff 92       	push	r15
     16a:	0f 93       	push	r16
     16c:	1f 93       	push	r17
     16e:	6b 01       	movw	r12, r22
     170:	7c 01       	movw	r14, r24
     172:	20 e0       	ldi	r18, 0x00	; 0
     174:	30 e0       	ldi	r19, 0x00	; 0
     176:	40 e0       	ldi	r20, 0x00	; 0
     178:	5f e4       	ldi	r21, 0x4F	; 79
     17a:	0e 94 9f 03 	call	0x73e	; 0x73e <__gesf2>
     17e:	87 fd       	sbrc	r24, 7
     180:	11 c0       	rjmp	.+34     	; 0x1a4 <__fixunssfsi+0x42>
     182:	c7 01       	movw	r24, r14
     184:	b6 01       	movw	r22, r12
     186:	20 e0       	ldi	r18, 0x00	; 0
     188:	30 e0       	ldi	r19, 0x00	; 0
     18a:	40 e0       	ldi	r20, 0x00	; 0
     18c:	5f e4       	ldi	r21, 0x4F	; 79
     18e:	0e 94 66 02 	call	0x4cc	; 0x4cc <__subsf3>
     192:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__fixsfsi>
     196:	8b 01       	movw	r16, r22
     198:	9c 01       	movw	r18, r24
     19a:	00 50       	subi	r16, 0x00	; 0
     19c:	10 40       	sbci	r17, 0x00	; 0
     19e:	20 40       	sbci	r18, 0x00	; 0
     1a0:	30 48       	sbci	r19, 0x80	; 128
     1a2:	06 c0       	rjmp	.+12     	; 0x1b0 <__fixunssfsi+0x4e>
     1a4:	c7 01       	movw	r24, r14
     1a6:	b6 01       	movw	r22, r12
     1a8:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <__fixsfsi>
     1ac:	8b 01       	movw	r16, r22
     1ae:	9c 01       	movw	r18, r24
     1b0:	b8 01       	movw	r22, r16
     1b2:	c9 01       	movw	r24, r18
     1b4:	1f 91       	pop	r17
     1b6:	0f 91       	pop	r16
     1b8:	ff 90       	pop	r15
     1ba:	ef 90       	pop	r14
     1bc:	df 90       	pop	r13
     1be:	cf 90       	pop	r12
     1c0:	08 95       	ret

000001c2 <_fpadd_parts>:
     1c2:	a0 e0       	ldi	r26, 0x00	; 0
     1c4:	b0 e0       	ldi	r27, 0x00	; 0
     1c6:	e7 ee       	ldi	r30, 0xE7	; 231
     1c8:	f0 e0       	ldi	r31, 0x00	; 0
     1ca:	0c 94 e3 1c 	jmp	0x39c6	; 0x39c6 <__prologue_saves__+0x4>
     1ce:	ec 01       	movw	r28, r24
     1d0:	4b 01       	movw	r8, r22
     1d2:	fa 01       	movw	r30, r20
     1d4:	88 81       	ld	r24, Y
     1d6:	82 30       	cpi	r24, 0x02	; 2
     1d8:	08 f4       	brcc	.+2      	; 0x1dc <_fpadd_parts+0x1a>
     1da:	3e c1       	rjmp	.+636    	; 0x458 <_fpadd_parts+0x296>
     1dc:	db 01       	movw	r26, r22
     1de:	9c 91       	ld	r25, X
     1e0:	92 30       	cpi	r25, 0x02	; 2
     1e2:	08 f4       	brcc	.+2      	; 0x1e6 <_fpadd_parts+0x24>
     1e4:	36 c1       	rjmp	.+620    	; 0x452 <_fpadd_parts+0x290>
     1e6:	84 30       	cpi	r24, 0x04	; 4
     1e8:	59 f4       	brne	.+22     	; 0x200 <_fpadd_parts+0x3e>
     1ea:	94 30       	cpi	r25, 0x04	; 4
     1ec:	09 f0       	breq	.+2      	; 0x1f0 <_fpadd_parts+0x2e>
     1ee:	34 c1       	rjmp	.+616    	; 0x458 <_fpadd_parts+0x296>
     1f0:	99 81       	ldd	r25, Y+1	; 0x01
     1f2:	11 96       	adiw	r26, 0x01	; 1
     1f4:	8c 91       	ld	r24, X
     1f6:	11 97       	sbiw	r26, 0x01	; 1
     1f8:	98 17       	cp	r25, r24
     1fa:	09 f0       	breq	.+2      	; 0x1fe <_fpadd_parts+0x3c>
     1fc:	27 c1       	rjmp	.+590    	; 0x44c <_fpadd_parts+0x28a>
     1fe:	2c c1       	rjmp	.+600    	; 0x458 <_fpadd_parts+0x296>
     200:	94 30       	cpi	r25, 0x04	; 4
     202:	09 f4       	brne	.+2      	; 0x206 <_fpadd_parts+0x44>
     204:	26 c1       	rjmp	.+588    	; 0x452 <_fpadd_parts+0x290>
     206:	92 30       	cpi	r25, 0x02	; 2
     208:	a9 f4       	brne	.+42     	; 0x234 <_fpadd_parts+0x72>
     20a:	82 30       	cpi	r24, 0x02	; 2
     20c:	09 f0       	breq	.+2      	; 0x210 <_fpadd_parts+0x4e>
     20e:	24 c1       	rjmp	.+584    	; 0x458 <_fpadd_parts+0x296>
     210:	ce 01       	movw	r24, r28
     212:	28 e0       	ldi	r18, 0x08	; 8
     214:	dc 01       	movw	r26, r24
     216:	0d 90       	ld	r0, X+
     218:	cd 01       	movw	r24, r26
     21a:	da 01       	movw	r26, r20
     21c:	0d 92       	st	X+, r0
     21e:	ad 01       	movw	r20, r26
     220:	21 50       	subi	r18, 0x01	; 1
     222:	c1 f7       	brne	.-16     	; 0x214 <_fpadd_parts+0x52>
     224:	d4 01       	movw	r26, r8
     226:	11 96       	adiw	r26, 0x01	; 1
     228:	8c 91       	ld	r24, X
     22a:	11 97       	sbiw	r26, 0x01	; 1
     22c:	99 81       	ldd	r25, Y+1	; 0x01
     22e:	89 23       	and	r24, r25
     230:	81 83       	std	Z+1, r24	; 0x01
     232:	11 c1       	rjmp	.+546    	; 0x456 <_fpadd_parts+0x294>
     234:	82 30       	cpi	r24, 0x02	; 2
     236:	09 f4       	brne	.+2      	; 0x23a <_fpadd_parts+0x78>
     238:	0c c1       	rjmp	.+536    	; 0x452 <_fpadd_parts+0x290>
     23a:	aa 80       	ldd	r10, Y+2	; 0x02
     23c:	bb 80       	ldd	r11, Y+3	; 0x03
     23e:	db 01       	movw	r26, r22
     240:	12 96       	adiw	r26, 0x02	; 2
     242:	4d 91       	ld	r20, X+
     244:	5c 91       	ld	r21, X
     246:	13 97       	sbiw	r26, 0x03	; 3
     248:	cc 80       	ldd	r12, Y+4	; 0x04
     24a:	dd 80       	ldd	r13, Y+5	; 0x05
     24c:	ee 80       	ldd	r14, Y+6	; 0x06
     24e:	ff 80       	ldd	r15, Y+7	; 0x07
     250:	14 96       	adiw	r26, 0x04	; 4
     252:	0d 91       	ld	r16, X+
     254:	1d 91       	ld	r17, X+
     256:	2d 91       	ld	r18, X+
     258:	3c 91       	ld	r19, X
     25a:	17 97       	sbiw	r26, 0x07	; 7
     25c:	c5 01       	movw	r24, r10
     25e:	84 1b       	sub	r24, r20
     260:	95 0b       	sbc	r25, r21
     262:	dc 01       	movw	r26, r24
     264:	97 ff       	sbrs	r25, 7
     266:	04 c0       	rjmp	.+8      	; 0x270 <_fpadd_parts+0xae>
     268:	aa 27       	eor	r26, r26
     26a:	bb 27       	eor	r27, r27
     26c:	a8 1b       	sub	r26, r24
     26e:	b9 0b       	sbc	r27, r25
     270:	a0 32       	cpi	r26, 0x20	; 32
     272:	b1 05       	cpc	r27, r1
     274:	0c f0       	brlt	.+2      	; 0x278 <_fpadd_parts+0xb6>
     276:	67 c0       	rjmp	.+206    	; 0x346 <_fpadd_parts+0x184>
     278:	18 16       	cp	r1, r24
     27a:	19 06       	cpc	r1, r25
     27c:	84 f5       	brge	.+96     	; 0x2de <_fpadd_parts+0x11c>
     27e:	28 01       	movw	r4, r16
     280:	39 01       	movw	r6, r18
     282:	0a 2e       	mov	r0, r26
     284:	04 c0       	rjmp	.+8      	; 0x28e <_fpadd_parts+0xcc>
     286:	76 94       	lsr	r7
     288:	67 94       	ror	r6
     28a:	57 94       	ror	r5
     28c:	47 94       	ror	r4
     28e:	0a 94       	dec	r0
     290:	d2 f7       	brpl	.-12     	; 0x286 <_fpadd_parts+0xc4>
     292:	41 e0       	ldi	r20, 0x01	; 1
     294:	50 e0       	ldi	r21, 0x00	; 0
     296:	60 e0       	ldi	r22, 0x00	; 0
     298:	70 e0       	ldi	r23, 0x00	; 0
     29a:	04 c0       	rjmp	.+8      	; 0x2a4 <_fpadd_parts+0xe2>
     29c:	44 0f       	add	r20, r20
     29e:	55 1f       	adc	r21, r21
     2a0:	66 1f       	adc	r22, r22
     2a2:	77 1f       	adc	r23, r23
     2a4:	aa 95       	dec	r26
     2a6:	d2 f7       	brpl	.-12     	; 0x29c <_fpadd_parts+0xda>
     2a8:	41 50       	subi	r20, 0x01	; 1
     2aa:	50 40       	sbci	r21, 0x00	; 0
     2ac:	60 40       	sbci	r22, 0x00	; 0
     2ae:	70 40       	sbci	r23, 0x00	; 0
     2b0:	40 23       	and	r20, r16
     2b2:	51 23       	and	r21, r17
     2b4:	62 23       	and	r22, r18
     2b6:	73 23       	and	r23, r19
     2b8:	81 e0       	ldi	r24, 0x01	; 1
     2ba:	90 e0       	ldi	r25, 0x00	; 0
     2bc:	a0 e0       	ldi	r26, 0x00	; 0
     2be:	b0 e0       	ldi	r27, 0x00	; 0
     2c0:	41 15       	cp	r20, r1
     2c2:	51 05       	cpc	r21, r1
     2c4:	61 05       	cpc	r22, r1
     2c6:	71 05       	cpc	r23, r1
     2c8:	19 f4       	brne	.+6      	; 0x2d0 <_fpadd_parts+0x10e>
     2ca:	80 e0       	ldi	r24, 0x00	; 0
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	dc 01       	movw	r26, r24
     2d0:	8c 01       	movw	r16, r24
     2d2:	9d 01       	movw	r18, r26
     2d4:	04 29       	or	r16, r4
     2d6:	15 29       	or	r17, r5
     2d8:	26 29       	or	r18, r6
     2da:	37 29       	or	r19, r7
     2dc:	3f c0       	rjmp	.+126    	; 0x35c <_fpadd_parts+0x19a>
     2de:	00 97       	sbiw	r24, 0x00	; 0
     2e0:	e9 f1       	breq	.+122    	; 0x35c <_fpadd_parts+0x19a>
     2e2:	aa 0e       	add	r10, r26
     2e4:	bb 1e       	adc	r11, r27
     2e6:	26 01       	movw	r4, r12
     2e8:	37 01       	movw	r6, r14
     2ea:	0a 2e       	mov	r0, r26
     2ec:	04 c0       	rjmp	.+8      	; 0x2f6 <_fpadd_parts+0x134>
     2ee:	76 94       	lsr	r7
     2f0:	67 94       	ror	r6
     2f2:	57 94       	ror	r5
     2f4:	47 94       	ror	r4
     2f6:	0a 94       	dec	r0
     2f8:	d2 f7       	brpl	.-12     	; 0x2ee <_fpadd_parts+0x12c>
     2fa:	41 e0       	ldi	r20, 0x01	; 1
     2fc:	50 e0       	ldi	r21, 0x00	; 0
     2fe:	60 e0       	ldi	r22, 0x00	; 0
     300:	70 e0       	ldi	r23, 0x00	; 0
     302:	04 c0       	rjmp	.+8      	; 0x30c <_fpadd_parts+0x14a>
     304:	44 0f       	add	r20, r20
     306:	55 1f       	adc	r21, r21
     308:	66 1f       	adc	r22, r22
     30a:	77 1f       	adc	r23, r23
     30c:	aa 95       	dec	r26
     30e:	d2 f7       	brpl	.-12     	; 0x304 <_fpadd_parts+0x142>
     310:	41 50       	subi	r20, 0x01	; 1
     312:	50 40       	sbci	r21, 0x00	; 0
     314:	60 40       	sbci	r22, 0x00	; 0
     316:	70 40       	sbci	r23, 0x00	; 0
     318:	4c 21       	and	r20, r12
     31a:	5d 21       	and	r21, r13
     31c:	6e 21       	and	r22, r14
     31e:	7f 21       	and	r23, r15
     320:	81 e0       	ldi	r24, 0x01	; 1
     322:	90 e0       	ldi	r25, 0x00	; 0
     324:	a0 e0       	ldi	r26, 0x00	; 0
     326:	b0 e0       	ldi	r27, 0x00	; 0
     328:	41 15       	cp	r20, r1
     32a:	51 05       	cpc	r21, r1
     32c:	61 05       	cpc	r22, r1
     32e:	71 05       	cpc	r23, r1
     330:	19 f4       	brne	.+6      	; 0x338 <_fpadd_parts+0x176>
     332:	80 e0       	ldi	r24, 0x00	; 0
     334:	90 e0       	ldi	r25, 0x00	; 0
     336:	dc 01       	movw	r26, r24
     338:	6c 01       	movw	r12, r24
     33a:	7d 01       	movw	r14, r26
     33c:	c4 28       	or	r12, r4
     33e:	d5 28       	or	r13, r5
     340:	e6 28       	or	r14, r6
     342:	f7 28       	or	r15, r7
     344:	0b c0       	rjmp	.+22     	; 0x35c <_fpadd_parts+0x19a>
     346:	4a 15       	cp	r20, r10
     348:	5b 05       	cpc	r21, r11
     34a:	24 f4       	brge	.+8      	; 0x354 <_fpadd_parts+0x192>
     34c:	00 e0       	ldi	r16, 0x00	; 0
     34e:	10 e0       	ldi	r17, 0x00	; 0
     350:	98 01       	movw	r18, r16
     352:	04 c0       	rjmp	.+8      	; 0x35c <_fpadd_parts+0x19a>
     354:	5a 01       	movw	r10, r20
     356:	cc 24       	eor	r12, r12
     358:	dd 24       	eor	r13, r13
     35a:	76 01       	movw	r14, r12
     35c:	89 81       	ldd	r24, Y+1	; 0x01
     35e:	d4 01       	movw	r26, r8
     360:	11 96       	adiw	r26, 0x01	; 1
     362:	9c 91       	ld	r25, X
     364:	11 97       	sbiw	r26, 0x01	; 1
     366:	89 17       	cp	r24, r25
     368:	09 f4       	brne	.+2      	; 0x36c <_fpadd_parts+0x1aa>
     36a:	45 c0       	rjmp	.+138    	; 0x3f6 <_fpadd_parts+0x234>
     36c:	88 23       	and	r24, r24
     36e:	29 f0       	breq	.+10     	; 0x37a <_fpadd_parts+0x1b8>
     370:	0c 19       	sub	r16, r12
     372:	1d 09       	sbc	r17, r13
     374:	2e 09       	sbc	r18, r14
     376:	3f 09       	sbc	r19, r15
     378:	08 c0       	rjmp	.+16     	; 0x38a <_fpadd_parts+0x1c8>
     37a:	d7 01       	movw	r26, r14
     37c:	c6 01       	movw	r24, r12
     37e:	80 1b       	sub	r24, r16
     380:	91 0b       	sbc	r25, r17
     382:	a2 0b       	sbc	r26, r18
     384:	b3 0b       	sbc	r27, r19
     386:	8c 01       	movw	r16, r24
     388:	9d 01       	movw	r18, r26
     38a:	37 fd       	sbrc	r19, 7
     38c:	04 c0       	rjmp	.+8      	; 0x396 <_fpadd_parts+0x1d4>
     38e:	11 82       	std	Z+1, r1	; 0x01
     390:	b3 82       	std	Z+3, r11	; 0x03
     392:	a2 82       	std	Z+2, r10	; 0x02
     394:	0b c0       	rjmp	.+22     	; 0x3ac <_fpadd_parts+0x1ea>
     396:	81 e0       	ldi	r24, 0x01	; 1
     398:	81 83       	std	Z+1, r24	; 0x01
     39a:	b3 82       	std	Z+3, r11	; 0x03
     39c:	a2 82       	std	Z+2, r10	; 0x02
     39e:	30 95       	com	r19
     3a0:	20 95       	com	r18
     3a2:	10 95       	com	r17
     3a4:	01 95       	neg	r16
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	2f 4f       	sbci	r18, 0xFF	; 255
     3aa:	3f 4f       	sbci	r19, 0xFF	; 255
     3ac:	04 83       	std	Z+4, r16	; 0x04
     3ae:	15 83       	std	Z+5, r17	; 0x05
     3b0:	26 83       	std	Z+6, r18	; 0x06
     3b2:	37 83       	std	Z+7, r19	; 0x07
     3b4:	0d c0       	rjmp	.+26     	; 0x3d0 <_fpadd_parts+0x20e>
     3b6:	88 0f       	add	r24, r24
     3b8:	99 1f       	adc	r25, r25
     3ba:	aa 1f       	adc	r26, r26
     3bc:	bb 1f       	adc	r27, r27
     3be:	84 83       	std	Z+4, r24	; 0x04
     3c0:	95 83       	std	Z+5, r25	; 0x05
     3c2:	a6 83       	std	Z+6, r26	; 0x06
     3c4:	b7 83       	std	Z+7, r27	; 0x07
     3c6:	82 81       	ldd	r24, Z+2	; 0x02
     3c8:	93 81       	ldd	r25, Z+3	; 0x03
     3ca:	01 97       	sbiw	r24, 0x01	; 1
     3cc:	93 83       	std	Z+3, r25	; 0x03
     3ce:	82 83       	std	Z+2, r24	; 0x02
     3d0:	84 81       	ldd	r24, Z+4	; 0x04
     3d2:	95 81       	ldd	r25, Z+5	; 0x05
     3d4:	a6 81       	ldd	r26, Z+6	; 0x06
     3d6:	b7 81       	ldd	r27, Z+7	; 0x07
     3d8:	ac 01       	movw	r20, r24
     3da:	bd 01       	movw	r22, r26
     3dc:	41 50       	subi	r20, 0x01	; 1
     3de:	50 40       	sbci	r21, 0x00	; 0
     3e0:	60 40       	sbci	r22, 0x00	; 0
     3e2:	70 40       	sbci	r23, 0x00	; 0
     3e4:	4f 3f       	cpi	r20, 0xFF	; 255
     3e6:	2f ef       	ldi	r18, 0xFF	; 255
     3e8:	52 07       	cpc	r21, r18
     3ea:	2f ef       	ldi	r18, 0xFF	; 255
     3ec:	62 07       	cpc	r22, r18
     3ee:	2f e3       	ldi	r18, 0x3F	; 63
     3f0:	72 07       	cpc	r23, r18
     3f2:	08 f3       	brcs	.-62     	; 0x3b6 <_fpadd_parts+0x1f4>
     3f4:	0b c0       	rjmp	.+22     	; 0x40c <_fpadd_parts+0x24a>
     3f6:	81 83       	std	Z+1, r24	; 0x01
     3f8:	b3 82       	std	Z+3, r11	; 0x03
     3fa:	a2 82       	std	Z+2, r10	; 0x02
     3fc:	0c 0d       	add	r16, r12
     3fe:	1d 1d       	adc	r17, r13
     400:	2e 1d       	adc	r18, r14
     402:	3f 1d       	adc	r19, r15
     404:	04 83       	std	Z+4, r16	; 0x04
     406:	15 83       	std	Z+5, r17	; 0x05
     408:	26 83       	std	Z+6, r18	; 0x06
     40a:	37 83       	std	Z+7, r19	; 0x07
     40c:	83 e0       	ldi	r24, 0x03	; 3
     40e:	80 83       	st	Z, r24
     410:	44 81       	ldd	r20, Z+4	; 0x04
     412:	55 81       	ldd	r21, Z+5	; 0x05
     414:	66 81       	ldd	r22, Z+6	; 0x06
     416:	77 81       	ldd	r23, Z+7	; 0x07
     418:	77 ff       	sbrs	r23, 7
     41a:	1d c0       	rjmp	.+58     	; 0x456 <_fpadd_parts+0x294>
     41c:	db 01       	movw	r26, r22
     41e:	ca 01       	movw	r24, r20
     420:	81 70       	andi	r24, 0x01	; 1
     422:	90 70       	andi	r25, 0x00	; 0
     424:	a0 70       	andi	r26, 0x00	; 0
     426:	b0 70       	andi	r27, 0x00	; 0
     428:	76 95       	lsr	r23
     42a:	67 95       	ror	r22
     42c:	57 95       	ror	r21
     42e:	47 95       	ror	r20
     430:	84 2b       	or	r24, r20
     432:	95 2b       	or	r25, r21
     434:	a6 2b       	or	r26, r22
     436:	b7 2b       	or	r27, r23
     438:	84 83       	std	Z+4, r24	; 0x04
     43a:	95 83       	std	Z+5, r25	; 0x05
     43c:	a6 83       	std	Z+6, r26	; 0x06
     43e:	b7 83       	std	Z+7, r27	; 0x07
     440:	82 81       	ldd	r24, Z+2	; 0x02
     442:	93 81       	ldd	r25, Z+3	; 0x03
     444:	01 96       	adiw	r24, 0x01	; 1
     446:	93 83       	std	Z+3, r25	; 0x03
     448:	82 83       	std	Z+2, r24	; 0x02
     44a:	05 c0       	rjmp	.+10     	; 0x456 <_fpadd_parts+0x294>
     44c:	ca e0       	ldi	r28, 0x0A	; 10
     44e:	d3 e0       	ldi	r29, 0x03	; 3
     450:	03 c0       	rjmp	.+6      	; 0x458 <_fpadd_parts+0x296>
     452:	e4 01       	movw	r28, r8
     454:	01 c0       	rjmp	.+2      	; 0x458 <_fpadd_parts+0x296>
     456:	ef 01       	movw	r28, r30
     458:	ce 01       	movw	r24, r28
     45a:	cd b7       	in	r28, 0x3d	; 61
     45c:	de b7       	in	r29, 0x3e	; 62
     45e:	e0 e1       	ldi	r30, 0x10	; 16
     460:	0c 94 ff 1c 	jmp	0x39fe	; 0x39fe <__epilogue_restores__+0x4>

00000464 <__addsf3>:
     464:	a0 e2       	ldi	r26, 0x20	; 32
     466:	b0 e0       	ldi	r27, 0x00	; 0
     468:	e8 e3       	ldi	r30, 0x38	; 56
     46a:	f2 e0       	ldi	r31, 0x02	; 2
     46c:	0c 94 f1 1c 	jmp	0x39e2	; 0x39e2 <__prologue_saves__+0x20>
     470:	dc 01       	movw	r26, r24
     472:	cb 01       	movw	r24, r22
     474:	8d 83       	std	Y+5, r24	; 0x05
     476:	9e 83       	std	Y+6, r25	; 0x06
     478:	af 83       	std	Y+7, r26	; 0x07
     47a:	b8 87       	std	Y+8, r27	; 0x08
     47c:	29 83       	std	Y+1, r18	; 0x01
     47e:	3a 83       	std	Y+2, r19	; 0x02
     480:	4b 83       	std	Y+3, r20	; 0x03
     482:	5c 83       	std	Y+4, r21	; 0x04
     484:	ce 01       	movw	r24, r28
     486:	05 96       	adiw	r24, 0x05	; 5
     488:	be 01       	movw	r22, r28
     48a:	67 5e       	subi	r22, 0xE7	; 231
     48c:	7f 4f       	sbci	r23, 0xFF	; 255
     48e:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     492:	ce 01       	movw	r24, r28
     494:	01 96       	adiw	r24, 0x01	; 1
     496:	be 01       	movw	r22, r28
     498:	6f 5e       	subi	r22, 0xEF	; 239
     49a:	7f 4f       	sbci	r23, 0xFF	; 255
     49c:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     4a0:	ce 01       	movw	r24, r28
     4a2:	49 96       	adiw	r24, 0x19	; 25
     4a4:	be 01       	movw	r22, r28
     4a6:	6f 5e       	subi	r22, 0xEF	; 239
     4a8:	7f 4f       	sbci	r23, 0xFF	; 255
     4aa:	ae 01       	movw	r20, r28
     4ac:	47 5f       	subi	r20, 0xF7	; 247
     4ae:	5f 4f       	sbci	r21, 0xFF	; 255
     4b0:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <_fpadd_parts>
     4b4:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__pack_f>
     4b8:	46 2f       	mov	r20, r22
     4ba:	57 2f       	mov	r21, r23
     4bc:	68 2f       	mov	r22, r24
     4be:	79 2f       	mov	r23, r25
     4c0:	cb 01       	movw	r24, r22
     4c2:	ba 01       	movw	r22, r20
     4c4:	a0 96       	adiw	r28, 0x20	; 32
     4c6:	e2 e0       	ldi	r30, 0x02	; 2
     4c8:	0c 94 0d 1d 	jmp	0x3a1a	; 0x3a1a <__epilogue_restores__+0x20>

000004cc <__subsf3>:
     4cc:	a0 e2       	ldi	r26, 0x20	; 32
     4ce:	b0 e0       	ldi	r27, 0x00	; 0
     4d0:	ec e6       	ldi	r30, 0x6C	; 108
     4d2:	f2 e0       	ldi	r31, 0x02	; 2
     4d4:	0c 94 f1 1c 	jmp	0x39e2	; 0x39e2 <__prologue_saves__+0x20>
     4d8:	dc 01       	movw	r26, r24
     4da:	cb 01       	movw	r24, r22
     4dc:	8d 83       	std	Y+5, r24	; 0x05
     4de:	9e 83       	std	Y+6, r25	; 0x06
     4e0:	af 83       	std	Y+7, r26	; 0x07
     4e2:	b8 87       	std	Y+8, r27	; 0x08
     4e4:	29 83       	std	Y+1, r18	; 0x01
     4e6:	3a 83       	std	Y+2, r19	; 0x02
     4e8:	4b 83       	std	Y+3, r20	; 0x03
     4ea:	5c 83       	std	Y+4, r21	; 0x04
     4ec:	ce 01       	movw	r24, r28
     4ee:	05 96       	adiw	r24, 0x05	; 5
     4f0:	be 01       	movw	r22, r28
     4f2:	67 5e       	subi	r22, 0xE7	; 231
     4f4:	7f 4f       	sbci	r23, 0xFF	; 255
     4f6:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     4fa:	ce 01       	movw	r24, r28
     4fc:	01 96       	adiw	r24, 0x01	; 1
     4fe:	be 01       	movw	r22, r28
     500:	6f 5e       	subi	r22, 0xEF	; 239
     502:	7f 4f       	sbci	r23, 0xFF	; 255
     504:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     508:	8a 89       	ldd	r24, Y+18	; 0x12
     50a:	91 e0       	ldi	r25, 0x01	; 1
     50c:	89 27       	eor	r24, r25
     50e:	8a 8b       	std	Y+18, r24	; 0x12
     510:	ce 01       	movw	r24, r28
     512:	49 96       	adiw	r24, 0x19	; 25
     514:	be 01       	movw	r22, r28
     516:	6f 5e       	subi	r22, 0xEF	; 239
     518:	7f 4f       	sbci	r23, 0xFF	; 255
     51a:	ae 01       	movw	r20, r28
     51c:	47 5f       	subi	r20, 0xF7	; 247
     51e:	5f 4f       	sbci	r21, 0xFF	; 255
     520:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <_fpadd_parts>
     524:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__pack_f>
     528:	46 2f       	mov	r20, r22
     52a:	57 2f       	mov	r21, r23
     52c:	68 2f       	mov	r22, r24
     52e:	79 2f       	mov	r23, r25
     530:	cb 01       	movw	r24, r22
     532:	ba 01       	movw	r22, r20
     534:	a0 96       	adiw	r28, 0x20	; 32
     536:	e2 e0       	ldi	r30, 0x02	; 2
     538:	0c 94 0d 1d 	jmp	0x3a1a	; 0x3a1a <__epilogue_restores__+0x20>

0000053c <__mulsf3>:
     53c:	a0 e2       	ldi	r26, 0x20	; 32
     53e:	b0 e0       	ldi	r27, 0x00	; 0
     540:	e4 ea       	ldi	r30, 0xA4	; 164
     542:	f2 e0       	ldi	r31, 0x02	; 2
     544:	0c 94 e3 1c 	jmp	0x39c6	; 0x39c6 <__prologue_saves__+0x4>
     548:	dc 01       	movw	r26, r24
     54a:	cb 01       	movw	r24, r22
     54c:	8d 83       	std	Y+5, r24	; 0x05
     54e:	9e 83       	std	Y+6, r25	; 0x06
     550:	af 83       	std	Y+7, r26	; 0x07
     552:	b8 87       	std	Y+8, r27	; 0x08
     554:	29 83       	std	Y+1, r18	; 0x01
     556:	3a 83       	std	Y+2, r19	; 0x02
     558:	4b 83       	std	Y+3, r20	; 0x03
     55a:	5c 83       	std	Y+4, r21	; 0x04
     55c:	ce 01       	movw	r24, r28
     55e:	05 96       	adiw	r24, 0x05	; 5
     560:	be 01       	movw	r22, r28
     562:	67 5e       	subi	r22, 0xE7	; 231
     564:	7f 4f       	sbci	r23, 0xFF	; 255
     566:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     56a:	ce 01       	movw	r24, r28
     56c:	01 96       	adiw	r24, 0x01	; 1
     56e:	be 01       	movw	r22, r28
     570:	6f 5e       	subi	r22, 0xEF	; 239
     572:	7f 4f       	sbci	r23, 0xFF	; 255
     574:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     578:	99 8d       	ldd	r25, Y+25	; 0x19
     57a:	92 30       	cpi	r25, 0x02	; 2
     57c:	78 f0       	brcs	.+30     	; 0x59c <__mulsf3+0x60>
     57e:	89 89       	ldd	r24, Y+17	; 0x11
     580:	82 30       	cpi	r24, 0x02	; 2
     582:	c0 f0       	brcs	.+48     	; 0x5b4 <__mulsf3+0x78>
     584:	94 30       	cpi	r25, 0x04	; 4
     586:	19 f4       	brne	.+6      	; 0x58e <__mulsf3+0x52>
     588:	82 30       	cpi	r24, 0x02	; 2
     58a:	41 f4       	brne	.+16     	; 0x59c <__mulsf3+0x60>
     58c:	ca c0       	rjmp	.+404    	; 0x722 <__mulsf3+0x1e6>
     58e:	84 30       	cpi	r24, 0x04	; 4
     590:	19 f4       	brne	.+6      	; 0x598 <__mulsf3+0x5c>
     592:	92 30       	cpi	r25, 0x02	; 2
     594:	79 f4       	brne	.+30     	; 0x5b4 <__mulsf3+0x78>
     596:	c5 c0       	rjmp	.+394    	; 0x722 <__mulsf3+0x1e6>
     598:	92 30       	cpi	r25, 0x02	; 2
     59a:	51 f4       	brne	.+20     	; 0x5b0 <__mulsf3+0x74>
     59c:	81 e0       	ldi	r24, 0x01	; 1
     59e:	2a 8d       	ldd	r18, Y+26	; 0x1a
     5a0:	9a 89       	ldd	r25, Y+18	; 0x12
     5a2:	29 17       	cp	r18, r25
     5a4:	09 f4       	brne	.+2      	; 0x5a8 <__mulsf3+0x6c>
     5a6:	80 e0       	ldi	r24, 0x00	; 0
     5a8:	8a 8f       	std	Y+26, r24	; 0x1a
     5aa:	ce 01       	movw	r24, r28
     5ac:	49 96       	adiw	r24, 0x19	; 25
     5ae:	bb c0       	rjmp	.+374    	; 0x726 <__mulsf3+0x1ea>
     5b0:	82 30       	cpi	r24, 0x02	; 2
     5b2:	51 f4       	brne	.+20     	; 0x5c8 <__mulsf3+0x8c>
     5b4:	81 e0       	ldi	r24, 0x01	; 1
     5b6:	2a 8d       	ldd	r18, Y+26	; 0x1a
     5b8:	9a 89       	ldd	r25, Y+18	; 0x12
     5ba:	29 17       	cp	r18, r25
     5bc:	09 f4       	brne	.+2      	; 0x5c0 <__mulsf3+0x84>
     5be:	80 e0       	ldi	r24, 0x00	; 0
     5c0:	8a 8b       	std	Y+18, r24	; 0x12
     5c2:	ce 01       	movw	r24, r28
     5c4:	41 96       	adiw	r24, 0x11	; 17
     5c6:	af c0       	rjmp	.+350    	; 0x726 <__mulsf3+0x1ea>
     5c8:	4d 8c       	ldd	r4, Y+29	; 0x1d
     5ca:	5e 8c       	ldd	r5, Y+30	; 0x1e
     5cc:	6f 8c       	ldd	r6, Y+31	; 0x1f
     5ce:	78 a0       	lds	r23, 0x88
     5d0:	0d 89       	ldd	r16, Y+21	; 0x15
     5d2:	1e 89       	ldd	r17, Y+22	; 0x16
     5d4:	2f 89       	ldd	r18, Y+23	; 0x17
     5d6:	38 8d       	ldd	r19, Y+24	; 0x18
     5d8:	e0 e2       	ldi	r30, 0x20	; 32
     5da:	f0 e0       	ldi	r31, 0x00	; 0
     5dc:	40 e0       	ldi	r20, 0x00	; 0
     5de:	50 e0       	ldi	r21, 0x00	; 0
     5e0:	ba 01       	movw	r22, r20
     5e2:	88 24       	eor	r8, r8
     5e4:	99 24       	eor	r9, r9
     5e6:	54 01       	movw	r10, r8
     5e8:	cc 24       	eor	r12, r12
     5ea:	dd 24       	eor	r13, r13
     5ec:	76 01       	movw	r14, r12
     5ee:	c2 01       	movw	r24, r4
     5f0:	81 70       	andi	r24, 0x01	; 1
     5f2:	90 70       	andi	r25, 0x00	; 0
     5f4:	00 97       	sbiw	r24, 0x00	; 0
     5f6:	d1 f0       	breq	.+52     	; 0x62c <__mulsf3+0xf0>
     5f8:	c0 0e       	add	r12, r16
     5fa:	d1 1e       	adc	r13, r17
     5fc:	e2 1e       	adc	r14, r18
     5fe:	f3 1e       	adc	r15, r19
     600:	db 01       	movw	r26, r22
     602:	ca 01       	movw	r24, r20
     604:	88 0d       	add	r24, r8
     606:	99 1d       	adc	r25, r9
     608:	aa 1d       	adc	r26, r10
     60a:	bb 1d       	adc	r27, r11
     60c:	41 e0       	ldi	r20, 0x01	; 1
     60e:	50 e0       	ldi	r21, 0x00	; 0
     610:	60 e0       	ldi	r22, 0x00	; 0
     612:	70 e0       	ldi	r23, 0x00	; 0
     614:	c0 16       	cp	r12, r16
     616:	d1 06       	cpc	r13, r17
     618:	e2 06       	cpc	r14, r18
     61a:	f3 06       	cpc	r15, r19
     61c:	18 f0       	brcs	.+6      	; 0x624 <__mulsf3+0xe8>
     61e:	40 e0       	ldi	r20, 0x00	; 0
     620:	50 e0       	ldi	r21, 0x00	; 0
     622:	ba 01       	movw	r22, r20
     624:	48 0f       	add	r20, r24
     626:	59 1f       	adc	r21, r25
     628:	6a 1f       	adc	r22, r26
     62a:	7b 1f       	adc	r23, r27
     62c:	88 0c       	add	r8, r8
     62e:	99 1c       	adc	r9, r9
     630:	aa 1c       	adc	r10, r10
     632:	bb 1c       	adc	r11, r11
     634:	37 ff       	sbrs	r19, 7
     636:	08 c0       	rjmp	.+16     	; 0x648 <__mulsf3+0x10c>
     638:	81 e0       	ldi	r24, 0x01	; 1
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	a0 e0       	ldi	r26, 0x00	; 0
     63e:	b0 e0       	ldi	r27, 0x00	; 0
     640:	88 2a       	or	r8, r24
     642:	99 2a       	or	r9, r25
     644:	aa 2a       	or	r10, r26
     646:	bb 2a       	or	r11, r27
     648:	00 0f       	add	r16, r16
     64a:	11 1f       	adc	r17, r17
     64c:	22 1f       	adc	r18, r18
     64e:	33 1f       	adc	r19, r19
     650:	76 94       	lsr	r7
     652:	67 94       	ror	r6
     654:	57 94       	ror	r5
     656:	47 94       	ror	r4
     658:	31 97       	sbiw	r30, 0x01	; 1
     65a:	49 f6       	brne	.-110    	; 0x5ee <__mulsf3+0xb2>
     65c:	8b 8d       	ldd	r24, Y+27	; 0x1b
     65e:	9c 8d       	ldd	r25, Y+28	; 0x1c
     660:	2b 89       	ldd	r18, Y+19	; 0x13
     662:	3c 89       	ldd	r19, Y+20	; 0x14
     664:	82 0f       	add	r24, r18
     666:	93 1f       	adc	r25, r19
     668:	02 96       	adiw	r24, 0x02	; 2
     66a:	9c 87       	std	Y+12, r25	; 0x0c
     66c:	8b 87       	std	Y+11, r24	; 0x0b
     66e:	81 e0       	ldi	r24, 0x01	; 1
     670:	2a 8d       	ldd	r18, Y+26	; 0x1a
     672:	9a 89       	ldd	r25, Y+18	; 0x12
     674:	29 17       	cp	r18, r25
     676:	09 f4       	brne	.+2      	; 0x67a <__mulsf3+0x13e>
     678:	80 e0       	ldi	r24, 0x00	; 0
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	2b 85       	ldd	r18, Y+11	; 0x0b
     67e:	3c 85       	ldd	r19, Y+12	; 0x0c
     680:	17 c0       	rjmp	.+46     	; 0x6b0 <__mulsf3+0x174>
     682:	ca 01       	movw	r24, r20
     684:	81 70       	andi	r24, 0x01	; 1
     686:	90 70       	andi	r25, 0x00	; 0
     688:	00 97       	sbiw	r24, 0x00	; 0
     68a:	61 f0       	breq	.+24     	; 0x6a4 <__mulsf3+0x168>
     68c:	f6 94       	lsr	r15
     68e:	e7 94       	ror	r14
     690:	d7 94       	ror	r13
     692:	c7 94       	ror	r12
     694:	80 e0       	ldi	r24, 0x00	; 0
     696:	90 e0       	ldi	r25, 0x00	; 0
     698:	a0 e0       	ldi	r26, 0x00	; 0
     69a:	b0 e8       	ldi	r27, 0x80	; 128
     69c:	c8 2a       	or	r12, r24
     69e:	d9 2a       	or	r13, r25
     6a0:	ea 2a       	or	r14, r26
     6a2:	fb 2a       	or	r15, r27
     6a4:	76 95       	lsr	r23
     6a6:	67 95       	ror	r22
     6a8:	57 95       	ror	r21
     6aa:	47 95       	ror	r20
     6ac:	2f 5f       	subi	r18, 0xFF	; 255
     6ae:	3f 4f       	sbci	r19, 0xFF	; 255
     6b0:	77 fd       	sbrc	r23, 7
     6b2:	e7 cf       	rjmp	.-50     	; 0x682 <__mulsf3+0x146>
     6b4:	c9 01       	movw	r24, r18
     6b6:	0b c0       	rjmp	.+22     	; 0x6ce <__mulsf3+0x192>
     6b8:	44 0f       	add	r20, r20
     6ba:	55 1f       	adc	r21, r21
     6bc:	66 1f       	adc	r22, r22
     6be:	77 1f       	adc	r23, r23
     6c0:	f7 fc       	sbrc	r15, 7
     6c2:	41 60       	ori	r20, 0x01	; 1
     6c4:	cc 0c       	add	r12, r12
     6c6:	dd 1c       	adc	r13, r13
     6c8:	ee 1c       	adc	r14, r14
     6ca:	ff 1c       	adc	r15, r15
     6cc:	01 97       	sbiw	r24, 0x01	; 1
     6ce:	40 30       	cpi	r20, 0x00	; 0
     6d0:	a0 e0       	ldi	r26, 0x00	; 0
     6d2:	5a 07       	cpc	r21, r26
     6d4:	a0 e0       	ldi	r26, 0x00	; 0
     6d6:	6a 07       	cpc	r22, r26
     6d8:	a0 e4       	ldi	r26, 0x40	; 64
     6da:	7a 07       	cpc	r23, r26
     6dc:	68 f3       	brcs	.-38     	; 0x6b8 <__mulsf3+0x17c>
     6de:	8b 87       	std	Y+11, r24	; 0x0b
     6e0:	9c 87       	std	Y+12, r25	; 0x0c
     6e2:	db 01       	movw	r26, r22
     6e4:	ca 01       	movw	r24, r20
     6e6:	8f 77       	andi	r24, 0x7F	; 127
     6e8:	90 70       	andi	r25, 0x00	; 0
     6ea:	a0 70       	andi	r26, 0x00	; 0
     6ec:	b0 70       	andi	r27, 0x00	; 0
     6ee:	80 34       	cpi	r24, 0x40	; 64
     6f0:	91 05       	cpc	r25, r1
     6f2:	a1 05       	cpc	r26, r1
     6f4:	b1 05       	cpc	r27, r1
     6f6:	61 f4       	brne	.+24     	; 0x710 <__mulsf3+0x1d4>
     6f8:	47 fd       	sbrc	r20, 7
     6fa:	0a c0       	rjmp	.+20     	; 0x710 <__mulsf3+0x1d4>
     6fc:	c1 14       	cp	r12, r1
     6fe:	d1 04       	cpc	r13, r1
     700:	e1 04       	cpc	r14, r1
     702:	f1 04       	cpc	r15, r1
     704:	29 f0       	breq	.+10     	; 0x710 <__mulsf3+0x1d4>
     706:	40 5c       	subi	r20, 0xC0	; 192
     708:	5f 4f       	sbci	r21, 0xFF	; 255
     70a:	6f 4f       	sbci	r22, 0xFF	; 255
     70c:	7f 4f       	sbci	r23, 0xFF	; 255
     70e:	40 78       	andi	r20, 0x80	; 128
     710:	4d 87       	std	Y+13, r20	; 0x0d
     712:	5e 87       	std	Y+14, r21	; 0x0e
     714:	6f 87       	std	Y+15, r22	; 0x0f
     716:	78 8b       	std	Y+16, r23	; 0x10
     718:	83 e0       	ldi	r24, 0x03	; 3
     71a:	89 87       	std	Y+9, r24	; 0x09
     71c:	ce 01       	movw	r24, r28
     71e:	09 96       	adiw	r24, 0x09	; 9
     720:	02 c0       	rjmp	.+4      	; 0x726 <__mulsf3+0x1ea>
     722:	8a e0       	ldi	r24, 0x0A	; 10
     724:	93 e0       	ldi	r25, 0x03	; 3
     726:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__pack_f>
     72a:	46 2f       	mov	r20, r22
     72c:	57 2f       	mov	r21, r23
     72e:	68 2f       	mov	r22, r24
     730:	79 2f       	mov	r23, r25
     732:	cb 01       	movw	r24, r22
     734:	ba 01       	movw	r22, r20
     736:	a0 96       	adiw	r28, 0x20	; 32
     738:	e0 e1       	ldi	r30, 0x10	; 16
     73a:	0c 94 ff 1c 	jmp	0x39fe	; 0x39fe <__epilogue_restores__+0x4>

0000073e <__gesf2>:
     73e:	a8 e1       	ldi	r26, 0x18	; 24
     740:	b0 e0       	ldi	r27, 0x00	; 0
     742:	e5 ea       	ldi	r30, 0xA5	; 165
     744:	f3 e0       	ldi	r31, 0x03	; 3
     746:	0c 94 f1 1c 	jmp	0x39e2	; 0x39e2 <__prologue_saves__+0x20>
     74a:	dc 01       	movw	r26, r24
     74c:	cb 01       	movw	r24, r22
     74e:	8d 83       	std	Y+5, r24	; 0x05
     750:	9e 83       	std	Y+6, r25	; 0x06
     752:	af 83       	std	Y+7, r26	; 0x07
     754:	b8 87       	std	Y+8, r27	; 0x08
     756:	29 83       	std	Y+1, r18	; 0x01
     758:	3a 83       	std	Y+2, r19	; 0x02
     75a:	4b 83       	std	Y+3, r20	; 0x03
     75c:	5c 83       	std	Y+4, r21	; 0x04
     75e:	ce 01       	movw	r24, r28
     760:	05 96       	adiw	r24, 0x05	; 5
     762:	be 01       	movw	r22, r28
     764:	6f 5e       	subi	r22, 0xEF	; 239
     766:	7f 4f       	sbci	r23, 0xFF	; 255
     768:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     76c:	ce 01       	movw	r24, r28
     76e:	01 96       	adiw	r24, 0x01	; 1
     770:	be 01       	movw	r22, r28
     772:	67 5f       	subi	r22, 0xF7	; 247
     774:	7f 4f       	sbci	r23, 0xFF	; 255
     776:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     77a:	89 89       	ldd	r24, Y+17	; 0x11
     77c:	82 30       	cpi	r24, 0x02	; 2
     77e:	58 f0       	brcs	.+22     	; 0x796 <__gesf2+0x58>
     780:	89 85       	ldd	r24, Y+9	; 0x09
     782:	82 30       	cpi	r24, 0x02	; 2
     784:	40 f0       	brcs	.+16     	; 0x796 <__gesf2+0x58>
     786:	ce 01       	movw	r24, r28
     788:	41 96       	adiw	r24, 0x11	; 17
     78a:	be 01       	movw	r22, r28
     78c:	67 5f       	subi	r22, 0xF7	; 247
     78e:	7f 4f       	sbci	r23, 0xFF	; 255
     790:	0e 94 31 06 	call	0xc62	; 0xc62 <__fpcmp_parts_f>
     794:	01 c0       	rjmp	.+2      	; 0x798 <__gesf2+0x5a>
     796:	8f ef       	ldi	r24, 0xFF	; 255
     798:	68 96       	adiw	r28, 0x18	; 24
     79a:	e2 e0       	ldi	r30, 0x02	; 2
     79c:	0c 94 0d 1d 	jmp	0x3a1a	; 0x3a1a <__epilogue_restores__+0x20>

000007a0 <__fixsfsi>:
     7a0:	ac e0       	ldi	r26, 0x0C	; 12
     7a2:	b0 e0       	ldi	r27, 0x00	; 0
     7a4:	e6 ed       	ldi	r30, 0xD6	; 214
     7a6:	f3 e0       	ldi	r31, 0x03	; 3
     7a8:	0c 94 ef 1c 	jmp	0x39de	; 0x39de <__prologue_saves__+0x1c>
     7ac:	dc 01       	movw	r26, r24
     7ae:	cb 01       	movw	r24, r22
     7b0:	89 83       	std	Y+1, r24	; 0x01
     7b2:	9a 83       	std	Y+2, r25	; 0x02
     7b4:	ab 83       	std	Y+3, r26	; 0x03
     7b6:	bc 83       	std	Y+4, r27	; 0x04
     7b8:	ce 01       	movw	r24, r28
     7ba:	01 96       	adiw	r24, 0x01	; 1
     7bc:	be 01       	movw	r22, r28
     7be:	6b 5f       	subi	r22, 0xFB	; 251
     7c0:	7f 4f       	sbci	r23, 0xFF	; 255
     7c2:	0e 94 c8 05 	call	0xb90	; 0xb90 <__unpack_f>
     7c6:	8d 81       	ldd	r24, Y+5	; 0x05
     7c8:	82 30       	cpi	r24, 0x02	; 2
     7ca:	69 f1       	breq	.+90     	; 0x826 <__fixsfsi+0x86>
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	58 f1       	brcs	.+86     	; 0x826 <__fixsfsi+0x86>
     7d0:	84 30       	cpi	r24, 0x04	; 4
     7d2:	39 f0       	breq	.+14     	; 0x7e2 <__fixsfsi+0x42>
     7d4:	2f 81       	ldd	r18, Y+7	; 0x07
     7d6:	38 85       	ldd	r19, Y+8	; 0x08
     7d8:	37 fd       	sbrc	r19, 7
     7da:	25 c0       	rjmp	.+74     	; 0x826 <__fixsfsi+0x86>
     7dc:	2f 31       	cpi	r18, 0x1F	; 31
     7de:	31 05       	cpc	r19, r1
     7e0:	44 f0       	brlt	.+16     	; 0x7f2 <__fixsfsi+0x52>
     7e2:	8e 81       	ldd	r24, Y+6	; 0x06
     7e4:	88 23       	and	r24, r24
     7e6:	19 f1       	breq	.+70     	; 0x82e <__fixsfsi+0x8e>
     7e8:	00 e0       	ldi	r16, 0x00	; 0
     7ea:	10 e0       	ldi	r17, 0x00	; 0
     7ec:	20 e0       	ldi	r18, 0x00	; 0
     7ee:	30 e8       	ldi	r19, 0x80	; 128
     7f0:	22 c0       	rjmp	.+68     	; 0x836 <__fixsfsi+0x96>
     7f2:	8e e1       	ldi	r24, 0x1E	; 30
     7f4:	90 e0       	ldi	r25, 0x00	; 0
     7f6:	82 1b       	sub	r24, r18
     7f8:	93 0b       	sbc	r25, r19
     7fa:	09 85       	ldd	r16, Y+9	; 0x09
     7fc:	1a 85       	ldd	r17, Y+10	; 0x0a
     7fe:	2b 85       	ldd	r18, Y+11	; 0x0b
     800:	3c 85       	ldd	r19, Y+12	; 0x0c
     802:	04 c0       	rjmp	.+8      	; 0x80c <__fixsfsi+0x6c>
     804:	36 95       	lsr	r19
     806:	27 95       	ror	r18
     808:	17 95       	ror	r17
     80a:	07 95       	ror	r16
     80c:	8a 95       	dec	r24
     80e:	d2 f7       	brpl	.-12     	; 0x804 <__fixsfsi+0x64>
     810:	8e 81       	ldd	r24, Y+6	; 0x06
     812:	88 23       	and	r24, r24
     814:	81 f0       	breq	.+32     	; 0x836 <__fixsfsi+0x96>
     816:	30 95       	com	r19
     818:	20 95       	com	r18
     81a:	10 95       	com	r17
     81c:	01 95       	neg	r16
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	2f 4f       	sbci	r18, 0xFF	; 255
     822:	3f 4f       	sbci	r19, 0xFF	; 255
     824:	08 c0       	rjmp	.+16     	; 0x836 <__fixsfsi+0x96>
     826:	00 e0       	ldi	r16, 0x00	; 0
     828:	10 e0       	ldi	r17, 0x00	; 0
     82a:	98 01       	movw	r18, r16
     82c:	04 c0       	rjmp	.+8      	; 0x836 <__fixsfsi+0x96>
     82e:	0f ef       	ldi	r16, 0xFF	; 255
     830:	1f ef       	ldi	r17, 0xFF	; 255
     832:	2f ef       	ldi	r18, 0xFF	; 255
     834:	3f e7       	ldi	r19, 0x7F	; 127
     836:	b8 01       	movw	r22, r16
     838:	c9 01       	movw	r24, r18
     83a:	2c 96       	adiw	r28, 0x0c	; 12
     83c:	e4 e0       	ldi	r30, 0x04	; 4
     83e:	0c 94 0b 1d 	jmp	0x3a16	; 0x3a16 <__epilogue_restores__+0x1c>

00000842 <__floatunsisf>:
     842:	a8 e0       	ldi	r26, 0x08	; 8
     844:	b0 e0       	ldi	r27, 0x00	; 0
     846:	e7 e2       	ldi	r30, 0x27	; 39
     848:	f4 e0       	ldi	r31, 0x04	; 4
     84a:	0c 94 eb 1c 	jmp	0x39d6	; 0x39d6 <__prologue_saves__+0x14>
     84e:	6b 01       	movw	r12, r22
     850:	7c 01       	movw	r14, r24
     852:	1a 82       	std	Y+2, r1	; 0x02
     854:	61 15       	cp	r22, r1
     856:	71 05       	cpc	r23, r1
     858:	81 05       	cpc	r24, r1
     85a:	91 05       	cpc	r25, r1
     85c:	19 f4       	brne	.+6      	; 0x864 <__floatunsisf+0x22>
     85e:	82 e0       	ldi	r24, 0x02	; 2
     860:	89 83       	std	Y+1, r24	; 0x01
     862:	5e c0       	rjmp	.+188    	; 0x920 <__floatunsisf+0xde>
     864:	83 e0       	ldi	r24, 0x03	; 3
     866:	89 83       	std	Y+1, r24	; 0x01
     868:	0e e1       	ldi	r16, 0x1E	; 30
     86a:	10 e0       	ldi	r17, 0x00	; 0
     86c:	1c 83       	std	Y+4, r17	; 0x04
     86e:	0b 83       	std	Y+3, r16	; 0x03
     870:	cd 82       	std	Y+5, r12	; 0x05
     872:	de 82       	std	Y+6, r13	; 0x06
     874:	ef 82       	std	Y+7, r14	; 0x07
     876:	f8 86       	std	Y+8, r15	; 0x08
     878:	c7 01       	movw	r24, r14
     87a:	b6 01       	movw	r22, r12
     87c:	0e 94 9e 04 	call	0x93c	; 0x93c <__clzsi2>
     880:	9c 01       	movw	r18, r24
     882:	21 50       	subi	r18, 0x01	; 1
     884:	30 40       	sbci	r19, 0x00	; 0
     886:	37 ff       	sbrs	r19, 7
     888:	38 c0       	rjmp	.+112    	; 0x8fa <__floatunsisf+0xb8>
     88a:	ee 27       	eor	r30, r30
     88c:	ff 27       	eor	r31, r31
     88e:	e2 1b       	sub	r30, r18
     890:	f3 0b       	sbc	r31, r19
     892:	81 e0       	ldi	r24, 0x01	; 1
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	a0 e0       	ldi	r26, 0x00	; 0
     898:	b0 e0       	ldi	r27, 0x00	; 0
     89a:	0e 2e       	mov	r0, r30
     89c:	04 c0       	rjmp	.+8      	; 0x8a6 <__floatunsisf+0x64>
     89e:	88 0f       	add	r24, r24
     8a0:	99 1f       	adc	r25, r25
     8a2:	aa 1f       	adc	r26, r26
     8a4:	bb 1f       	adc	r27, r27
     8a6:	0a 94       	dec	r0
     8a8:	d2 f7       	brpl	.-12     	; 0x89e <__floatunsisf+0x5c>
     8aa:	01 97       	sbiw	r24, 0x01	; 1
     8ac:	a1 09       	sbc	r26, r1
     8ae:	b1 09       	sbc	r27, r1
     8b0:	8c 21       	and	r24, r12
     8b2:	9d 21       	and	r25, r13
     8b4:	ae 21       	and	r26, r14
     8b6:	bf 21       	and	r27, r15
     8b8:	41 e0       	ldi	r20, 0x01	; 1
     8ba:	50 e0       	ldi	r21, 0x00	; 0
     8bc:	60 e0       	ldi	r22, 0x00	; 0
     8be:	70 e0       	ldi	r23, 0x00	; 0
     8c0:	00 97       	sbiw	r24, 0x00	; 0
     8c2:	a1 05       	cpc	r26, r1
     8c4:	b1 05       	cpc	r27, r1
     8c6:	19 f4       	brne	.+6      	; 0x8ce <__floatunsisf+0x8c>
     8c8:	40 e0       	ldi	r20, 0x00	; 0
     8ca:	50 e0       	ldi	r21, 0x00	; 0
     8cc:	ba 01       	movw	r22, r20
     8ce:	04 c0       	rjmp	.+8      	; 0x8d8 <__floatunsisf+0x96>
     8d0:	f6 94       	lsr	r15
     8d2:	e7 94       	ror	r14
     8d4:	d7 94       	ror	r13
     8d6:	c7 94       	ror	r12
     8d8:	ea 95       	dec	r30
     8da:	d2 f7       	brpl	.-12     	; 0x8d0 <__floatunsisf+0x8e>
     8dc:	c4 2a       	or	r12, r20
     8de:	d5 2a       	or	r13, r21
     8e0:	e6 2a       	or	r14, r22
     8e2:	f7 2a       	or	r15, r23
     8e4:	cd 82       	std	Y+5, r12	; 0x05
     8e6:	de 82       	std	Y+6, r13	; 0x06
     8e8:	ef 82       	std	Y+7, r14	; 0x07
     8ea:	f8 86       	std	Y+8, r15	; 0x08
     8ec:	8e e1       	ldi	r24, 0x1E	; 30
     8ee:	90 e0       	ldi	r25, 0x00	; 0
     8f0:	82 1b       	sub	r24, r18
     8f2:	93 0b       	sbc	r25, r19
     8f4:	9c 83       	std	Y+4, r25	; 0x04
     8f6:	8b 83       	std	Y+3, r24	; 0x03
     8f8:	13 c0       	rjmp	.+38     	; 0x920 <__floatunsisf+0xde>
     8fa:	21 15       	cp	r18, r1
     8fc:	31 05       	cpc	r19, r1
     8fe:	81 f0       	breq	.+32     	; 0x920 <__floatunsisf+0xde>
     900:	02 2e       	mov	r0, r18
     902:	04 c0       	rjmp	.+8      	; 0x90c <__floatunsisf+0xca>
     904:	cc 0c       	add	r12, r12
     906:	dd 1c       	adc	r13, r13
     908:	ee 1c       	adc	r14, r14
     90a:	ff 1c       	adc	r15, r15
     90c:	0a 94       	dec	r0
     90e:	d2 f7       	brpl	.-12     	; 0x904 <__floatunsisf+0xc2>
     910:	cd 82       	std	Y+5, r12	; 0x05
     912:	de 82       	std	Y+6, r13	; 0x06
     914:	ef 82       	std	Y+7, r14	; 0x07
     916:	f8 86       	std	Y+8, r15	; 0x08
     918:	02 1b       	sub	r16, r18
     91a:	13 0b       	sbc	r17, r19
     91c:	1c 83       	std	Y+4, r17	; 0x04
     91e:	0b 83       	std	Y+3, r16	; 0x03
     920:	ce 01       	movw	r24, r28
     922:	01 96       	adiw	r24, 0x01	; 1
     924:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__pack_f>
     928:	46 2f       	mov	r20, r22
     92a:	57 2f       	mov	r21, r23
     92c:	68 2f       	mov	r22, r24
     92e:	79 2f       	mov	r23, r25
     930:	cb 01       	movw	r24, r22
     932:	ba 01       	movw	r22, r20
     934:	28 96       	adiw	r28, 0x08	; 8
     936:	e8 e0       	ldi	r30, 0x08	; 8
     938:	0c 94 07 1d 	jmp	0x3a0e	; 0x3a0e <__epilogue_restores__+0x14>

0000093c <__clzsi2>:
     93c:	cf 92       	push	r12
     93e:	df 92       	push	r13
     940:	ef 92       	push	r14
     942:	ff 92       	push	r15
     944:	0f 93       	push	r16
     946:	1f 93       	push	r17
     948:	8b 01       	movw	r16, r22
     94a:	9c 01       	movw	r18, r24
     94c:	00 30       	cpi	r16, 0x00	; 0
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	18 07       	cpc	r17, r24
     952:	81 e0       	ldi	r24, 0x01	; 1
     954:	28 07       	cpc	r18, r24
     956:	80 e0       	ldi	r24, 0x00	; 0
     958:	38 07       	cpc	r19, r24
     95a:	50 f4       	brcc	.+20     	; 0x970 <__clzsi2+0x34>
     95c:	0f 3f       	cpi	r16, 0xFF	; 255
     95e:	11 05       	cpc	r17, r1
     960:	21 05       	cpc	r18, r1
     962:	31 05       	cpc	r19, r1
     964:	09 f0       	breq	.+2      	; 0x968 <__clzsi2+0x2c>
     966:	88 f4       	brcc	.+34     	; 0x98a <__clzsi2+0x4e>
     968:	80 e0       	ldi	r24, 0x00	; 0
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	dc 01       	movw	r26, r24
     96e:	16 c0       	rjmp	.+44     	; 0x99c <__clzsi2+0x60>
     970:	00 30       	cpi	r16, 0x00	; 0
     972:	e0 e0       	ldi	r30, 0x00	; 0
     974:	1e 07       	cpc	r17, r30
     976:	e0 e0       	ldi	r30, 0x00	; 0
     978:	2e 07       	cpc	r18, r30
     97a:	e1 e0       	ldi	r30, 0x01	; 1
     97c:	3e 07       	cpc	r19, r30
     97e:	50 f4       	brcc	.+20     	; 0x994 <__clzsi2+0x58>
     980:	80 e1       	ldi	r24, 0x10	; 16
     982:	90 e0       	ldi	r25, 0x00	; 0
     984:	a0 e0       	ldi	r26, 0x00	; 0
     986:	b0 e0       	ldi	r27, 0x00	; 0
     988:	09 c0       	rjmp	.+18     	; 0x99c <__clzsi2+0x60>
     98a:	88 e0       	ldi	r24, 0x08	; 8
     98c:	90 e0       	ldi	r25, 0x00	; 0
     98e:	a0 e0       	ldi	r26, 0x00	; 0
     990:	b0 e0       	ldi	r27, 0x00	; 0
     992:	04 c0       	rjmp	.+8      	; 0x99c <__clzsi2+0x60>
     994:	88 e1       	ldi	r24, 0x18	; 24
     996:	90 e0       	ldi	r25, 0x00	; 0
     998:	a0 e0       	ldi	r26, 0x00	; 0
     99a:	b0 e0       	ldi	r27, 0x00	; 0
     99c:	40 e2       	ldi	r20, 0x20	; 32
     99e:	50 e0       	ldi	r21, 0x00	; 0
     9a0:	60 e0       	ldi	r22, 0x00	; 0
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	48 1b       	sub	r20, r24
     9a6:	59 0b       	sbc	r21, r25
     9a8:	6a 0b       	sbc	r22, r26
     9aa:	7b 0b       	sbc	r23, r27
     9ac:	68 01       	movw	r12, r16
     9ae:	79 01       	movw	r14, r18
     9b0:	04 c0       	rjmp	.+8      	; 0x9ba <__clzsi2+0x7e>
     9b2:	f6 94       	lsr	r15
     9b4:	e7 94       	ror	r14
     9b6:	d7 94       	ror	r13
     9b8:	c7 94       	ror	r12
     9ba:	8a 95       	dec	r24
     9bc:	d2 f7       	brpl	.-12     	; 0x9b2 <__clzsi2+0x76>
     9be:	d7 01       	movw	r26, r14
     9c0:	c6 01       	movw	r24, r12
     9c2:	8e 5e       	subi	r24, 0xEE	; 238
     9c4:	9c 4f       	sbci	r25, 0xFC	; 252
     9c6:	fc 01       	movw	r30, r24
     9c8:	80 81       	ld	r24, Z
     9ca:	48 1b       	sub	r20, r24
     9cc:	51 09       	sbc	r21, r1
     9ce:	61 09       	sbc	r22, r1
     9d0:	71 09       	sbc	r23, r1
     9d2:	ca 01       	movw	r24, r20
     9d4:	1f 91       	pop	r17
     9d6:	0f 91       	pop	r16
     9d8:	ff 90       	pop	r15
     9da:	ef 90       	pop	r14
     9dc:	df 90       	pop	r13
     9de:	cf 90       	pop	r12
     9e0:	08 95       	ret

000009e2 <__pack_f>:
     9e2:	cf 92       	push	r12
     9e4:	df 92       	push	r13
     9e6:	ef 92       	push	r14
     9e8:	ff 92       	push	r15
     9ea:	0f 93       	push	r16
     9ec:	1f 93       	push	r17
     9ee:	dc 01       	movw	r26, r24
     9f0:	14 96       	adiw	r26, 0x04	; 4
     9f2:	4d 91       	ld	r20, X+
     9f4:	5d 91       	ld	r21, X+
     9f6:	6d 91       	ld	r22, X+
     9f8:	7c 91       	ld	r23, X
     9fa:	17 97       	sbiw	r26, 0x07	; 7
     9fc:	11 96       	adiw	r26, 0x01	; 1
     9fe:	ec 91       	ld	r30, X
     a00:	11 97       	sbiw	r26, 0x01	; 1
     a02:	8c 91       	ld	r24, X
     a04:	82 30       	cpi	r24, 0x02	; 2
     a06:	20 f4       	brcc	.+8      	; 0xa10 <__pack_f+0x2e>
     a08:	60 61       	ori	r22, 0x10	; 16
     a0a:	8f ef       	ldi	r24, 0xFF	; 255
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	a5 c0       	rjmp	.+330    	; 0xb5a <__pack_f+0x178>
     a10:	84 30       	cpi	r24, 0x04	; 4
     a12:	09 f4       	brne	.+2      	; 0xa16 <__pack_f+0x34>
     a14:	9d c0       	rjmp	.+314    	; 0xb50 <__pack_f+0x16e>
     a16:	82 30       	cpi	r24, 0x02	; 2
     a18:	09 f4       	brne	.+2      	; 0xa1c <__pack_f+0x3a>
     a1a:	94 c0       	rjmp	.+296    	; 0xb44 <__pack_f+0x162>
     a1c:	41 15       	cp	r20, r1
     a1e:	51 05       	cpc	r21, r1
     a20:	61 05       	cpc	r22, r1
     a22:	71 05       	cpc	r23, r1
     a24:	09 f4       	brne	.+2      	; 0xa28 <__pack_f+0x46>
     a26:	91 c0       	rjmp	.+290    	; 0xb4a <__pack_f+0x168>
     a28:	12 96       	adiw	r26, 0x02	; 2
     a2a:	8d 91       	ld	r24, X+
     a2c:	9c 91       	ld	r25, X
     a2e:	13 97       	sbiw	r26, 0x03	; 3
     a30:	2f ef       	ldi	r18, 0xFF	; 255
     a32:	82 38       	cpi	r24, 0x82	; 130
     a34:	92 07       	cpc	r25, r18
     a36:	0c f0       	brlt	.+2      	; 0xa3a <__pack_f+0x58>
     a38:	59 c0       	rjmp	.+178    	; 0xaec <__pack_f+0x10a>
     a3a:	22 e8       	ldi	r18, 0x82	; 130
     a3c:	3f ef       	ldi	r19, 0xFF	; 255
     a3e:	28 1b       	sub	r18, r24
     a40:	39 0b       	sbc	r19, r25
     a42:	2a 31       	cpi	r18, 0x1A	; 26
     a44:	31 05       	cpc	r19, r1
     a46:	64 f5       	brge	.+88     	; 0xaa0 <__pack_f+0xbe>
     a48:	6a 01       	movw	r12, r20
     a4a:	7b 01       	movw	r14, r22
     a4c:	02 2e       	mov	r0, r18
     a4e:	04 c0       	rjmp	.+8      	; 0xa58 <__pack_f+0x76>
     a50:	f6 94       	lsr	r15
     a52:	e7 94       	ror	r14
     a54:	d7 94       	ror	r13
     a56:	c7 94       	ror	r12
     a58:	0a 94       	dec	r0
     a5a:	d2 f7       	brpl	.-12     	; 0xa50 <__pack_f+0x6e>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	a0 e0       	ldi	r26, 0x00	; 0
     a62:	b0 e0       	ldi	r27, 0x00	; 0
     a64:	04 c0       	rjmp	.+8      	; 0xa6e <__pack_f+0x8c>
     a66:	88 0f       	add	r24, r24
     a68:	99 1f       	adc	r25, r25
     a6a:	aa 1f       	adc	r26, r26
     a6c:	bb 1f       	adc	r27, r27
     a6e:	2a 95       	dec	r18
     a70:	d2 f7       	brpl	.-12     	; 0xa66 <__pack_f+0x84>
     a72:	01 97       	sbiw	r24, 0x01	; 1
     a74:	a1 09       	sbc	r26, r1
     a76:	b1 09       	sbc	r27, r1
     a78:	84 23       	and	r24, r20
     a7a:	95 23       	and	r25, r21
     a7c:	a6 23       	and	r26, r22
     a7e:	b7 23       	and	r27, r23
     a80:	41 e0       	ldi	r20, 0x01	; 1
     a82:	50 e0       	ldi	r21, 0x00	; 0
     a84:	60 e0       	ldi	r22, 0x00	; 0
     a86:	70 e0       	ldi	r23, 0x00	; 0
     a88:	00 97       	sbiw	r24, 0x00	; 0
     a8a:	a1 05       	cpc	r26, r1
     a8c:	b1 05       	cpc	r27, r1
     a8e:	19 f4       	brne	.+6      	; 0xa96 <__pack_f+0xb4>
     a90:	40 e0       	ldi	r20, 0x00	; 0
     a92:	50 e0       	ldi	r21, 0x00	; 0
     a94:	ba 01       	movw	r22, r20
     a96:	4c 29       	or	r20, r12
     a98:	5d 29       	or	r21, r13
     a9a:	6e 29       	or	r22, r14
     a9c:	7f 29       	or	r23, r15
     a9e:	03 c0       	rjmp	.+6      	; 0xaa6 <__pack_f+0xc4>
     aa0:	40 e0       	ldi	r20, 0x00	; 0
     aa2:	50 e0       	ldi	r21, 0x00	; 0
     aa4:	ba 01       	movw	r22, r20
     aa6:	db 01       	movw	r26, r22
     aa8:	ca 01       	movw	r24, r20
     aaa:	8f 77       	andi	r24, 0x7F	; 127
     aac:	90 70       	andi	r25, 0x00	; 0
     aae:	a0 70       	andi	r26, 0x00	; 0
     ab0:	b0 70       	andi	r27, 0x00	; 0
     ab2:	80 34       	cpi	r24, 0x40	; 64
     ab4:	91 05       	cpc	r25, r1
     ab6:	a1 05       	cpc	r26, r1
     ab8:	b1 05       	cpc	r27, r1
     aba:	39 f4       	brne	.+14     	; 0xaca <__pack_f+0xe8>
     abc:	47 ff       	sbrs	r20, 7
     abe:	09 c0       	rjmp	.+18     	; 0xad2 <__pack_f+0xf0>
     ac0:	40 5c       	subi	r20, 0xC0	; 192
     ac2:	5f 4f       	sbci	r21, 0xFF	; 255
     ac4:	6f 4f       	sbci	r22, 0xFF	; 255
     ac6:	7f 4f       	sbci	r23, 0xFF	; 255
     ac8:	04 c0       	rjmp	.+8      	; 0xad2 <__pack_f+0xf0>
     aca:	41 5c       	subi	r20, 0xC1	; 193
     acc:	5f 4f       	sbci	r21, 0xFF	; 255
     ace:	6f 4f       	sbci	r22, 0xFF	; 255
     ad0:	7f 4f       	sbci	r23, 0xFF	; 255
     ad2:	81 e0       	ldi	r24, 0x01	; 1
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	40 30       	cpi	r20, 0x00	; 0
     ad8:	20 e0       	ldi	r18, 0x00	; 0
     ada:	52 07       	cpc	r21, r18
     adc:	20 e0       	ldi	r18, 0x00	; 0
     ade:	62 07       	cpc	r22, r18
     ae0:	20 e4       	ldi	r18, 0x40	; 64
     ae2:	72 07       	cpc	r23, r18
     ae4:	38 f5       	brcc	.+78     	; 0xb34 <__pack_f+0x152>
     ae6:	80 e0       	ldi	r24, 0x00	; 0
     ae8:	90 e0       	ldi	r25, 0x00	; 0
     aea:	24 c0       	rjmp	.+72     	; 0xb34 <__pack_f+0x152>
     aec:	80 38       	cpi	r24, 0x80	; 128
     aee:	91 05       	cpc	r25, r1
     af0:	7c f5       	brge	.+94     	; 0xb50 <__pack_f+0x16e>
     af2:	8a 01       	movw	r16, r20
     af4:	9b 01       	movw	r18, r22
     af6:	0f 77       	andi	r16, 0x7F	; 127
     af8:	10 70       	andi	r17, 0x00	; 0
     afa:	20 70       	andi	r18, 0x00	; 0
     afc:	30 70       	andi	r19, 0x00	; 0
     afe:	00 34       	cpi	r16, 0x40	; 64
     b00:	11 05       	cpc	r17, r1
     b02:	21 05       	cpc	r18, r1
     b04:	31 05       	cpc	r19, r1
     b06:	39 f4       	brne	.+14     	; 0xb16 <__pack_f+0x134>
     b08:	47 ff       	sbrs	r20, 7
     b0a:	09 c0       	rjmp	.+18     	; 0xb1e <__pack_f+0x13c>
     b0c:	40 5c       	subi	r20, 0xC0	; 192
     b0e:	5f 4f       	sbci	r21, 0xFF	; 255
     b10:	6f 4f       	sbci	r22, 0xFF	; 255
     b12:	7f 4f       	sbci	r23, 0xFF	; 255
     b14:	04 c0       	rjmp	.+8      	; 0xb1e <__pack_f+0x13c>
     b16:	41 5c       	subi	r20, 0xC1	; 193
     b18:	5f 4f       	sbci	r21, 0xFF	; 255
     b1a:	6f 4f       	sbci	r22, 0xFF	; 255
     b1c:	7f 4f       	sbci	r23, 0xFF	; 255
     b1e:	77 fd       	sbrc	r23, 7
     b20:	03 c0       	rjmp	.+6      	; 0xb28 <__pack_f+0x146>
     b22:	81 58       	subi	r24, 0x81	; 129
     b24:	9f 4f       	sbci	r25, 0xFF	; 255
     b26:	06 c0       	rjmp	.+12     	; 0xb34 <__pack_f+0x152>
     b28:	76 95       	lsr	r23
     b2a:	67 95       	ror	r22
     b2c:	57 95       	ror	r21
     b2e:	47 95       	ror	r20
     b30:	80 58       	subi	r24, 0x80	; 128
     b32:	9f 4f       	sbci	r25, 0xFF	; 255
     b34:	97 e0       	ldi	r25, 0x07	; 7
     b36:	76 95       	lsr	r23
     b38:	67 95       	ror	r22
     b3a:	57 95       	ror	r21
     b3c:	47 95       	ror	r20
     b3e:	9a 95       	dec	r25
     b40:	d1 f7       	brne	.-12     	; 0xb36 <__pack_f+0x154>
     b42:	0b c0       	rjmp	.+22     	; 0xb5a <__pack_f+0x178>
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	90 e0       	ldi	r25, 0x00	; 0
     b48:	05 c0       	rjmp	.+10     	; 0xb54 <__pack_f+0x172>
     b4a:	80 e0       	ldi	r24, 0x00	; 0
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	05 c0       	rjmp	.+10     	; 0xb5a <__pack_f+0x178>
     b50:	8f ef       	ldi	r24, 0xFF	; 255
     b52:	90 e0       	ldi	r25, 0x00	; 0
     b54:	40 e0       	ldi	r20, 0x00	; 0
     b56:	50 e0       	ldi	r21, 0x00	; 0
     b58:	ba 01       	movw	r22, r20
     b5a:	98 2f       	mov	r25, r24
     b5c:	97 95       	ror	r25
     b5e:	99 27       	eor	r25, r25
     b60:	97 95       	ror	r25
     b62:	a6 2f       	mov	r26, r22
     b64:	af 77       	andi	r26, 0x7F	; 127
     b66:	e7 95       	ror	r30
     b68:	ee 27       	eor	r30, r30
     b6a:	e7 95       	ror	r30
     b6c:	86 95       	lsr	r24
     b6e:	3a 2f       	mov	r19, r26
     b70:	39 2b       	or	r19, r25
     b72:	28 2f       	mov	r18, r24
     b74:	2e 2b       	or	r18, r30
     b76:	84 2f       	mov	r24, r20
     b78:	95 2f       	mov	r25, r21
     b7a:	a3 2f       	mov	r26, r19
     b7c:	b2 2f       	mov	r27, r18
     b7e:	bc 01       	movw	r22, r24
     b80:	cd 01       	movw	r24, r26
     b82:	1f 91       	pop	r17
     b84:	0f 91       	pop	r16
     b86:	ff 90       	pop	r15
     b88:	ef 90       	pop	r14
     b8a:	df 90       	pop	r13
     b8c:	cf 90       	pop	r12
     b8e:	08 95       	ret

00000b90 <__unpack_f>:
     b90:	dc 01       	movw	r26, r24
     b92:	fb 01       	movw	r30, r22
     b94:	4c 91       	ld	r20, X
     b96:	11 96       	adiw	r26, 0x01	; 1
     b98:	5c 91       	ld	r21, X
     b9a:	11 97       	sbiw	r26, 0x01	; 1
     b9c:	12 96       	adiw	r26, 0x02	; 2
     b9e:	8c 91       	ld	r24, X
     ba0:	12 97       	sbiw	r26, 0x02	; 2
     ba2:	68 2f       	mov	r22, r24
     ba4:	6f 77       	andi	r22, 0x7F	; 127
     ba6:	70 e0       	ldi	r23, 0x00	; 0
     ba8:	98 2f       	mov	r25, r24
     baa:	99 1f       	adc	r25, r25
     bac:	99 27       	eor	r25, r25
     bae:	99 1f       	adc	r25, r25
     bb0:	13 96       	adiw	r26, 0x03	; 3
     bb2:	2c 91       	ld	r18, X
     bb4:	13 97       	sbiw	r26, 0x03	; 3
     bb6:	82 2f       	mov	r24, r18
     bb8:	88 0f       	add	r24, r24
     bba:	89 2b       	or	r24, r25
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	22 1f       	adc	r18, r18
     bc0:	22 27       	eor	r18, r18
     bc2:	22 1f       	adc	r18, r18
     bc4:	21 83       	std	Z+1, r18	; 0x01
     bc6:	00 97       	sbiw	r24, 0x00	; 0
     bc8:	39 f5       	brne	.+78     	; 0xc18 <__unpack_f+0x88>
     bca:	41 15       	cp	r20, r1
     bcc:	51 05       	cpc	r21, r1
     bce:	61 05       	cpc	r22, r1
     bd0:	71 05       	cpc	r23, r1
     bd2:	11 f4       	brne	.+4      	; 0xbd8 <__unpack_f+0x48>
     bd4:	82 e0       	ldi	r24, 0x02	; 2
     bd6:	29 c0       	rjmp	.+82     	; 0xc2a <__unpack_f+0x9a>
     bd8:	82 e8       	ldi	r24, 0x82	; 130
     bda:	9f ef       	ldi	r25, 0xFF	; 255
     bdc:	93 83       	std	Z+3, r25	; 0x03
     bde:	82 83       	std	Z+2, r24	; 0x02
     be0:	27 e0       	ldi	r18, 0x07	; 7
     be2:	44 0f       	add	r20, r20
     be4:	55 1f       	adc	r21, r21
     be6:	66 1f       	adc	r22, r22
     be8:	77 1f       	adc	r23, r23
     bea:	2a 95       	dec	r18
     bec:	d1 f7       	brne	.-12     	; 0xbe2 <__unpack_f+0x52>
     bee:	83 e0       	ldi	r24, 0x03	; 3
     bf0:	80 83       	st	Z, r24
     bf2:	09 c0       	rjmp	.+18     	; 0xc06 <__unpack_f+0x76>
     bf4:	44 0f       	add	r20, r20
     bf6:	55 1f       	adc	r21, r21
     bf8:	66 1f       	adc	r22, r22
     bfa:	77 1f       	adc	r23, r23
     bfc:	82 81       	ldd	r24, Z+2	; 0x02
     bfe:	93 81       	ldd	r25, Z+3	; 0x03
     c00:	01 97       	sbiw	r24, 0x01	; 1
     c02:	93 83       	std	Z+3, r25	; 0x03
     c04:	82 83       	std	Z+2, r24	; 0x02
     c06:	40 30       	cpi	r20, 0x00	; 0
     c08:	80 e0       	ldi	r24, 0x00	; 0
     c0a:	58 07       	cpc	r21, r24
     c0c:	80 e0       	ldi	r24, 0x00	; 0
     c0e:	68 07       	cpc	r22, r24
     c10:	80 e4       	ldi	r24, 0x40	; 64
     c12:	78 07       	cpc	r23, r24
     c14:	78 f3       	brcs	.-34     	; 0xbf4 <__unpack_f+0x64>
     c16:	20 c0       	rjmp	.+64     	; 0xc58 <__unpack_f+0xc8>
     c18:	8f 3f       	cpi	r24, 0xFF	; 255
     c1a:	91 05       	cpc	r25, r1
     c1c:	79 f4       	brne	.+30     	; 0xc3c <__unpack_f+0xac>
     c1e:	41 15       	cp	r20, r1
     c20:	51 05       	cpc	r21, r1
     c22:	61 05       	cpc	r22, r1
     c24:	71 05       	cpc	r23, r1
     c26:	19 f4       	brne	.+6      	; 0xc2e <__unpack_f+0x9e>
     c28:	84 e0       	ldi	r24, 0x04	; 4
     c2a:	80 83       	st	Z, r24
     c2c:	08 95       	ret
     c2e:	64 ff       	sbrs	r22, 4
     c30:	03 c0       	rjmp	.+6      	; 0xc38 <__unpack_f+0xa8>
     c32:	81 e0       	ldi	r24, 0x01	; 1
     c34:	80 83       	st	Z, r24
     c36:	10 c0       	rjmp	.+32     	; 0xc58 <__unpack_f+0xc8>
     c38:	10 82       	st	Z, r1
     c3a:	0e c0       	rjmp	.+28     	; 0xc58 <__unpack_f+0xc8>
     c3c:	8f 57       	subi	r24, 0x7F	; 127
     c3e:	90 40       	sbci	r25, 0x00	; 0
     c40:	93 83       	std	Z+3, r25	; 0x03
     c42:	82 83       	std	Z+2, r24	; 0x02
     c44:	83 e0       	ldi	r24, 0x03	; 3
     c46:	80 83       	st	Z, r24
     c48:	87 e0       	ldi	r24, 0x07	; 7
     c4a:	44 0f       	add	r20, r20
     c4c:	55 1f       	adc	r21, r21
     c4e:	66 1f       	adc	r22, r22
     c50:	77 1f       	adc	r23, r23
     c52:	8a 95       	dec	r24
     c54:	d1 f7       	brne	.-12     	; 0xc4a <__unpack_f+0xba>
     c56:	70 64       	ori	r23, 0x40	; 64
     c58:	44 83       	std	Z+4, r20	; 0x04
     c5a:	55 83       	std	Z+5, r21	; 0x05
     c5c:	66 83       	std	Z+6, r22	; 0x06
     c5e:	77 83       	std	Z+7, r23	; 0x07
     c60:	08 95       	ret

00000c62 <__fpcmp_parts_f>:
     c62:	cf 93       	push	r28
     c64:	fc 01       	movw	r30, r24
     c66:	db 01       	movw	r26, r22
     c68:	90 81       	ld	r25, Z
     c6a:	92 30       	cpi	r25, 0x02	; 2
     c6c:	08 f4       	brcc	.+2      	; 0xc70 <__fpcmp_parts_f+0xe>
     c6e:	4c c0       	rjmp	.+152    	; 0xd08 <__fpcmp_parts_f+0xa6>
     c70:	8c 91       	ld	r24, X
     c72:	82 30       	cpi	r24, 0x02	; 2
     c74:	08 f4       	brcc	.+2      	; 0xc78 <__fpcmp_parts_f+0x16>
     c76:	48 c0       	rjmp	.+144    	; 0xd08 <__fpcmp_parts_f+0xa6>
     c78:	94 30       	cpi	r25, 0x04	; 4
     c7a:	69 f4       	brne	.+26     	; 0xc96 <__fpcmp_parts_f+0x34>
     c7c:	21 81       	ldd	r18, Z+1	; 0x01
     c7e:	84 30       	cpi	r24, 0x04	; 4
     c80:	39 f4       	brne	.+14     	; 0xc90 <__fpcmp_parts_f+0x2e>
     c82:	11 96       	adiw	r26, 0x01	; 1
     c84:	8c 91       	ld	r24, X
     c86:	11 97       	sbiw	r26, 0x01	; 1
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	82 1b       	sub	r24, r18
     c8c:	91 09       	sbc	r25, r1
     c8e:	44 c0       	rjmp	.+136    	; 0xd18 <__fpcmp_parts_f+0xb6>
     c90:	22 23       	and	r18, r18
     c92:	d1 f1       	breq	.+116    	; 0xd08 <__fpcmp_parts_f+0xa6>
     c94:	3f c0       	rjmp	.+126    	; 0xd14 <__fpcmp_parts_f+0xb2>
     c96:	84 30       	cpi	r24, 0x04	; 4
     c98:	21 f0       	breq	.+8      	; 0xca2 <__fpcmp_parts_f+0x40>
     c9a:	92 30       	cpi	r25, 0x02	; 2
     c9c:	41 f4       	brne	.+16     	; 0xcae <__fpcmp_parts_f+0x4c>
     c9e:	82 30       	cpi	r24, 0x02	; 2
     ca0:	b1 f1       	breq	.+108    	; 0xd0e <__fpcmp_parts_f+0xac>
     ca2:	11 96       	adiw	r26, 0x01	; 1
     ca4:	8c 91       	ld	r24, X
     ca6:	11 97       	sbiw	r26, 0x01	; 1
     ca8:	88 23       	and	r24, r24
     caa:	a1 f1       	breq	.+104    	; 0xd14 <__fpcmp_parts_f+0xb2>
     cac:	2d c0       	rjmp	.+90     	; 0xd08 <__fpcmp_parts_f+0xa6>
     cae:	c1 81       	ldd	r28, Z+1	; 0x01
     cb0:	82 30       	cpi	r24, 0x02	; 2
     cb2:	01 f1       	breq	.+64     	; 0xcf4 <__fpcmp_parts_f+0x92>
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	8c 91       	ld	r24, X
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	c8 17       	cp	r28, r24
     cbc:	d9 f4       	brne	.+54     	; 0xcf4 <__fpcmp_parts_f+0x92>
     cbe:	82 81       	ldd	r24, Z+2	; 0x02
     cc0:	93 81       	ldd	r25, Z+3	; 0x03
     cc2:	12 96       	adiw	r26, 0x02	; 2
     cc4:	2d 91       	ld	r18, X+
     cc6:	3c 91       	ld	r19, X
     cc8:	13 97       	sbiw	r26, 0x03	; 3
     cca:	28 17       	cp	r18, r24
     ccc:	39 07       	cpc	r19, r25
     cce:	94 f0       	brlt	.+36     	; 0xcf4 <__fpcmp_parts_f+0x92>
     cd0:	82 17       	cp	r24, r18
     cd2:	93 07       	cpc	r25, r19
     cd4:	bc f0       	brlt	.+46     	; 0xd04 <__fpcmp_parts_f+0xa2>
     cd6:	44 81       	ldd	r20, Z+4	; 0x04
     cd8:	55 81       	ldd	r21, Z+5	; 0x05
     cda:	66 81       	ldd	r22, Z+6	; 0x06
     cdc:	77 81       	ldd	r23, Z+7	; 0x07
     cde:	14 96       	adiw	r26, 0x04	; 4
     ce0:	8d 91       	ld	r24, X+
     ce2:	9d 91       	ld	r25, X+
     ce4:	0d 90       	ld	r0, X+
     ce6:	bc 91       	ld	r27, X
     ce8:	a0 2d       	mov	r26, r0
     cea:	84 17       	cp	r24, r20
     cec:	95 07       	cpc	r25, r21
     cee:	a6 07       	cpc	r26, r22
     cf0:	b7 07       	cpc	r27, r23
     cf2:	18 f4       	brcc	.+6      	; 0xcfa <__fpcmp_parts_f+0x98>
     cf4:	cc 23       	and	r28, r28
     cf6:	41 f0       	breq	.+16     	; 0xd08 <__fpcmp_parts_f+0xa6>
     cf8:	0d c0       	rjmp	.+26     	; 0xd14 <__fpcmp_parts_f+0xb2>
     cfa:	48 17       	cp	r20, r24
     cfc:	59 07       	cpc	r21, r25
     cfe:	6a 07       	cpc	r22, r26
     d00:	7b 07       	cpc	r23, r27
     d02:	28 f4       	brcc	.+10     	; 0xd0e <__fpcmp_parts_f+0xac>
     d04:	cc 23       	and	r28, r28
     d06:	31 f0       	breq	.+12     	; 0xd14 <__fpcmp_parts_f+0xb2>
     d08:	81 e0       	ldi	r24, 0x01	; 1
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	05 c0       	rjmp	.+10     	; 0xd18 <__fpcmp_parts_f+0xb6>
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	02 c0       	rjmp	.+4      	; 0xd18 <__fpcmp_parts_f+0xb6>
     d14:	8f ef       	ldi	r24, 0xFF	; 255
     d16:	9f ef       	ldi	r25, 0xFF	; 255
     d18:	cf 91       	pop	r28
     d1a:	08 95       	ret

00000d1c <getCommandArgsLength>:
	COMMANDS_TABLE
};
#undef X

uint8_t getCommandArgsLength(uint8_t* opcode)
{
     d1c:	cf 93       	push	r28
     d1e:	df 93       	push	r29
     d20:	dc 01       	movw	r26, r24
	if(*opcode == EXTENSION_OPCODE)
     d22:	ec 91       	ld	r30, X
     d24:	ef 3f       	cpi	r30, 0xFF	; 255
     d26:	89 f0       	breq	.+34     	; 0xd4a <getCommandArgsLength+0x2e>
		return 4;// JUST FOR TRIALS! In final version, we need to decode the next byte. *(opcode + 1)
	
	if(command_is_dinamic[*opcode])
     d28:	f0 e0       	ldi	r31, 0x00	; 0
     d2a:	ef 01       	movw	r28, r30
     d2c:	ca 5e       	subi	r28, 0xEA	; 234
     d2e:	db 4f       	sbci	r29, 0xFB	; 251
     d30:	88 81       	ld	r24, Y
     d32:	e7 5d       	subi	r30, 0xD7	; 215
     d34:	fb 4f       	sbci	r31, 0xFB	; 251
     d36:	88 23       	and	r24, r24
     d38:	31 f0       	breq	.+12     	; 0xd46 <getCommandArgsLength+0x2a>
		return command_lengths[*opcode] + *(opcode+1); //CHECK!!!!!!!!! LENGTH READ
     d3a:	80 81       	ld	r24, Z
     d3c:	11 96       	adiw	r26, 0x01	; 1
     d3e:	9c 91       	ld	r25, X
     d40:	11 97       	sbiw	r26, 0x01	; 1
     d42:	89 0f       	add	r24, r25
     d44:	03 c0       	rjmp	.+6      	; 0xd4c <getCommandArgsLength+0x30>
	else
		return command_lengths[*opcode];
     d46:	80 81       	ld	r24, Z
     d48:	01 c0       	rjmp	.+2      	; 0xd4c <getCommandArgsLength+0x30>
#undef X

uint8_t getCommandArgsLength(uint8_t* opcode)
{
	if(*opcode == EXTENSION_OPCODE)
		return 4;// JUST FOR TRIALS! In final version, we need to decode the next byte. *(opcode + 1)
     d4a:	84 e0       	ldi	r24, 0x04	; 4
	
	if(command_is_dinamic[*opcode])
		return command_lengths[*opcode] + *(opcode+1); //CHECK!!!!!!!!! LENGTH READ
	else
		return command_lengths[*opcode];
}	
     d4c:	df 91       	pop	r29
     d4e:	cf 91       	pop	r28
     d50:	08 95       	ret

00000d52 <handleCommand>:

void handleCommand(OPERATION_HEADER_t* header, uint16_t sourceAddress)
{
	(*command_handlers[header->opCode]) (header, sourceAddress);
     d52:	dc 01       	movw	r26, r24
     d54:	12 96       	adiw	r26, 0x02	; 2
     d56:	ec 91       	ld	r30, X
     d58:	f0 e0       	ldi	r31, 0x00	; 0
     d5a:	ee 0f       	add	r30, r30
     d5c:	ff 1f       	adc	r31, r31
     d5e:	e4 5c       	subi	r30, 0xC4	; 196
     d60:	fb 4f       	sbci	r31, 0xFB	; 251
     d62:	01 90       	ld	r0, Z+
     d64:	f0 81       	ld	r31, Z
     d66:	e0 2d       	mov	r30, r0
     d68:	09 95       	icall
}
     d6a:	08 95       	ret

00000d6c <OM_ProccessOperation>:

#include "operationsManager.h"
#include "modules.h"

void OM_ProccessOperation(OPERATION_HEADER_t* operation_header)
{
     d6c:	ef 92       	push	r14
     d6e:	ff 92       	push	r15
     d70:	0f 93       	push	r16
     d72:	1f 93       	push	r17
     d74:	cf 93       	push	r28
     d76:	df 93       	push	r29
     d78:	8c 01       	movw	r16, r24
	/* TESTING REGION */
	//For testing purposes just send throw UART port
	HAL_UartPrint("PROCESSIG OPERATION >> TO:");
     d7a:	80 e0       	ldi	r24, 0x00	; 0
     d7c:	92 e0       	ldi	r25, 0x02	; 2
     d7e:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
	numWriteHEX(operation_header->destinationAddress);
     d82:	f8 01       	movw	r30, r16
     d84:	80 81       	ld	r24, Z
     d86:	91 81       	ldd	r25, Z+1	; 0x01
     d88:	0e 94 aa 0b 	call	0x1754	; 0x1754 <numWriteHEX>
	HAL_UartPrint("\t CODE:");
     d8c:	8b e1       	ldi	r24, 0x1B	; 27
     d8e:	92 e0       	ldi	r25, 0x02	; 2
     d90:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
	numWriteHEX(operation_header->opCode);
     d94:	f8 01       	movw	r30, r16
     d96:	82 81       	ldd	r24, Z+2	; 0x02
     d98:	90 e0       	ldi	r25, 0x00	; 0
     d9a:	0e 94 aa 0b 	call	0x1754	; 0x1754 <numWriteHEX>
	HAL_UartPrint("\t ARGS:");
     d9e:	83 e2       	ldi	r24, 0x23	; 35
     da0:	92 e0       	ldi	r25, 0x02	; 2
     da2:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
	
	uint8_t length = getCommandArgsLength(&operation_header->opCode);
     da6:	c8 01       	movw	r24, r16
     da8:	02 96       	adiw	r24, 0x02	; 2
     daa:	0e 94 8e 06 	call	0xd1c	; 0xd1c <getCommandArgsLength>
     dae:	e8 2e       	mov	r14, r24
 */ 

#include "operationsManager.h"
#include "modules.h"

void OM_ProccessOperation(OPERATION_HEADER_t* operation_header)
     db0:	e8 01       	movw	r28, r16
     db2:	23 96       	adiw	r28, 0x03	; 3
	numWriteHEX(operation_header->opCode);
	HAL_UartPrint("\t ARGS:");
	
	uint8_t length = getCommandArgsLength(&operation_header->opCode);
	
	for (uint8_t i = 0; i < length; i++)
     db4:	ff 24       	eor	r15, r15
     db6:	09 c0       	rjmp	.+18     	; 0xdca <OM_ProccessOperation+0x5e>
	{
		numWriteHEX(*((uint8_t*)operation_header + sizeof(OPERATION_HEADER_t) + i));
     db8:	89 91       	ld	r24, Y+
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	0e 94 aa 0b 	call	0x1754	; 0x1754 <numWriteHEX>
		HAL_UartWriteByte(' ');
     dc0:	80 e2       	ldi	r24, 0x20	; 32
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	numWriteHEX(operation_header->opCode);
	HAL_UartPrint("\t ARGS:");
	
	uint8_t length = getCommandArgsLength(&operation_header->opCode);
	
	for (uint8_t i = 0; i < length; i++)
     dc8:	f3 94       	inc	r15
     dca:	fe 14       	cp	r15, r14
     dcc:	a9 f7       	brne	.-22     	; 0xdb8 <OM_ProccessOperation+0x4c>
	{
		numWriteHEX(*((uint8_t*)operation_header + sizeof(OPERATION_HEADER_t) + i));
		HAL_UartWriteByte(' ');
	}
	
	HAL_UartPrint("\r\n");
     dce:	8b e2       	ldi	r24, 0x2B	; 43
     dd0:	92 e0       	ldi	r25, 0x02	; 2
     dd2:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
	if(operation_header->opCode == EXTENSION_OPCODE)
     dd6:	f8 01       	movw	r30, r16
     dd8:	82 81       	ldd	r24, Z+2	; 0x02
     dda:	8f 3f       	cpi	r24, 0xFF	; 255
     ddc:	69 f0       	breq	.+26     	; 0xdf8 <OM_ProccessOperation+0x8c>
	/* END OF TESTING REGION */
	
	
	
	
	if(operation_header->destinationAddress == 0) //MINE (INTERNAL)
     dde:	80 81       	ld	r24, Z
     de0:	91 81       	ldd	r25, Z+1	; 0x01
     de2:	00 97       	sbiw	r24, 0x00	; 0
     de4:	31 f4       	brne	.+12     	; 0xdf2 <OM_ProccessOperation+0x86>
	{
		handleCommand(operation_header, 0); //sourceAddress = 0x00
     de6:	c8 01       	movw	r24, r16
     de8:	60 e0       	ldi	r22, 0x00	; 0
     dea:	70 e0       	ldi	r23, 0x00	; 0
     dec:	0e 94 a9 06 	call	0xd52	; 0xd52 <handleCommand>
     df0:	03 c0       	rjmp	.+6      	; 0xdf8 <OM_ProccessOperation+0x8c>
	}else
	{
		Radio_AddMessageByReference(operation_header);
     df2:	c8 01       	movw	r24, r16
     df4:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <Radio_AddMessageByReference>
	}
     df8:	df 91       	pop	r29
     dfa:	cf 91       	pop	r28
     dfc:	1f 91       	pop	r17
     dfe:	0f 91       	pop	r16
     e00:	ff 90       	pop	r15
     e02:	ef 90       	pop	r14
     e04:	08 95       	ret

00000e06 <PortMonitor_TaskHandler>:
	
}

/* READ PORTS*/
void PortMonitor_TaskHandler()
{
     e06:	4f 92       	push	r4
     e08:	5f 92       	push	r5
     e0a:	6f 92       	push	r6
     e0c:	7f 92       	push	r7
     e0e:	8f 92       	push	r8
     e10:	9f 92       	push	r9
     e12:	af 92       	push	r10
     e14:	bf 92       	push	r11
     e16:	cf 92       	push	r12
     e18:	df 92       	push	r13
     e1a:	ef 92       	push	r14
     e1c:	ff 92       	push	r15
     e1e:	0f 93       	push	r16
     e20:	1f 93       	push	r17
     e22:	cf 93       	push	r28
     e24:	df 93       	push	r29
			case 1: val = HAL_GPIO_PORTB_read(); config = runningConfiguration.topConfiguration.portConfig_PB; break;
			case 2: val = HAL_GPIO_PORTC_read(); config = runningConfiguration.topConfiguration.portConfig_PC; break;
			case 3: val = HAL_GPIO_PORTD_read(); config = runningConfiguration.topConfiguration.portConfig_PD; break;
			case 4: val = HAL_GPIO_PORTE_read(); config = runningConfiguration.topConfiguration.portConfig_PE; break;
			//case 5: val = HAL_GPIO_PORTF_read(); config = runningConfiguration.topConfiguration.portConfig_PF; break;
			case 5: val = HAL_GPIO_PORTF_read(); config.maskAD = 0; break;
     e26:	29 ee       	ldi	r18, 0xE9	; 233
     e28:	82 2e       	mov	r8, r18
     e2a:	2a e0       	ldi	r18, 0x0A	; 10
     e2c:	92 2e       	mov	r9, r18
}

/* READ PORTS*/
void PortMonitor_TaskHandler()
{
	for(uint8_t port=0; port<NUM_PORTS; port++)
     e2e:	10 e0       	ldi	r17, 0x00	; 0
					if(debounceBuffer[debounce_prt] == 0xFF)
					{
						val |=  (1 << pin);	//Set pin value
					}else
					{
						val &= ~(1 << pin);	//Clear pin value
     e30:	31 e0       	ldi	r19, 0x01	; 1
     e32:	63 2e       	mov	r6, r19
     e34:	71 2c       	mov	r7, r1
	{
		uint8_t val;
		PORT_CONFIG_t config;
		_Bool changeOcurred = 0;
		
		switch(port)
     e36:	13 30       	cpi	r17, 0x03	; 3
     e38:	f9 f0       	breq	.+62     	; 0xe78 <PortMonitor_TaskHandler+0x72>
     e3a:	14 30       	cpi	r17, 0x04	; 4
     e3c:	28 f4       	brcc	.+10     	; 0xe48 <PortMonitor_TaskHandler+0x42>
     e3e:	11 30       	cpi	r17, 0x01	; 1
     e40:	79 f0       	breq	.+30     	; 0xe60 <PortMonitor_TaskHandler+0x5a>
     e42:	12 30       	cpi	r17, 0x02	; 2
     e44:	39 f4       	brne	.+14     	; 0xe54 <PortMonitor_TaskHandler+0x4e>
     e46:	12 c0       	rjmp	.+36     	; 0xe6c <PortMonitor_TaskHandler+0x66>
     e48:	15 30       	cpi	r17, 0x05	; 5
     e4a:	11 f1       	breq	.+68     	; 0xe90 <PortMonitor_TaskHandler+0x8a>
     e4c:	15 30       	cpi	r17, 0x05	; 5
     e4e:	d0 f0       	brcs	.+52     	; 0xe84 <PortMonitor_TaskHandler+0x7e>
     e50:	16 30       	cpi	r17, 0x06	; 6
     e52:	09 f1       	breq	.+66     	; 0xe96 <PortMonitor_TaskHandler+0x90>
*  void    HAL_GPIO_##name##_pullup()
*  uint8_t HAL_GPIO_##name##_read()
*  uint8_t HAL_GPIO_##name##_state()
*/

HAL_GPIO_PORT(PORTA, A);
     e54:	d0 b1       	in	r29, 0x00	; 0
		{
			case 0: val = HAL_GPIO_PORTA_read(); config = runningConfiguration.topConfiguration.portConfig_PA; break;
     e56:	00 91 db 0c 	lds	r16, 0x0CDB
     e5a:	80 91 dc 0c 	lds	r24, 0x0CDC
     e5e:	20 c0       	rjmp	.+64     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTB, B);
     e60:	d3 b1       	in	r29, 0x03	; 3
			case 1: val = HAL_GPIO_PORTB_read(); config = runningConfiguration.topConfiguration.portConfig_PB; break;
     e62:	00 91 e0 0c 	lds	r16, 0x0CE0
     e66:	80 91 e1 0c 	lds	r24, 0x0CE1
     e6a:	1a c0       	rjmp	.+52     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTC, C);
     e6c:	d6 b1       	in	r29, 0x06	; 6
			case 2: val = HAL_GPIO_PORTC_read(); config = runningConfiguration.topConfiguration.portConfig_PC; break;
     e6e:	00 91 e5 0c 	lds	r16, 0x0CE5
     e72:	80 91 e6 0c 	lds	r24, 0x0CE6
     e76:	14 c0       	rjmp	.+40     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTD, D);
     e78:	d9 b1       	in	r29, 0x09	; 9
			case 3: val = HAL_GPIO_PORTD_read(); config = runningConfiguration.topConfiguration.portConfig_PD; break;
     e7a:	00 91 ea 0c 	lds	r16, 0x0CEA
     e7e:	80 91 eb 0c 	lds	r24, 0x0CEB
     e82:	0e c0       	rjmp	.+28     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTE, E);
     e84:	dc b1       	in	r29, 0x0c	; 12
			case 4: val = HAL_GPIO_PORTE_read(); config = runningConfiguration.topConfiguration.portConfig_PE; break;
     e86:	00 91 ef 0c 	lds	r16, 0x0CEF
     e8a:	80 91 f0 0c 	lds	r24, 0x0CF0
     e8e:	08 c0       	rjmp	.+16     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTF, F);
     e90:	df b1       	in	r29, 0x0f	; 15
			//case 5: val = HAL_GPIO_PORTF_read(); config = runningConfiguration.topConfiguration.portConfig_PF; break;
			case 5: val = HAL_GPIO_PORTF_read(); config.maskAD = 0; break;
     e92:	80 e0       	ldi	r24, 0x00	; 0
     e94:	05 c0       	rjmp	.+10     	; 0xea0 <PortMonitor_TaskHandler+0x9a>
HAL_GPIO_PORT(PORTG, G);
     e96:	d2 b3       	in	r29, 0x12	; 18
			case 6: val = HAL_GPIO_PORTG_read(); config = runningConfiguration.topConfiguration.portConfig_PG; break;
     e98:	00 91 f9 0c 	lds	r16, 0x0CF9
     e9c:	80 91 fa 0c 	lds	r24, 0x0CFA
     ea0:	91 ee       	ldi	r25, 0xE1	; 225
     ea2:	c9 2e       	mov	r12, r25
     ea4:	9a e0       	ldi	r25, 0x0A	; 10
     ea6:	d9 2e       	mov	r13, r25
			case 1: val = HAL_GPIO_PORTB_read(); config = runningConfiguration.topConfiguration.portConfig_PB; break;
			case 2: val = HAL_GPIO_PORTC_read(); config = runningConfiguration.topConfiguration.portConfig_PC; break;
			case 3: val = HAL_GPIO_PORTD_read(); config = runningConfiguration.topConfiguration.portConfig_PD; break;
			case 4: val = HAL_GPIO_PORTE_read(); config = runningConfiguration.topConfiguration.portConfig_PE; break;
			//case 5: val = HAL_GPIO_PORTF_read(); config = runningConfiguration.topConfiguration.portConfig_PF; break;
			case 5: val = HAL_GPIO_PORTF_read(); config.maskAD = 0; break;
     ea8:	ee 24       	eor	r14, r14
     eaa:	ff 24       	eor	r15, r15
		{
			port_tst = port;
			pin_tst = pin;
			val_tst = val;
			
			if(((~config.maskIO)>>pin) & 0x01) //Input
     eac:	a0 2e       	mov	r10, r16
     eae:	bb 24       	eor	r11, r11
     eb0:	a0 94       	com	r10
     eb2:	b0 94       	com	r11
			{
				if((config.maskAD>>pin) & 0x01) //Digital
     eb4:	48 2e       	mov	r4, r24
     eb6:	55 24       	eor	r5, r5
			case 2: val = HAL_GPIO_PORTC_read(); config = runningConfiguration.topConfiguration.portConfig_PC; break;
			case 3: val = HAL_GPIO_PORTD_read(); config = runningConfiguration.topConfiguration.portConfig_PD; break;
			case 4: val = HAL_GPIO_PORTE_read(); config = runningConfiguration.topConfiguration.portConfig_PE; break;
			//case 5: val = HAL_GPIO_PORTF_read(); config = runningConfiguration.topConfiguration.portConfig_PF; break;
			case 5: val = HAL_GPIO_PORTF_read(); config.maskAD = 0; break;
			case 6: val = HAL_GPIO_PORTG_read(); config = runningConfiguration.topConfiguration.portConfig_PG; break;
     eb8:	ce 2d       	mov	r28, r14
		}

		for(uint8_t pin=0; pin<8; pin++)
		{
			port_tst = port;
     eba:	10 93 66 04 	sts	0x0466, r17
			pin_tst = pin;
     ebe:	e0 92 65 04 	sts	0x0465, r14
			val_tst = val;
     ec2:	d0 93 64 04 	sts	0x0464, r29
			
			if(((~config.maskIO)>>pin) & 0x01) //Input
     ec6:	4e 2d       	mov	r20, r14
     ec8:	c5 01       	movw	r24, r10
     eca:	0e 2c       	mov	r0, r14
     ecc:	02 c0       	rjmp	.+4      	; 0xed2 <PortMonitor_TaskHandler+0xcc>
     ece:	95 95       	asr	r25
     ed0:	87 95       	ror	r24
     ed2:	0a 94       	dec	r0
     ed4:	e2 f7       	brpl	.-8      	; 0xece <PortMonitor_TaskHandler+0xc8>
     ed6:	80 ff       	sbrs	r24, 0
     ed8:	9f c0       	rjmp	.+318    	; 0x1018 <PortMonitor_TaskHandler+0x212>
			{
				if((config.maskAD>>pin) & 0x01) //Digital
     eda:	c2 01       	movw	r24, r4
     edc:	0e 2c       	mov	r0, r14
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <PortMonitor_TaskHandler+0xde>
     ee0:	95 95       	asr	r25
     ee2:	87 95       	ror	r24
     ee4:	0a 94       	dec	r0
     ee6:	e2 f7       	brpl	.-8      	; 0xee0 <PortMonitor_TaskHandler+0xda>
     ee8:	80 ff       	sbrs	r24, 0
     eea:	57 c0       	rjmp	.+174    	; 0xf9a <PortMonitor_TaskHandler+0x194>
				{
					//Debouncer
					debounceBuffer[debounce_prt] = debounceBuffer[debounce_prt]<<1 | ((val>>pin) & 0x01);
     eec:	20 91 67 04 	lds	r18, 0x0467
     ef0:	e2 2f       	mov	r30, r18
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	8d 2f       	mov	r24, r29
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	0e 2c       	mov	r0, r14
     efa:	02 c0       	rjmp	.+4      	; 0xf00 <PortMonitor_TaskHandler+0xfa>
     efc:	95 95       	asr	r25
     efe:	87 95       	ror	r24
     f00:	0a 94       	dec	r0
     f02:	e2 f7       	brpl	.-8      	; 0xefc <PortMonitor_TaskHandler+0xf6>
     f04:	81 70       	andi	r24, 0x01	; 1
     f06:	e7 55       	subi	r30, 0x57	; 87
     f08:	f5 4f       	sbci	r31, 0xF5	; 245
     f0a:	90 81       	ld	r25, Z
     f0c:	99 0f       	add	r25, r25
     f0e:	98 2b       	or	r25, r24
     f10:	90 83       	st	Z, r25
					if(debounceBuffer[debounce_prt] == 0xFF)
     f12:	9f 3f       	cpi	r25, 0xFF	; 255
     f14:	49 f4       	brne	.+18     	; 0xf28 <PortMonitor_TaskHandler+0x122>
					{
						val |=  (1 << pin);	//Set pin value
     f16:	c3 01       	movw	r24, r6
     f18:	0e 2c       	mov	r0, r14
     f1a:	02 c0       	rjmp	.+4      	; 0xf20 <PortMonitor_TaskHandler+0x11a>
     f1c:	88 0f       	add	r24, r24
     f1e:	99 1f       	adc	r25, r25
     f20:	0a 94       	dec	r0
     f22:	e2 f7       	brpl	.-8      	; 0xf1c <PortMonitor_TaskHandler+0x116>
     f24:	d8 2b       	or	r29, r24
     f26:	09 c0       	rjmp	.+18     	; 0xf3a <PortMonitor_TaskHandler+0x134>
					}else
					{
						val &= ~(1 << pin);	//Clear pin value
     f28:	c3 01       	movw	r24, r6
     f2a:	0e 2c       	mov	r0, r14
     f2c:	02 c0       	rjmp	.+4      	; 0xf32 <PortMonitor_TaskHandler+0x12c>
     f2e:	88 0f       	add	r24, r24
     f30:	99 1f       	adc	r25, r25
     f32:	0a 94       	dec	r0
     f34:	e2 f7       	brpl	.-8      	; 0xf2e <PortMonitor_TaskHandler+0x128>
     f36:	80 95       	com	r24
     f38:	d8 23       	and	r29, r24
					}
					debounce_prt++;
     f3a:	2f 5f       	subi	r18, 0xFF	; 255
     f3c:	20 93 67 04 	sts	0x0467, r18
					
					if( ((lastValuesD[port]>>pin) & 0x01) & ~((val>>pin) & 0x01) & (port == 3 & pin == 7))
     f40:	f4 01       	movw	r30, r8
     f42:	80 81       	ld	r24, Z
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	04 2e       	mov	r0, r20
     f48:	02 c0       	rjmp	.+4      	; 0xf4e <PortMonitor_TaskHandler+0x148>
     f4a:	95 95       	asr	r25
     f4c:	87 95       	ror	r24
     f4e:	0a 94       	dec	r0
     f50:	e2 f7       	brpl	.-8      	; 0xf4a <PortMonitor_TaskHandler+0x144>
     f52:	81 70       	andi	r24, 0x01	; 1
     f54:	90 70       	andi	r25, 0x00	; 0
     f56:	21 e0       	ldi	r18, 0x01	; 1
     f58:	c7 30       	cpi	r28, 0x07	; 7
     f5a:	09 f0       	breq	.+2      	; 0xf5e <PortMonitor_TaskHandler+0x158>
     f5c:	20 e0       	ldi	r18, 0x00	; 0
     f5e:	31 e0       	ldi	r19, 0x01	; 1
     f60:	13 30       	cpi	r17, 0x03	; 3
     f62:	09 f0       	breq	.+2      	; 0xf66 <PortMonitor_TaskHandler+0x160>
     f64:	30 e0       	ldi	r19, 0x00	; 0
     f66:	23 23       	and	r18, r19
     f68:	30 e0       	ldi	r19, 0x00	; 0
     f6a:	28 23       	and	r18, r24
     f6c:	39 23       	and	r19, r25
     f6e:	8d 2f       	mov	r24, r29
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	02 c0       	rjmp	.+4      	; 0xf78 <PortMonitor_TaskHandler+0x172>
     f74:	95 95       	asr	r25
     f76:	87 95       	ror	r24
     f78:	4a 95       	dec	r20
     f7a:	e2 f7       	brpl	.-8      	; 0xf74 <PortMonitor_TaskHandler+0x16e>
     f7c:	81 70       	andi	r24, 0x01	; 1
     f7e:	90 70       	andi	r25, 0x00	; 0
     f80:	80 95       	com	r24
     f82:	90 95       	com	r25
     f84:	28 23       	and	r18, r24
     f86:	39 23       	and	r19, r25
     f88:	21 15       	cp	r18, r1
     f8a:	31 05       	cpc	r19, r1
     f8c:	09 f4       	brne	.+2      	; 0xf90 <PortMonitor_TaskHandler+0x18a>
     f8e:	44 c0       	rjmp	.+136    	; 0x1018 <PortMonitor_TaskHandler+0x212>
						HAL_UartPrint("BUTTON PRESSED\r\n");
     f90:	8e e2       	ldi	r24, 0x2E	; 46
     f92:	92 e0       	ldi	r25, 0x02	; 2
     f94:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
     f98:	3f c0       	rjmp	.+126    	; 0x1018 <PortMonitor_TaskHandler+0x212>
						case BOTH_EDGE:		changeOcurred = (  ((lastValuesD[port]>>pin) & 0x01) !=  ((val>>pin) & 0x01) ); break;
						case NO_EDGE :		changeOcurred = 0; break;
					}
				}else //Analog
				{
					uint8_t analog_val = ADC_Read(pin);
     f9a:	8e 2d       	mov	r24, r14
     f9c:	0e 94 ce 09 	call	0x139c	; 0x139c <ADC_Read>
					ANALOG_EVENT_CONFIG_t analog_config;
					
					switch(pin)
     fa0:	c4 30       	cpi	r28, 0x04	; 4
     fa2:	d9 f0       	breq	.+54     	; 0xfda <PortMonitor_TaskHandler+0x1d4>
     fa4:	c5 30       	cpi	r28, 0x05	; 5
     fa6:	38 f4       	brcc	.+14     	; 0xfb6 <PortMonitor_TaskHandler+0x1b0>
     fa8:	c2 30       	cpi	r28, 0x02	; 2
     faa:	89 f0       	breq	.+34     	; 0xfce <PortMonitor_TaskHandler+0x1c8>
     fac:	c3 30       	cpi	r28, 0x03	; 3
     fae:	90 f4       	brcc	.+36     	; 0xfd4 <PortMonitor_TaskHandler+0x1ce>
     fb0:	c1 30       	cpi	r28, 0x01	; 1
     fb2:	39 f4       	brne	.+14     	; 0xfc2 <PortMonitor_TaskHandler+0x1bc>
     fb4:	09 c0       	rjmp	.+18     	; 0xfc8 <PortMonitor_TaskHandler+0x1c2>
     fb6:	c6 30       	cpi	r28, 0x06	; 6
     fb8:	b1 f0       	breq	.+44     	; 0xfe6 <PortMonitor_TaskHandler+0x1e0>
     fba:	c6 30       	cpi	r28, 0x06	; 6
     fbc:	88 f0       	brcs	.+34     	; 0xfe0 <PortMonitor_TaskHandler+0x1da>
     fbe:	c7 30       	cpi	r28, 0x07	; 7
     fc0:	a9 f0       	breq	.+42     	; 0xfec <PortMonitor_TaskHandler+0x1e6>
					{
						case ADC0: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC0; break;
     fc2:	20 91 06 0d 	lds	r18, 0x0D06
     fc6:	14 c0       	rjmp	.+40     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC1: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC1; break;
     fc8:	20 91 08 0d 	lds	r18, 0x0D08
     fcc:	11 c0       	rjmp	.+34     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC2: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC2; break;
     fce:	20 91 0a 0d 	lds	r18, 0x0D0A
     fd2:	0e c0       	rjmp	.+28     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC3: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC3; break;
     fd4:	20 91 0c 0d 	lds	r18, 0x0D0C
     fd8:	0b c0       	rjmp	.+22     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC4: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC4; break;
     fda:	20 91 0e 0d 	lds	r18, 0x0D0E
     fde:	08 c0       	rjmp	.+16     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC5: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC5; break;
     fe0:	20 91 10 0d 	lds	r18, 0x0D10
     fe4:	05 c0       	rjmp	.+10     	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC6: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC6; break;
     fe6:	20 91 12 0d 	lds	r18, 0x0D12
     fea:	02 c0       	rjmp	.+4      	; 0xff0 <PortMonitor_TaskHandler+0x1ea>
						case ADC7: analog_config = runningConfiguration.topConfiguration.analogConfig_ADC7; break;
     fec:	20 91 14 0d 	lds	r18, 0x0D14
					}else
					{
						lastChangeSign |= (1<<pin);
					}*/
					
					if(firstTime || (changeOcurred = (abs(lastValuesA[pin] - analog_val) >= analog_config.increment)))
     ff0:	90 91 62 04 	lds	r25, 0x0462
     ff4:	99 23       	and	r25, r25
     ff6:	71 f4       	brne	.+28     	; 0x1014 <PortMonitor_TaskHandler+0x20e>
     ff8:	f6 01       	movw	r30, r12
     ffa:	40 81       	ld	r20, Z
     ffc:	50 e0       	ldi	r21, 0x00	; 0
     ffe:	48 1b       	sub	r20, r24
    1000:	51 09       	sbc	r21, r1
    1002:	57 ff       	sbrs	r21, 7
    1004:	03 c0       	rjmp	.+6      	; 0x100c <PortMonitor_TaskHandler+0x206>
    1006:	50 95       	com	r21
    1008:	41 95       	neg	r20
    100a:	5f 4f       	sbci	r21, 0xFF	; 255
    100c:	30 e0       	ldi	r19, 0x00	; 0
    100e:	42 17       	cp	r20, r18
    1010:	53 07       	cpc	r21, r19
    1012:	14 f0       	brlt	.+4      	; 0x1018 <PortMonitor_TaskHandler+0x212>
					{
						lastValuesA[pin] = analog_val;
    1014:	f6 01       	movw	r30, r12
    1016:	80 83       	st	Z, r24
    1018:	08 94       	sec
    101a:	e1 1c       	adc	r14, r1
    101c:	f1 1c       	adc	r15, r1
    101e:	08 94       	sec
    1020:	c1 1c       	adc	r12, r1
    1022:	d1 1c       	adc	r13, r1
			//case 5: val = HAL_GPIO_PORTF_read(); config = runningConfiguration.topConfiguration.portConfig_PF; break;
			case 5: val = HAL_GPIO_PORTF_read(); config.maskAD = 0; break;
			case 6: val = HAL_GPIO_PORTG_read(); config = runningConfiguration.topConfiguration.portConfig_PG; break;
		}

		for(uint8_t pin=0; pin<8; pin++)
    1024:	f8 e0       	ldi	r31, 0x08	; 8
    1026:	ef 16       	cp	r14, r31
    1028:	f1 04       	cpc	r15, r1
    102a:	09 f0       	breq	.+2      	; 0x102e <PortMonitor_TaskHandler+0x228>
    102c:	45 cf       	rjmp	.-374    	; 0xeb8 <PortMonitor_TaskHandler+0xb2>
			{
				//launchOperations((port*8) + pin);
			}
		}
		
		lastValuesD[port] = val;
    102e:	f4 01       	movw	r30, r8
    1030:	d1 93       	st	Z+, r29
    1032:	4f 01       	movw	r8, r30
}

/* READ PORTS*/
void PortMonitor_TaskHandler()
{
	for(uint8_t port=0; port<NUM_PORTS; port++)
    1034:	1f 5f       	subi	r17, 0xFF	; 255
    1036:	17 30       	cpi	r17, 0x07	; 7
    1038:	09 f0       	breq	.+2      	; 0x103c <PortMonitor_TaskHandler+0x236>
    103a:	fd ce       	rjmp	.-518    	; 0xe36 <PortMonitor_TaskHandler+0x30>
			}
		}
		
		lastValuesD[port] = val;
	}
	firstTime = 0;
    103c:	10 92 62 04 	sts	0x0462, r1
	debounce_prt = 0;
    1040:	10 92 67 04 	sts	0x0467, r1
}
    1044:	df 91       	pop	r29
    1046:	cf 91       	pop	r28
    1048:	1f 91       	pop	r17
    104a:	0f 91       	pop	r16
    104c:	ff 90       	pop	r15
    104e:	ef 90       	pop	r14
    1050:	df 90       	pop	r13
    1052:	cf 90       	pop	r12
    1054:	bf 90       	pop	r11
    1056:	af 90       	pop	r10
    1058:	9f 90       	pop	r9
    105a:	8f 90       	pop	r8
    105c:	7f 90       	pop	r7
    105e:	6f 90       	pop	r6
    1060:	5f 90       	pop	r5
    1062:	4f 90       	pop	r4
    1064:	08 95       	ret

00001066 <sendNextMessage>:

/*****************************************************************************
*****************************************************************************/
void sendNextMessage()
{
	if(currentState != RF_STATE_READY_TO_SEND)
    1066:	20 91 68 04 	lds	r18, 0x0468
    106a:	21 30       	cpi	r18, 0x01	; 1
    106c:	09 f0       	breq	.+2      	; 0x1070 <sendNextMessage+0xa>
    106e:	53 c0       	rjmp	.+166    	; 0x1116 <sendNextMessage+0xb0>
		return;
	
	OPERATION_HEADER_t* currentOP;
	if(referencesMessages_Buffer.end - referencesMessages_Buffer.start > 0)
    1070:	e0 91 f1 0a 	lds	r30, 0x0AF1
    1074:	f0 91 f2 0a 	lds	r31, 0x0AF2
    1078:	80 91 f3 0a 	lds	r24, 0x0AF3
    107c:	90 91 f4 0a 	lds	r25, 0x0AF4
    1080:	8e 1b       	sub	r24, r30
    1082:	9f 0b       	sbc	r25, r31
    1084:	18 16       	cp	r1, r24
    1086:	19 06       	cpc	r1, r25
    1088:	3c f4       	brge	.+14     	; 0x1098 <sendNextMessage+0x32>
	{
		currentOP = referencesMessages_Buffer.buffer[referencesMessages_Buffer.start];
    108a:	ee 0f       	add	r30, r30
    108c:	ff 1f       	adc	r31, r31
    108e:	eb 50       	subi	r30, 0x0B	; 11
    1090:	f5 4f       	sbci	r31, 0xF5	; 245
    1092:	80 81       	ld	r24, Z
    1094:	91 81       	ldd	r25, Z+1	; 0x01
    1096:	13 c0       	rjmp	.+38     	; 0x10be <sendNextMessage+0x58>
		currentBuffer = RF_BUFFER_REFERENCES;
	}else if(copiesMessages_Buffer.end - copiesMessages_Buffer.start > 0)
    1098:	20 91 86 0b 	lds	r18, 0x0B86
    109c:	30 91 87 0b 	lds	r19, 0x0B87
    10a0:	80 91 88 0b 	lds	r24, 0x0B88
    10a4:	90 91 89 0b 	lds	r25, 0x0B89
    10a8:	82 1b       	sub	r24, r18
    10aa:	93 0b       	sbc	r25, r19
    10ac:	18 16       	cp	r1, r24
    10ae:	19 06       	cpc	r1, r25
    10b0:	7c f5       	brge	.+94     	; 0x1110 <sendNextMessage+0xaa>
	{
		currentOP = (OPERATION_HEADER_t*)copiesMessages_Buffer.buffer[copiesMessages_Buffer.start];
    10b2:	2a 57       	subi	r18, 0x7A	; 122
    10b4:	34 4f       	sbci	r19, 0xF4	; 244
    10b6:	f9 01       	movw	r30, r18
    10b8:	84 81       	ldd	r24, Z+4	; 0x04
    10ba:	90 e0       	ldi	r25, 0x00	; 0
		currentBuffer = RF_BUFFER_COPIES;
    10bc:	22 e0       	ldi	r18, 0x02	; 2
    10be:	20 93 69 04 	sts	0x0469, r18
	{
		currentBuffer = RF_BUFFER_NONE;
		return; //Nothing to send
	}		
			
	nwkDataReq.dstAddr = currentOP->destinationAddress;
    10c2:	fc 01       	movw	r30, r24
    10c4:	20 81       	ld	r18, Z
    10c6:	31 81       	ldd	r19, Z+1	; 0x01
    10c8:	30 93 7b 0b 	sts	0x0B7B, r19
    10cc:	20 93 7a 0b 	sts	0x0B7A, r18
	nwkDataReq.dstEndpoint = APP_ENDPOINT;
    10d0:	21 e0       	ldi	r18, 0x01	; 1
    10d2:	20 93 7c 0b 	sts	0x0B7C, r18
	nwkDataReq.srcEndpoint = APP_ENDPOINT;
    10d6:	20 93 7d 0b 	sts	0x0B7D, r18
	nwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
    10da:	23 e0       	ldi	r18, 0x03	; 3
    10dc:	20 93 7e 0b 	sts	0x0B7E, r18
	nwkDataReq.data = (uint8_t *)currentOP;
    10e0:	90 93 80 0b 	sts	0x0B80, r25
    10e4:	80 93 7f 0b 	sts	0x0B7F, r24
	nwkDataReq.size = sizeof(OPERATION_HEADER_t) + getCommandArgsLength(&currentOP->opCode);
    10e8:	02 96       	adiw	r24, 0x02	; 2
    10ea:	0e 94 8e 06 	call	0xd1c	; 0xd1c <getCommandArgsLength>
    10ee:	8d 5f       	subi	r24, 0xFD	; 253
    10f0:	80 93 81 0b 	sts	0x0B81, r24
	nwkDataReq.confirm = rfDataConf;
    10f4:	8c e8       	ldi	r24, 0x8C	; 140
    10f6:	98 e0       	ldi	r25, 0x08	; 8
    10f8:	90 93 83 0b 	sts	0x0B83, r25
    10fc:	80 93 82 0b 	sts	0x0B82, r24

	currentState = RF_STATE_WAIT_CONF;
    1100:	82 e0       	ldi	r24, 0x02	; 2
    1102:	80 93 68 04 	sts	0x0468, r24
		
	NWK_DataReq(&nwkDataReq);
    1106:	85 e7       	ldi	r24, 0x75	; 117
    1108:	9b e0       	ldi	r25, 0x0B	; 11
    110a:	0e 94 a4 10 	call	0x2148	; 0x2148 <NWK_DataReq>
    110e:	03 c0       	rjmp	.+6      	; 0x1116 <sendNextMessage+0xb0>
	{
		currentOP = (OPERATION_HEADER_t*)copiesMessages_Buffer.buffer[copiesMessages_Buffer.start];
		currentBuffer = RF_BUFFER_COPIES;
	}else
	{
		currentBuffer = RF_BUFFER_NONE;
    1110:	10 92 69 04 	sts	0x0469, r1
    1114:	08 95       	ret
    1116:	08 95       	ret

00001118 <rfDataConf>:
}

/*****************************************************************************
*****************************************************************************/
static void rfDataConf(NWK_DataReq_t *req)
{
    1118:	cf 93       	push	r28
    111a:	df 93       	push	r29
//	ledOff(LED_DATA);

	if (NWK_SUCCESS_STATUS == req->status)
    111c:	fc 01       	movw	r30, r24
    111e:	87 85       	ldd	r24, Z+15	; 0x0f
    1120:	88 23       	and	r24, r24
    1122:	41 f4       	brne	.+16     	; 0x1134 <rfDataConf+0x1c>
	{
		failRetries = 0;
    1124:	10 92 f0 0a 	sts	0x0AF0, r1
		currentState = RF_STATE_READY_TO_SEND;
    1128:	81 e0       	ldi	r24, 0x01	; 1
    112a:	80 93 68 04 	sts	0x0468, r24
		
		sendNextMessage();
    112e:	0e 94 33 08 	call	0x1066	; 0x1066 <sendNextMessage>
    1132:	35 c0       	rjmp	.+106    	; 0x119e <rfDataConf+0x86>
	}
	else //NETWORK_PROBLEM
	{
		failRetries++;
    1134:	80 91 f0 0a 	lds	r24, 0x0AF0
    1138:	8f 5f       	subi	r24, 0xFF	; 255
    113a:	80 93 f0 0a 	sts	0x0AF0, r24
		
		//Retry
		SYS_TimerStart(&retriesTimer);
    113e:	8a e8       	ldi	r24, 0x8A	; 138
    1140:	9c e0       	ldi	r25, 0x0C	; 12
    1142:	0e 94 7b 19 	call	0x32f6	; 0x32f6 <SYS_TimerStart>
		
		if(failRetries == RETRIES_LIMIT)
    1146:	80 91 f0 0a 	lds	r24, 0x0AF0
    114a:	85 30       	cpi	r24, 0x05	; 5
    114c:	41 f5       	brne	.+80     	; 0x119e <rfDataConf+0x86>
		{
			failRetries = 0;
    114e:	10 92 f0 0a 	sts	0x0AF0, r1
			
			//Discard message
			if(currentBuffer == RF_BUFFER_REFERENCES)
    1152:	80 91 69 04 	lds	r24, 0x0469
    1156:	81 30       	cpi	r24, 0x01	; 1
    1158:	51 f4       	brne	.+20     	; 0x116e <rfDataConf+0x56>
				referencesMessages_Buffer.start++;
    115a:	80 91 f1 0a 	lds	r24, 0x0AF1
    115e:	90 91 f2 0a 	lds	r25, 0x0AF2
    1162:	01 96       	adiw	r24, 0x01	; 1
    1164:	90 93 f2 0a 	sts	0x0AF2, r25
    1168:	80 93 f1 0a 	sts	0x0AF1, r24
    116c:	15 c0       	rjmp	.+42     	; 0x1198 <rfDataConf+0x80>
			else if(currentBuffer == RF_BUFFER_COPIES)
    116e:	82 30       	cpi	r24, 0x02	; 2
    1170:	99 f4       	brne	.+38     	; 0x1198 <rfDataConf+0x80>
			{
				OPERATION_HEADER_t* currentOP = (OPERATION_HEADER_t*)copiesMessages_Buffer.buffer[copiesMessages_Buffer.start];
    1172:	c0 91 86 0b 	lds	r28, 0x0B86
    1176:	d0 91 87 0b 	lds	r29, 0x0B87
    117a:	fe 01       	movw	r30, r28
    117c:	ea 57       	subi	r30, 0x7A	; 122
    117e:	f4 4f       	sbci	r31, 0xF4	; 244
    1180:	84 81       	ldd	r24, Z+4	; 0x04
    1182:	90 e0       	ldi	r25, 0x00	; 0
				copiesMessages_Buffer.start+= sizeof(OPERATION_HEADER_t) + getCommandArgsLength(&currentOP->opCode);
    1184:	02 96       	adiw	r24, 0x02	; 2
    1186:	0e 94 8e 06 	call	0xd1c	; 0xd1c <getCommandArgsLength>
    118a:	23 96       	adiw	r28, 0x03	; 3
    118c:	c8 0f       	add	r28, r24
    118e:	d1 1d       	adc	r29, r1
    1190:	d0 93 87 0b 	sts	0x0B87, r29
    1194:	c0 93 86 0b 	sts	0x0B86, r28
			}				
			
			
			currentState = RF_STATE_READY_TO_SEND;
    1198:	81 e0       	ldi	r24, 0x01	; 1
    119a:	80 93 68 04 	sts	0x0468, r24
			
			//TODO: Send or log ERROR (LIMIT_EXCEDED)
		}
		
	}//TODO: Check and log for non expected network status
}
    119e:	df 91       	pop	r29
    11a0:	cf 91       	pop	r28
    11a2:	08 95       	ret

000011a4 <Radio_AddMessageByReference>:
	}
	return true;
}

_Bool Radio_AddMessageByReference(OPERATION_HEADER_t* message)
{
    11a4:	9c 01       	movw	r18, r24
	if(referencesMessages_Buffer.end - referencesMessages_Buffer.start >= 1)
    11a6:	80 91 f3 0a 	lds	r24, 0x0AF3
    11aa:	90 91 f4 0a 	lds	r25, 0x0AF4
    11ae:	40 91 f1 0a 	lds	r20, 0x0AF1
    11b2:	50 91 f2 0a 	lds	r21, 0x0AF2
    11b6:	bc 01       	movw	r22, r24
    11b8:	64 1b       	sub	r22, r20
    11ba:	75 0b       	sbc	r23, r21
    11bc:	16 16       	cp	r1, r22
    11be:	17 06       	cpc	r1, r23
    11c0:	84 f4       	brge	.+32     	; 0x11e2 <Radio_AddMessageByReference+0x3e>
	{
		referencesMessages_Buffer.buffer[referencesMessages_Buffer.end++] = message;
    11c2:	fc 01       	movw	r30, r24
    11c4:	ee 0f       	add	r30, r30
    11c6:	ff 1f       	adc	r31, r31
    11c8:	eb 50       	subi	r30, 0x0B	; 11
    11ca:	f5 4f       	sbci	r31, 0xF5	; 245
    11cc:	31 83       	std	Z+1, r19	; 0x01
    11ce:	20 83       	st	Z, r18
    11d0:	01 96       	adiw	r24, 0x01	; 1
    11d2:	90 93 f4 0a 	sts	0x0AF4, r25
    11d6:	80 93 f3 0a 	sts	0x0AF3, r24
		
		sendNextMessage();
    11da:	0e 94 33 08 	call	0x1066	; 0x1066 <sendNextMessage>
		
		return true;
    11de:	81 e0       	ldi	r24, 0x01	; 1
    11e0:	08 95       	ret
	}else
	{
		//TODO: Send or Log ERROR (REFERENCES_BUFFER_FULL)
		return false;
    11e2:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    11e4:	08 95       	ret

000011e6 <owreset>:
HAL_GPIO_PIN(PD0, D, 0); //INT0 SCL
HAL_GPIO_PIN(PD1, D, 1); //INT1 SDA
HAL_GPIO_PIN(PD2, D, 2); //INT2 RX1
HAL_GPIO_PIN(PD3, D, 3); //INT3 TX1
HAL_GPIO_PIN(PD4, D, 4); //CHG_SEN
HAL_GPIO_PIN(PD5, D, 5); //SILICON_NUMBER
    11e6:	55 9a       	sbi	0x0a, 5	; 10
    11e8:	5d 98       	cbi	0x0b, 5	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    11ea:	87 eb       	ldi	r24, 0xB7	; 183
    11ec:	9b e0       	ldi	r25, 0x0B	; 11
    11ee:	01 97       	sbiw	r24, 0x01	; 1
    11f0:	f1 f7       	brne	.-4      	; 0x11ee <owreset+0x8>
    11f2:	00 c0       	rjmp	.+0      	; 0x11f4 <owreset+0xe>
    11f4:	00 00       	nop
    11f6:	55 98       	cbi	0x0a, 5	; 10
    11f8:	5d 98       	cbi	0x0b, 5	; 11
    11fa:	5d 9a       	sbi	0x0b, 5	; 11
    11fc:	95 e8       	ldi	r25, 0x85	; 133
    11fe:	9a 95       	dec	r25
    1200:	f1 f7       	brne	.-4      	; 0x11fe <owreset+0x18>
    1202:	00 00       	nop
    1204:	99 b1       	in	r25, 0x09	; 9
    1206:	ef ec       	ldi	r30, 0xCF	; 207
    1208:	f2 e0       	ldi	r31, 0x02	; 2
    120a:	31 97       	sbiw	r30, 0x01	; 1
    120c:	f1 f7       	brne	.-4      	; 0x120a <owreset+0x24>
    120e:	00 c0       	rjmp	.+0      	; 0x1210 <owreset+0x2a>
    1210:	00 00       	nop
    _delay_us(tH);
    OUTP_1();           /* Releases the bus */
    _delay_us(tI);
    result = INP();
    _delay_us(tJ);
    return result;
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	95 ff       	sbrs	r25, 5
    1216:	80 e0       	ldi	r24, 0x00	; 0
}
    1218:	08 95       	ret

0000121a <owwriteb>:

void owwriteb(uint8_t byte)
{
    121a:	28 e0       	ldi	r18, 0x08	; 8
    121c:	30 e0       	ldi	r19, 0x00	; 0
    121e:	55 9a       	sbi	0x0a, 5	; 10
    1220:	5d 98       	cbi	0x0b, 5	; 11
    int i = 7;
    do {
        if (byte & 0x01) {
    1222:	80 ff       	sbrs	r24, 0
    1224:	0e c0       	rjmp	.+28     	; 0x1242 <owwriteb+0x28>
    1226:	9a e1       	ldi	r25, 0x1A	; 26
    1228:	9a 95       	dec	r25
    122a:	f1 f7       	brne	.-4      	; 0x1228 <owwriteb+0xe>
    122c:	00 c0       	rjmp	.+0      	; 0x122e <owwriteb+0x14>
    122e:	55 98       	cbi	0x0a, 5	; 10
    1230:	5d 98       	cbi	0x0b, 5	; 11
    1232:	5d 9a       	sbi	0x0b, 5	; 11
    1234:	e7 ec       	ldi	r30, 0xC7	; 199
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	31 97       	sbiw	r30, 0x01	; 1
    123a:	f1 f7       	brne	.-4      	; 0x1238 <owwriteb+0x1e>
    123c:	00 c0       	rjmp	.+0      	; 0x123e <owwriteb+0x24>
    123e:	00 00       	nop
    1240:	0d c0       	rjmp	.+26     	; 0x125c <owwriteb+0x42>
    1242:	e7 ec       	ldi	r30, 0xC7	; 199
    1244:	f0 e0       	ldi	r31, 0x00	; 0
    1246:	31 97       	sbiw	r30, 0x01	; 1
    1248:	f1 f7       	brne	.-4      	; 0x1246 <owwriteb+0x2c>
    124a:	00 c0       	rjmp	.+0      	; 0x124c <owwriteb+0x32>
    124c:	00 00       	nop
    124e:	55 98       	cbi	0x0a, 5	; 10
    1250:	5d 98       	cbi	0x0b, 5	; 11
    1252:	5d 9a       	sbi	0x0b, 5	; 11
    1254:	fa e1       	ldi	r31, 0x1A	; 26
    1256:	fa 95       	dec	r31
    1258:	f1 f7       	brne	.-4      	; 0x1256 <owwriteb+0x3c>
    125a:	00 c0       	rjmp	.+0      	; 0x125c <owwriteb+0x42>
    125c:	21 50       	subi	r18, 0x01	; 1
    125e:	30 40       	sbci	r19, 0x00	; 0
            OUTP_0();
            _delay_us(tC);
            OUTP_1();           /* Releases the bus */
            _delay_us(tD);
        }
        if (i == 0)
    1260:	11 f0       	breq	.+4      	; 0x1266 <owwriteb+0x4c>
            return;
        i--;
        byte >>= 1;
    1262:	86 95       	lsr	r24
    } while (1);
    1264:	dc cf       	rjmp	.-72     	; 0x121e <owwriteb+0x4>
    1266:	08 95       	ret

00001268 <owreadb>:
}

uint8_t owreadb(void)
{
    1268:	28 e0       	ldi	r18, 0x08	; 8
    126a:	30 e0       	ldi	r19, 0x00	; 0
    uint8_t result = 0;
    126c:	80 e0       	ldi	r24, 0x00	; 0
    126e:	55 9a       	sbi	0x0a, 5	; 10
    1270:	5d 98       	cbi	0x0b, 5	; 11
    int i = 7;
    do {
        OUTP_0();
        tK;
    1272:	00 14       	cp	r0, r0
    1274:	00 14       	cp	r0, r0
    1276:	00 14       	cp	r0, r0
    1278:	55 98       	cbi	0x0a, 5	; 10
    127a:	5d 98       	cbi	0x0b, 5	; 11
    127c:	5d 9a       	sbi	0x0b, 5	; 11
    127e:	90 e5       	ldi	r25, 0x50	; 80
    1280:	9a 95       	dec	r25
    1282:	f1 f7       	brne	.-4      	; 0x1280 <owreadb+0x18>
        OUTP_1();           /* Releases the bus */
        _delay_us(tE);
        if (INP())
    1284:	4d 99       	sbic	0x09, 5	; 9
            result |= 0x80;     /* LSbit first */
    1286:	80 68       	ori	r24, 0x80	; 128
    1288:	90 ea       	ldi	r25, 0xA0	; 160
    128a:	9a 95       	dec	r25
    128c:	f1 f7       	brne	.-4      	; 0x128a <owreadb+0x22>
    128e:	21 50       	subi	r18, 0x01	; 1
    1290:	30 40       	sbci	r19, 0x00	; 0
        _delay_us(tF);
        if (i == 0)
    1292:	09 f4       	brne	.+2      	; 0x1296 <owreadb+0x2e>
            return result;
        i--;
        result >>= 1;
    } while (1);
}
    1294:	08 95       	ret
            result |= 0x80;     /* LSbit first */
        _delay_us(tF);
        if (i == 0)
            return result;
        i--;
        result >>= 1;
    1296:	86 95       	lsr	r24
    } while (1);
    1298:	ea cf       	rjmp	.-44     	; 0x126e <owreadb+0x6>

0000129a <crc8>:

uint8_t crc8( uint8_t *addr, uint8_t len)
{
	uint8_t crc=0;
	
	for (uint8_t i=0; i<len;i++)
    129a:	fc 01       	movw	r30, r24
    } while (1);
}

uint8_t crc8( uint8_t *addr, uint8_t len)
{
	uint8_t crc=0;
    129c:	90 e0       	ldi	r25, 0x00	; 0
		for (uint8_t j=0;j<8;j++)
		{
			uint8_t mix = (crc ^ inbyte) & 0x01;
			crc >>= 1;
			if (mix)
			crc ^= 0x8C;
    129e:	4c e8       	ldi	r20, 0x8C	; 140

uint8_t crc8( uint8_t *addr, uint8_t len)
{
	uint8_t crc=0;
	
	for (uint8_t i=0; i<len;i++)
    12a0:	0a c0       	rjmp	.+20     	; 0x12b6 <crc8+0x1c>
	{
		uint8_t inbyte = addr[i];
    12a2:	31 91       	ld	r19, Z+
    12a4:	28 e0       	ldi	r18, 0x08	; 8
		for (uint8_t j=0;j<8;j++)
		{
			uint8_t mix = (crc ^ inbyte) & 0x01;
    12a6:	53 2f       	mov	r21, r19
    12a8:	59 27       	eor	r21, r25
			crc >>= 1;
    12aa:	96 95       	lsr	r25
			if (mix)
    12ac:	50 fd       	sbrc	r21, 0
			crc ^= 0x8C;
    12ae:	94 27       	eor	r25, r20
			
			inbyte >>= 1;
    12b0:	36 95       	lsr	r19
    12b2:	21 50       	subi	r18, 0x01	; 1
	uint8_t crc=0;
	
	for (uint8_t i=0; i<len;i++)
	{
		uint8_t inbyte = addr[i];
		for (uint8_t j=0;j<8;j++)
    12b4:	c1 f7       	brne	.-16     	; 0x12a6 <crc8+0xc>

uint8_t crc8( uint8_t *addr, uint8_t len)
{
	uint8_t crc=0;
	
	for (uint8_t i=0; i<len;i++)
    12b6:	2e 2f       	mov	r18, r30
    12b8:	28 1b       	sub	r18, r24
    12ba:	26 17       	cp	r18, r22
    12bc:	90 f3       	brcs	.-28     	; 0x12a2 <crc8+0x8>
			
			inbyte >>= 1;
		}
	}
	return crc;
}
    12be:	89 2f       	mov	r24, r25
    12c0:	08 95       	ret

000012c2 <DS2401_Init>:

_Bool DS2401_Init() {
    12c2:	cf 92       	push	r12
    12c4:	df 92       	push	r13
    12c6:	ef 92       	push	r14
    12c8:	ff 92       	push	r15
    12ca:	0f 93       	push	r16
    12cc:	1f 93       	push	r17
    12ce:	cf 93       	push	r28
    12d0:	df 93       	push	r29
    12d2:	cd b7       	in	r28, 0x3d	; 61
    12d4:	de b7       	in	r29, 0x3e	; 62
    12d6:	27 97       	sbiw	r28, 0x07	; 7
    12d8:	0f b6       	in	r0, 0x3f	; 63
    12da:	f8 94       	cli
    12dc:	de bf       	out	0x3e, r29	; 62
    12de:	0f be       	out	0x3f, r0	; 63
    12e0:	cd bf       	out	0x3d, r28	; 61
    uint8_t crc, acc;
    int i;
    uint8_t buffer[SERIAL_NUMBER_SIZE + 1];

    if (serialNumber_OK) return 1;
    12e2:	80 91 97 0c 	lds	r24, 0x0C97
    12e6:	88 23       	and	r24, r24
    12e8:	09 f0       	breq	.+2      	; 0x12ec <DS2401_Init+0x2a>
    12ea:	43 c0       	rjmp	.+134    	; 0x1372 <DS2401_Init+0xb0>
    12ec:	55 98       	cbi	0x0a, 5	; 10
    12ee:	5d 98       	cbi	0x0b, 5	; 11
    12f0:	5d 9a       	sbi	0x0b, 5	; 11
    12f2:	8f e7       	ldi	r24, 0x7F	; 127
    12f4:	98 e3       	ldi	r25, 0x38	; 56
    12f6:	a1 e0       	ldi	r26, 0x01	; 1
    12f8:	81 50       	subi	r24, 0x01	; 1
    12fa:	90 40       	sbci	r25, 0x00	; 0
    12fc:	a0 40       	sbci	r26, 0x00	; 0
    12fe:	e1 f7       	brne	.-8      	; 0x12f8 <DS2401_Init+0x36>
    1300:	00 c0       	rjmp	.+0      	; 0x1302 <DS2401_Init+0x40>
    1302:	00 00       	nop

    OUTP_1();
    _delay_us(50000);
    if (owreset()) return 0; // fail
    1304:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <owreset>
    1308:	88 23       	and	r24, r24
    130a:	a9 f5       	brne	.+106    	; 0x1376 <DS2401_Init+0xb4>

	cli();
    130c:	f8 94       	cli
    owwriteb(0x33);     /* Read ROM command. */
    130e:	83 e3       	ldi	r24, 0x33	; 51
    1310:	0e 94 0d 09 	call	0x121a	; 0x121a <owwriteb>
    buffer[0] = owreadb(); //family byte (0x01)
    1314:	0e 94 34 09 	call	0x1268	; 0x1268 <owreadb>
    1318:	89 83       	std	Y+1, r24	; 0x01
    131a:	82 e0       	ldi	r24, 0x02	; 2
    131c:	e8 2e       	mov	r14, r24
    131e:	f1 2c       	mov	r15, r1
    1320:	ec 0e       	add	r14, r28
    1322:	fd 1e       	adc	r15, r29
    1324:	67 01       	movw	r12, r14
	
    /* We receive 6 bytes in the reverse order, LSbyte first. */
    for (i = 1; i <= SERIAL_NUMBER_SIZE; i++) {
    1326:	01 e0       	ldi	r16, 0x01	; 1
    1328:	10 e0       	ldi	r17, 0x00	; 0
        buffer[i] = owreadb();
    132a:	0e 94 34 09 	call	0x1268	; 0x1268 <owreadb>
    132e:	d6 01       	movw	r26, r12
    1330:	8d 93       	st	X+, r24
    1332:	6d 01       	movw	r12, r26
	cli();
    owwriteb(0x33);     /* Read ROM command. */
    buffer[0] = owreadb(); //family byte (0x01)
	
    /* We receive 6 bytes in the reverse order, LSbyte first. */
    for (i = 1; i <= SERIAL_NUMBER_SIZE; i++) {
    1334:	0f 5f       	subi	r16, 0xFF	; 255
    1336:	1f 4f       	sbci	r17, 0xFF	; 255
    1338:	07 30       	cpi	r16, 0x07	; 7
    133a:	11 05       	cpc	r17, r1
    133c:	b1 f7       	brne	.-20     	; 0x132a <DS2401_Init+0x68>
        buffer[i] = owreadb();
    }
    crc = owreadb();
    133e:	0e 94 34 09 	call	0x1268	; 0x1268 <owreadb>
    1342:	08 2f       	mov	r16, r24
	sei();
    1344:	78 94       	sei
	
	acc = crc8(buffer, SERIAL_NUMBER_SIZE + 1);
    1346:	ce 01       	movw	r24, r28
    1348:	01 96       	adiw	r24, 0x01	; 1
    134a:	67 e0       	ldi	r22, 0x07	; 7
    134c:	0e 94 4d 09 	call	0x129a	; 0x129a <crc8>

    if (buffer[0] != 0x01 || acc != crc) return 0; // fail
    1350:	99 81       	ldd	r25, Y+1	; 0x01
    1352:	91 30       	cpi	r25, 0x01	; 1
    1354:	81 f4       	brne	.+32     	; 0x1376 <DS2401_Init+0xb4>
    1356:	80 17       	cp	r24, r16
    1358:	71 f4       	brne	.+28     	; 0x1376 <DS2401_Init+0xb4>

    serialNumber_OK = 1;
    135a:	90 93 97 0c 	sts	0x0C97, r25
    135e:	ee e9       	ldi	r30, 0x9E	; 158
    1360:	fc e0       	ldi	r31, 0x0C	; 12
	for (i = 1; i <= SERIAL_NUMBER_SIZE; i++) {
		serialNumber[SERIAL_NUMBER_SIZE - i] = buffer[i];
    1362:	d7 01       	movw	r26, r14
    1364:	8d 91       	ld	r24, X+
    1366:	7d 01       	movw	r14, r26
    1368:	82 93       	st	-Z, r24
	acc = crc8(buffer, SERIAL_NUMBER_SIZE + 1);

    if (buffer[0] != 0x01 || acc != crc) return 0; // fail

    serialNumber_OK = 1;
	for (i = 1; i <= SERIAL_NUMBER_SIZE; i++) {
    136a:	bc e0       	ldi	r27, 0x0C	; 12
    136c:	e8 39       	cpi	r30, 0x98	; 152
    136e:	fb 07       	cpc	r31, r27
    1370:	c1 f7       	brne	.-16     	; 0x1362 <DS2401_Init+0xa0>
_Bool DS2401_Init() {
    uint8_t crc, acc;
    int i;
    uint8_t buffer[SERIAL_NUMBER_SIZE + 1];

    if (serialNumber_OK) return 1;
    1372:	81 e0       	ldi	r24, 0x01	; 1
    1374:	01 c0       	rjmp	.+2      	; 0x1378 <DS2401_Init+0xb6>
    crc = owreadb();
	sei();
	
	acc = crc8(buffer, SERIAL_NUMBER_SIZE + 1);

    if (buffer[0] != 0x01 || acc != crc) return 0; // fail
    1376:	80 e0       	ldi	r24, 0x00	; 0
	for (i = 1; i <= SERIAL_NUMBER_SIZE; i++) {
		serialNumber[SERIAL_NUMBER_SIZE - i] = buffer[i];
	}
    
    return 1;
}
    1378:	27 96       	adiw	r28, 0x07	; 7
    137a:	0f b6       	in	r0, 0x3f	; 63
    137c:	f8 94       	cli
    137e:	de bf       	out	0x3e, r29	; 62
    1380:	0f be       	out	0x3f, r0	; 63
    1382:	cd bf       	out	0x3d, r28	; 61
    1384:	df 91       	pop	r29
    1386:	cf 91       	pop	r28
    1388:	1f 91       	pop	r17
    138a:	0f 91       	pop	r16
    138c:	ff 90       	pop	r15
    138e:	ef 90       	pop	r14
    1390:	df 90       	pop	r13
    1392:	cf 90       	pop	r12
    1394:	08 95       	ret

00001396 <ADC_Reference>:
void ADC_Reference(uint8_t mode)
{
	// can't actually set the register here because the default setting
	// will connect AVCC and the AREF pin, which would cause a short if
	// there's something connected to AREF.
	analog_reference = mode;
    1396:	80 93 63 04 	sts	0x0463, r24
}
    139a:	08 95       	ret

0000139c <ADC_Read>:

unsigned int ADC_Read(uint8_t pin)
{
    139c:	90 91 63 04 	lds	r25, 0x0463
	uint8_t low, high;
	
	// set the analog reference (high two bits of ADMUX) and select the
	// channel (low 4 bits).  this also sets ADLAR (left-adjust result)
	// to 0 (the default).
	if(pin <8)
    13a0:	88 30       	cpi	r24, 0x08	; 8
    13a2:	40 f4       	brcc	.+16     	; 0x13b4 <ADC_Read+0x18>
	{
		ADMUX = (analog_reference << 6) | (pin & 0x07);
    13a4:	92 95       	swap	r25
    13a6:	99 0f       	add	r25, r25
    13a8:	99 0f       	add	r25, r25
    13aa:	90 7c       	andi	r25, 0xC0	; 192
    13ac:	98 2b       	or	r25, r24
    13ae:	90 93 7c 00 	sts	0x007C, r25
    13b2:	08 c0       	rjmp	.+16     	; 0x13c4 <ADC_Read+0x28>
	}else
	{
		ADMUX = (analog_reference << 6) | INTERNAL_TEMP;		
    13b4:	89 2f       	mov	r24, r25
    13b6:	82 95       	swap	r24
    13b8:	88 0f       	add	r24, r24
    13ba:	88 0f       	add	r24, r24
    13bc:	80 7c       	andi	r24, 0xC0	; 192
    13be:	89 62       	ori	r24, 0x29	; 41
    13c0:	80 93 7c 00 	sts	0x007C, r24
	}
	
	ADCSRA |= _BV(ADEN);
    13c4:	80 91 7a 00 	lds	r24, 0x007A
    13c8:	80 68       	ori	r24, 0x80	; 128
    13ca:	80 93 7a 00 	sts	0x007A, r24

	// without a delay, we seem to read from the wrong channel
	HAL_Delay(20);
    13ce:	84 e1       	ldi	r24, 0x14	; 20
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	0e 94 95 0d 	call	0x1b2a	; 0x1b2a <HAL_Delay>

	// start the conversion
	ADCSRA |= _BV(ADSC) | _BV(ADPS2) | _BV(ADPS1) | _BV(ADPS0); // prescaler = 128;
    13d6:	80 91 7a 00 	lds	r24, 0x007A
    13da:	87 64       	ori	r24, 0x47	; 71
    13dc:	80 93 7a 00 	sts	0x007A, r24

	// ADSC is cleared when the conversion finishes
	while (bit_is_set(ADCSRA, ADSC));
    13e0:	80 91 7a 00 	lds	r24, 0x007A
    13e4:	86 fd       	sbrc	r24, 6
    13e6:	fc cf       	rjmp	.-8      	; 0x13e0 <ADC_Read+0x44>

	// we have to read ADCL first; doing so locks both ADCL
	// and ADCH until ADCH is read.  reading ADCL second would
	// cause the results of each conversion to be discarded,
	// as ADCL and ADCH would be locked when it completed.
	low = ADCL;
    13e8:	80 91 78 00 	lds	r24, 0x0078
	high = ADCH;
    13ec:	90 91 79 00 	lds	r25, 0x0079

	// combine the two bytes
	return (high << 8) | low;
    13f0:	39 2f       	mov	r19, r25
    13f2:	20 e0       	ldi	r18, 0x00	; 0
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	82 2b       	or	r24, r18
    13f8:	93 2b       	or	r25, r19
	//return ADC;
    13fa:	08 95       	ret

000013fc <EEPROM_Init>:
#include "EEPROM.h"
#include "globals.h"
#include <util/crc16.h>

void EEPROM_Init(void)
{
    13fc:	0f 93       	push	r16
    13fe:	1f 93       	push	r17
    1400:	cf 93       	push	r28
    1402:	df 93       	push	r29
	return eeprom_read_byte((unsigned char *) address);
}

void EEPROM_Read_Block(void * buffer, const void * address, size_t length)
{
	eeprom_read_block(buffer, address, length);
    1404:	8a eb       	ldi	r24, 0xBA	; 186
    1406:	9c e0       	ldi	r25, 0x0C	; 12
    1408:	60 e0       	ldi	r22, 0x00	; 0
    140a:	70 e0       	ldi	r23, 0x00	; 0
    140c:	4c e0       	ldi	r20, 0x0C	; 12
    140e:	50 e0       	ldi	r21, 0x00	; 0
    1410:	0e 94 a7 1d 	call	0x3b4e	; 0x3b4e <__eerd_block_m128rfa1>

void EEPROM_Init(void)
{
	//Get the header only
	EEPROM_Read_Block(runningConfiguration.raw, 0x00, sizeof(DEVICE_INFO_t));
	uint16_t eeprom_size = runningConfiguration.topConfiguration.deviceInfo.length;
    1414:	c0 91 bb 0c 	lds	r28, 0x0CBB
    1418:	d0 91 bc 0c 	lds	r29, 0x0CBC
	uint16_t eeprom_crc = runningConfiguration.topConfiguration.deviceInfo.checkSum;;
    141c:	00 91 bd 0c 	lds	r16, 0x0CBD
    1420:	10 91 be 0c 	lds	r17, 0x0CBE
	
	//Copy Startup-configuration to Running-configuration
	if(eeprom_size != 0xFFFF && eeprom_size != 0x00)
    1424:	ce 01       	movw	r24, r28
    1426:	01 97       	sbiw	r24, 0x01	; 1
    1428:	2f ef       	ldi	r18, 0xFF	; 255
    142a:	8e 3f       	cpi	r24, 0xFE	; 254
    142c:	92 07       	cpc	r25, r18
    142e:	08 f0       	brcs	.+2      	; 0x1432 <EEPROM_Init+0x36>
    1430:	38 c0       	rjmp	.+112    	; 0x14a2 <EEPROM_Init+0xa6>
	return eeprom_read_byte((unsigned char *) address);
}

void EEPROM_Read_Block(void * buffer, const void * address, size_t length)
{
	eeprom_read_block(buffer, address, length);
    1432:	8a eb       	ldi	r24, 0xBA	; 186
    1434:	9c e0       	ldi	r25, 0x0C	; 12
    1436:	60 e0       	ldi	r22, 0x00	; 0
    1438:	70 e0       	ldi	r23, 0x00	; 0
    143a:	ae 01       	movw	r20, r28
    143c:	0e 94 a7 1d 	call	0x3b4e	; 0x3b4e <__eerd_block_m128rfa1>
	
	//Copy Startup-configuration to Running-configuration
	if(eeprom_size != 0xFFFF && eeprom_size != 0x00)
	{
		EEPROM_Read_Block(runningConfiguration.raw, 0x00, eeprom_size);	
		runningConfiguration.topConfiguration.deviceInfo.checkSum = 0;
    1440:	10 92 be 0c 	sts	0x0CBE, r1
    1444:	10 92 bd 0c 	sts	0x0CBD, r1
    1448:	ea eb       	ldi	r30, 0xBA	; 186
    144a:	fc e0       	ldi	r31, 0x0C	; 12
		
		uint16_t acc = 0;
		for(int i = 0; i < eeprom_size; i++)
    144c:	80 e0       	ldi	r24, 0x00	; 0
    144e:	90 e0       	ldi	r25, 0x00	; 0
	if(eeprom_size != 0xFFFF && eeprom_size != 0x00)
	{
		EEPROM_Read_Block(runningConfiguration.raw, 0x00, eeprom_size);	
		runningConfiguration.topConfiguration.deviceInfo.checkSum = 0;
		
		uint16_t acc = 0;
    1450:	20 e0       	ldi	r18, 0x00	; 0
    1452:	30 e0       	ldi	r19, 0x00	; 0
		for(int i = 0; i < eeprom_size; i++)
			acc = _crc16_update(acc, runningConfiguration.raw[i]);
    1454:	41 91       	ld	r20, Z+
_crc16_update(uint16_t __crc, uint8_t __data)
{
	uint8_t __tmp;
	uint16_t __ret;

	__asm__ __volatile__ (
    1456:	24 27       	eor	r18, r20
    1458:	42 2f       	mov	r20, r18
    145a:	42 95       	swap	r20
    145c:	42 27       	eor	r20, r18
    145e:	04 2e       	mov	r0, r20
    1460:	46 95       	lsr	r20
    1462:	46 95       	lsr	r20
    1464:	40 25       	eor	r20, r0
    1466:	04 2e       	mov	r0, r20
    1468:	46 95       	lsr	r20
    146a:	40 25       	eor	r20, r0
    146c:	47 70       	andi	r20, 0x07	; 7
    146e:	02 2e       	mov	r0, r18
    1470:	23 2f       	mov	r18, r19
    1472:	46 95       	lsr	r20
    1474:	07 94       	ror	r0
    1476:	47 95       	ror	r20
    1478:	30 2d       	mov	r19, r0
    147a:	24 27       	eor	r18, r20
    147c:	06 94       	lsr	r0
    147e:	47 95       	ror	r20
    1480:	30 25       	eor	r19, r0
    1482:	24 27       	eor	r18, r20
	{
		EEPROM_Read_Block(runningConfiguration.raw, 0x00, eeprom_size);	
		runningConfiguration.topConfiguration.deviceInfo.checkSum = 0;
		
		uint16_t acc = 0;
		for(int i = 0; i < eeprom_size; i++)
    1484:	01 96       	adiw	r24, 0x01	; 1
    1486:	8c 17       	cp	r24, r28
    1488:	9d 07       	cpc	r25, r29
    148a:	21 f7       	brne	.-56     	; 0x1454 <EEPROM_Init+0x58>
			acc = _crc16_update(acc, runningConfiguration.raw[i]);
		
		validConfiguration = eeprom_crc == acc;
    148c:	81 e0       	ldi	r24, 0x01	; 1
    148e:	02 17       	cp	r16, r18
    1490:	13 07       	cpc	r17, r19
    1492:	09 f0       	breq	.+2      	; 0x1496 <EEPROM_Init+0x9a>
    1494:	80 e0       	ldi	r24, 0x00	; 0
    1496:	80 93 b9 0c 	sts	0x0CB9, r24
		runningConfiguration.topConfiguration.deviceInfo.checkSum = eeprom_crc;
    149a:	10 93 be 0c 	sts	0x0CBE, r17
    149e:	00 93 bd 0c 	sts	0x0CBD, r16
	}
}
    14a2:	df 91       	pop	r29
    14a4:	cf 91       	pop	r28
    14a6:	1f 91       	pop	r17
    14a8:	0f 91       	pop	r16
    14aa:	08 95       	ret

000014ac <RTC_Init>:

TIME_OPERATION_HEADER_t* time_operation_header;

void RTC_Init()
{
	TIMSK2 &=~((1<<TOIE2)|(1<<OCIE2B));     //Disable TC2 interrupt
    14ac:	80 91 70 00 	lds	r24, 0x0070
    14b0:	8a 7f       	andi	r24, 0xFA	; 250
    14b2:	80 93 70 00 	sts	0x0070, r24
	ASSR  &=~((1<<EXCLKAMR)|(1<<EXCLK));    // set clock source to external crystal AS2=1, EXCLK=0, EXCKLAMR=0
    14b6:	80 91 b6 00 	lds	r24, 0x00B6
    14ba:	8f 73       	andi	r24, 0x3F	; 63
    14bc:	80 93 b6 00 	sts	0x00B6, r24
	ASSR |= (1<<AS2);              // alternate clock source
    14c0:	80 91 b6 00 	lds	r24, 0x00B6
    14c4:	80 62       	ori	r24, 0x20	; 32
    14c6:	80 93 b6 00 	sts	0x00B6, r24
	
	TCNT2 = 0x00;
    14ca:	10 92 b2 00 	sts	0x00B2, r1
	TCCR2B = 0x05;
    14ce:	85 e0       	ldi	r24, 0x05	; 5
    14d0:	80 93 b1 00 	sts	0x00B1, r24
	
	while(ASSR&0x07);           //Wait until TC2 is updated
    14d4:	80 91 b6 00 	lds	r24, 0x00B6
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	87 70       	andi	r24, 0x07	; 7
    14dc:	90 70       	andi	r25, 0x00	; 0
    14de:	00 97       	sbiw	r24, 0x00	; 0
    14e0:	c9 f7       	brne	.-14     	; 0x14d4 <RTC_Init+0x28>
	TIMSK2 |= (1<<TOIE2);        //set 8-bit Timer/Counter2 Overflow Interrupt Enable
    14e2:	80 91 70 00 	lds	r24, 0x0070
    14e6:	81 60       	ori	r24, 0x01	; 1
    14e8:	80 93 70 00 	sts	0x0070, r24
	sei();                     //set the Global Interrupt Enable Bit
    14ec:	78 94       	sei
	
	validTime = 0;
    14ee:	10 92 b1 0c 	sts	0x0CB1, r1
}
    14f2:	08 95       	ret

000014f4 <RTC_ValidateTime>:

void RTC_ValidateTime(TIME_t *receivedTime)
{
	memcpy((uint8_t*)receivedTime,(uint8_t*)&currentTime, sizeof(TIME_t));
    14f4:	fc 01       	movw	r30, r24
    14f6:	aa eb       	ldi	r26, 0xBA	; 186
    14f8:	bc e1       	ldi	r27, 0x1C	; 28
    14fa:	83 e0       	ldi	r24, 0x03	; 3
    14fc:	0d 90       	ld	r0, X+
    14fe:	01 92       	st	Z+, r0
    1500:	81 50       	subi	r24, 0x01	; 1
    1502:	e1 f7       	brne	.-8      	; 0x14fc <RTC_ValidateTime+0x8>
	
	searchFirstTimeOperation();
    1504:	0e 94 a9 0a 	call	0x1552	; 0x1552 <searchFirstTimeOperation>
	validTime = 1;
    1508:	81 e0       	ldi	r24, 0x01	; 1
    150a:	80 93 b1 0c 	sts	0x0CB1, r24
}
    150e:	08 95       	ret

00001510 <compareTimes>:
		time_operation_header = (TIME_OPERATION_HEADER_t*)&runningConfiguration.raw[OPERATION_TABLE_END_ADDR + TIME_OPERATION_LIST_START_ADDRESS];
	}
}

int8_t compareTimes(TIME_t time1, TIME_t time2)
{
    1510:	cf 93       	push	r28
    1512:	df 93       	push	r29
    1514:	00 d0       	rcall	.+0      	; 0x1516 <compareTimes+0x6>
    1516:	00 d0       	rcall	.+0      	; 0x1518 <compareTimes+0x8>
    1518:	00 d0       	rcall	.+0      	; 0x151a <compareTimes+0xa>
    151a:	cd b7       	in	r28, 0x3d	; 61
    151c:	de b7       	in	r29, 0x3e	; 62
		if (time1.hour > time2.hour) return 1;
    151e:	26 17       	cp	r18, r22
    1520:	60 f0       	brcs	.+24     	; 0x153a <compareTimes+0x2a>
		if (time1.hour < time2.hour) return -1;
    1522:	62 17       	cp	r22, r18
    1524:	40 f0       	brcs	.+16     	; 0x1536 <compareTimes+0x26>
		if (time1.minute > time2.minute) return 1;
    1526:	37 17       	cp	r19, r23
    1528:	40 f0       	brcs	.+16     	; 0x153a <compareTimes+0x2a>
		if (time1.minute < time2.minute) return -1;
    152a:	73 17       	cp	r23, r19
    152c:	20 f0       	brcs	.+8      	; 0x1536 <compareTimes+0x26>
		if (time1.second > time2.second) return 1;
    152e:	48 17       	cp	r20, r24
    1530:	20 f0       	brcs	.+8      	; 0x153a <compareTimes+0x2a>
		if (time1.second < time2.second) return -1;
    1532:	84 17       	cp	r24, r20
    1534:	20 f4       	brcc	.+8      	; 0x153e <compareTimes+0x2e>
int8_t compareTimes(TIME_t time1, TIME_t time2)
{
		if (time1.hour > time2.hour) return 1;
		if (time1.hour < time2.hour) return -1;
		if (time1.minute > time2.minute) return 1;
		if (time1.minute < time2.minute) return -1;
    1536:	8f ef       	ldi	r24, 0xFF	; 255
    1538:	03 c0       	rjmp	.+6      	; 0x1540 <compareTimes+0x30>
		if (time1.second > time2.second) return 1;
    153a:	81 e0       	ldi	r24, 0x01	; 1
    153c:	01 c0       	rjmp	.+2      	; 0x1540 <compareTimes+0x30>
		if (time1.second < time2.second) return -1;
		return 0;	
    153e:	80 e0       	ldi	r24, 0x00	; 0
}
    1540:	26 96       	adiw	r28, 0x06	; 6
    1542:	0f b6       	in	r0, 0x3f	; 63
    1544:	f8 94       	cli
    1546:	de bf       	out	0x3e, r29	; 62
    1548:	0f be       	out	0x3f, r0	; 63
    154a:	cd bf       	out	0x3d, r28	; 61
    154c:	df 91       	pop	r29
    154e:	cf 91       	pop	r28
    1550:	08 95       	ret

00001552 <searchFirstTimeOperation>:
	searchFirstTimeOperation();
	validTime = 1;
}

void searchFirstTimeOperation()
{
    1552:	1f 93       	push	r17
    1554:	cf 93       	push	r28
    1556:	df 93       	push	r29
	uint16_t operation_ptr;
	for(operation_ptr = TIME_OPERATION_LIST_START_ADDRESS; operation_ptr < TIME_OPERATION_LIST_END_ADDRESS;)
    1558:	c0 91 86 0d 	lds	r28, 0x0D86
    155c:	d0 e0       	ldi	r29, 0x00	; 0
    155e:	21 c0       	rjmp	.+66     	; 0x15a2 <searchFirstTimeOperation+0x50>
	{
		time_operation_header = (TIME_OPERATION_HEADER_t*)&runningConfiguration.raw[OPERATION_TABLE_END_ADDR + operation_ptr];
    1560:	ce 01       	movw	r24, r28
    1562:	84 57       	subi	r24, 0x74	; 116
    1564:	92 4f       	sbci	r25, 0xF2	; 242
    1566:	90 93 9f 0c 	sts	0x0C9F, r25
    156a:	80 93 9e 0c 	sts	0x0C9E, r24
		uint8_t args_length = getCommandArgsLength(&time_operation_header->operationHeader.opCode);
    156e:	05 96       	adiw	r24, 0x05	; 5
    1570:	0e 94 8e 06 	call	0xd1c	; 0xd1c <getCommandArgsLength>
    1574:	18 2f       	mov	r17, r24
		
		if(compareTimes(time_operation_header->activationTime, currentTime) >= 0) break;
    1576:	e0 91 9e 0c 	lds	r30, 0x0C9E
    157a:	f0 91 9f 0c 	lds	r31, 0x0C9F
    157e:	60 81       	ld	r22, Z
    1580:	71 81       	ldd	r23, Z+1	; 0x01
    1582:	82 81       	ldd	r24, Z+2	; 0x02
    1584:	20 91 ba 1c 	lds	r18, 0x1CBA
    1588:	30 91 bb 1c 	lds	r19, 0x1CBB
    158c:	40 91 bc 1c 	lds	r20, 0x1CBC
    1590:	0e 94 88 0a 	call	0x1510	; 0x1510 <compareTimes>
    1594:	87 ff       	sbrs	r24, 7
    1596:	0b c0       	rjmp	.+22     	; 0x15ae <searchFirstTimeOperation+0x5c>
		operation_ptr += args_length + sizeof(TIME_OPERATION_HEADER_t);
    1598:	81 2f       	mov	r24, r17
    159a:	90 e0       	ldi	r25, 0x00	; 0
    159c:	06 96       	adiw	r24, 0x06	; 6
    159e:	c8 0f       	add	r28, r24
    15a0:	d9 1f       	adc	r29, r25
}

void searchFirstTimeOperation()
{
	uint16_t operation_ptr;
	for(operation_ptr = TIME_OPERATION_LIST_START_ADDRESS; operation_ptr < TIME_OPERATION_LIST_END_ADDRESS;)
    15a2:	80 91 88 0d 	lds	r24, 0x0D88
    15a6:	90 e0       	ldi	r25, 0x00	; 0
    15a8:	c8 17       	cp	r28, r24
    15aa:	d9 07       	cpc	r29, r25
    15ac:	c8 f2       	brcs	.-78     	; 0x1560 <searchFirstTimeOperation+0xe>
		
		if(compareTimes(time_operation_header->activationTime, currentTime) >= 0) break;
		operation_ptr += args_length + sizeof(TIME_OPERATION_HEADER_t);
	}
	
	if(operation_ptr >= TIME_OPERATION_LIST_END_ADDRESS)
    15ae:	80 91 88 0d 	lds	r24, 0x0D88
    15b2:	90 e0       	ldi	r25, 0x00	; 0
    15b4:	c8 17       	cp	r28, r24
    15b6:	d9 07       	cpc	r29, r25
    15b8:	48 f0       	brcs	.+18     	; 0x15cc <searchFirstTimeOperation+0x7a>
	{
		time_operation_header = (TIME_OPERATION_HEADER_t*)&runningConfiguration.raw[OPERATION_TABLE_END_ADDR + TIME_OPERATION_LIST_START_ADDRESS];
    15ba:	80 91 86 0d 	lds	r24, 0x0D86
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	84 57       	subi	r24, 0x74	; 116
    15c2:	92 4f       	sbci	r25, 0xF2	; 242
    15c4:	90 93 9f 0c 	sts	0x0C9F, r25
    15c8:	80 93 9e 0c 	sts	0x0C9E, r24
	}
}
    15cc:	df 91       	pop	r29
    15ce:	cf 91       	pop	r28
    15d0:	1f 91       	pop	r17
    15d2:	08 95       	ret

000015d4 <__vector_15>:
		if (time1.second < time2.second) return -1;
		return 0;	
}

ISR(TIMER2_OVF_vect)  //overflow interrupt vector
{
    15d4:	1f 92       	push	r1
    15d6:	0f 92       	push	r0
    15d8:	0f b6       	in	r0, 0x3f	; 63
    15da:	0f 92       	push	r0
    15dc:	0b b6       	in	r0, 0x3b	; 59
    15de:	0f 92       	push	r0
    15e0:	11 24       	eor	r1, r1
    15e2:	2f 93       	push	r18
    15e4:	3f 93       	push	r19
    15e6:	4f 93       	push	r20
    15e8:	5f 93       	push	r21
    15ea:	6f 93       	push	r22
    15ec:	7f 93       	push	r23
    15ee:	8f 93       	push	r24
    15f0:	9f 93       	push	r25
    15f2:	af 93       	push	r26
    15f4:	bf 93       	push	r27
    15f6:	cf 93       	push	r28
    15f8:	df 93       	push	r29
    15fa:	ef 93       	push	r30
    15fc:	ff 93       	push	r31
	if (++currentTime.second==60)        //keep track of time
    15fe:	80 91 bc 1c 	lds	r24, 0x1CBC
    1602:	8f 5f       	subi	r24, 0xFF	; 255
    1604:	80 93 bc 1c 	sts	0x1CBC, r24
    1608:	8c 33       	cpi	r24, 0x3C	; 60
    160a:	a1 f4       	brne	.+40     	; 0x1634 <__vector_15+0x60>
	{
		currentTime.second=0;
    160c:	10 92 bc 1c 	sts	0x1CBC, r1
		if (++currentTime.minute==60)
    1610:	80 91 bb 1c 	lds	r24, 0x1CBB
    1614:	8f 5f       	subi	r24, 0xFF	; 255
    1616:	80 93 bb 1c 	sts	0x1CBB, r24
    161a:	8c 33       	cpi	r24, 0x3C	; 60
    161c:	59 f4       	brne	.+22     	; 0x1634 <__vector_15+0x60>
		{
			currentTime.minute=0;
    161e:	10 92 bb 1c 	sts	0x1CBB, r1
			if (++currentTime.hour==24)
    1622:	80 91 ba 1c 	lds	r24, 0x1CBA
    1626:	8f 5f       	subi	r24, 0xFF	; 255
    1628:	80 93 ba 1c 	sts	0x1CBA, r24
    162c:	88 31       	cpi	r24, 0x18	; 24
    162e:	11 f4       	brne	.+4      	; 0x1634 <__vector_15+0x60>
			{
				currentTime.hour=0;
    1630:	10 92 ba 1c 	sts	0x1CBA, r1
			}
		}
	}
	
	//Check Time Operations
	if(validTime)
    1634:	80 91 b1 0c 	lds	r24, 0x0CB1
    1638:	88 23       	and	r24, r24
    163a:	31 f5       	brne	.+76     	; 0x1688 <__vector_15+0xb4>
    163c:	36 c0       	rjmp	.+108    	; 0x16aa <__vector_15+0xd6>
	{
		while(compareTimes(time_operation_header->activationTime, currentTime) == 0)
		{
			OM_ProccessOperation(&time_operation_header->operationHeader);
    163e:	ce 01       	movw	r24, r28
    1640:	03 96       	adiw	r24, 0x03	; 3
    1642:	0e 94 b6 06 	call	0xd6c	; 0xd6c <OM_ProccessOperation>
			
			time_operation_header = (uint16_t)time_operation_header + getCommandArgsLength(&time_operation_header->operationHeader.opCode) + sizeof(TIME_OPERATION_HEADER_t);
    1646:	c0 91 9e 0c 	lds	r28, 0x0C9E
    164a:	d0 91 9f 0c 	lds	r29, 0x0C9F
    164e:	ce 01       	movw	r24, r28
    1650:	05 96       	adiw	r24, 0x05	; 5
    1652:	0e 94 8e 06 	call	0xd1c	; 0xd1c <getCommandArgsLength>
    1656:	26 96       	adiw	r28, 0x06	; 6
    1658:	c8 0f       	add	r28, r24
    165a:	d1 1d       	adc	r29, r1
    165c:	d0 93 9f 0c 	sts	0x0C9F, r29
    1660:	c0 93 9e 0c 	sts	0x0C9E, r28
			
			if(time_operation_header >= ((uint16_t)&runningConfiguration) + TIME_OPERATION_LIST_END_ADDRESS + OPERATION_TABLE_END_ADDR )
    1664:	80 91 88 0d 	lds	r24, 0x0D88
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	84 57       	subi	r24, 0x74	; 116
    166c:	92 4f       	sbci	r25, 0xF2	; 242
    166e:	c8 17       	cp	r28, r24
    1670:	d9 07       	cpc	r29, r25
    1672:	50 f0       	brcs	.+20     	; 0x1688 <__vector_15+0xb4>
			{
				time_operation_header = (TIME_OPERATION_HEADER_t*)&runningConfiguration.raw[TIME_OPERATION_LIST_START_ADDRESS + OPERATION_TABLE_END_ADDR];
    1674:	80 91 86 0d 	lds	r24, 0x0D86
    1678:	90 e0       	ldi	r25, 0x00	; 0
    167a:	84 57       	subi	r24, 0x74	; 116
    167c:	92 4f       	sbci	r25, 0xF2	; 242
    167e:	90 93 9f 0c 	sts	0x0C9F, r25
    1682:	80 93 9e 0c 	sts	0x0C9E, r24
				break;
    1686:	11 c0       	rjmp	.+34     	; 0x16aa <__vector_15+0xd6>
	}
	
	//Check Time Operations
	if(validTime)
	{
		while(compareTimes(time_operation_header->activationTime, currentTime) == 0)
    1688:	c0 91 9e 0c 	lds	r28, 0x0C9E
    168c:	d0 91 9f 0c 	lds	r29, 0x0C9F
    1690:	68 81       	ld	r22, Y
    1692:	79 81       	ldd	r23, Y+1	; 0x01
    1694:	8a 81       	ldd	r24, Y+2	; 0x02
    1696:	20 91 ba 1c 	lds	r18, 0x1CBA
    169a:	30 91 bb 1c 	lds	r19, 0x1CBB
    169e:	40 91 bc 1c 	lds	r20, 0x1CBC
    16a2:	0e 94 88 0a 	call	0x1510	; 0x1510 <compareTimes>
    16a6:	88 23       	and	r24, r24
    16a8:	51 f2       	breq	.-108    	; 0x163e <__vector_15+0x6a>
				time_operation_header = (TIME_OPERATION_HEADER_t*)&runningConfiguration.raw[TIME_OPERATION_LIST_START_ADDRESS + OPERATION_TABLE_END_ADDR];
				break;
			}		
		}
	}
}
    16aa:	ff 91       	pop	r31
    16ac:	ef 91       	pop	r30
    16ae:	df 91       	pop	r29
    16b0:	cf 91       	pop	r28
    16b2:	bf 91       	pop	r27
    16b4:	af 91       	pop	r26
    16b6:	9f 91       	pop	r25
    16b8:	8f 91       	pop	r24
    16ba:	7f 91       	pop	r23
    16bc:	6f 91       	pop	r22
    16be:	5f 91       	pop	r21
    16c0:	4f 91       	pop	r20
    16c2:	3f 91       	pop	r19
    16c4:	2f 91       	pop	r18
    16c6:	0f 90       	pop	r0
    16c8:	0b be       	out	0x3b, r0	; 59
    16ca:	0f 90       	pop	r0
    16cc:	0f be       	out	0x3f, r0	; 63
    16ce:	0f 90       	pop	r0
    16d0:	1f 90       	pop	r1
    16d2:	18 95       	reti

000016d4 <numWrite>:


//AUXILIARY FUNCTIONS

void numWrite(unsigned int num)
{
    16d4:	cf 93       	push	r28
    16d6:	df 93       	push	r29
    16d8:	ec 01       	movw	r28, r24
	int aux;
	if(num > 9999)
    16da:	87 e2       	ldi	r24, 0x27	; 39
    16dc:	c0 31       	cpi	r28, 0x10	; 16
    16de:	d8 07       	cpc	r29, r24
    16e0:	50 f0       	brcs	.+20     	; 0x16f6 <numWrite+0x22>
	{
		aux = num / 10000;
		num = num % 10000;
    16e2:	ce 01       	movw	r24, r28
    16e4:	60 e1       	ldi	r22, 0x10	; 16
    16e6:	77 e2       	ldi	r23, 0x27	; 39
    16e8:	0e 94 ab 1c 	call	0x3956	; 0x3956 <__udivmodhi4>
    16ec:	ec 01       	movw	r28, r24
		HAL_UartWriteByte(aux+'0');
    16ee:	cb 01       	movw	r24, r22
    16f0:	c0 96       	adiw	r24, 0x30	; 48
    16f2:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	}
	if(num > 999)
    16f6:	83 e0       	ldi	r24, 0x03	; 3
    16f8:	c8 3e       	cpi	r28, 0xE8	; 232
    16fa:	d8 07       	cpc	r29, r24
    16fc:	50 f0       	brcs	.+20     	; 0x1712 <numWrite+0x3e>
	{
		aux = num/1000;
		num = num % 1000;
    16fe:	ce 01       	movw	r24, r28
    1700:	68 ee       	ldi	r22, 0xE8	; 232
    1702:	73 e0       	ldi	r23, 0x03	; 3
    1704:	0e 94 ab 1c 	call	0x3956	; 0x3956 <__udivmodhi4>
    1708:	ec 01       	movw	r28, r24
		HAL_UartWriteByte(aux+'0');
    170a:	cb 01       	movw	r24, r22
    170c:	c0 96       	adiw	r24, 0x30	; 48
    170e:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	}
	if(num > 99)
    1712:	c4 36       	cpi	r28, 0x64	; 100
    1714:	d1 05       	cpc	r29, r1
    1716:	50 f0       	brcs	.+20     	; 0x172c <numWrite+0x58>
	{
		aux = num/100;
		num = num % 100;
    1718:	ce 01       	movw	r24, r28
    171a:	64 e6       	ldi	r22, 0x64	; 100
    171c:	70 e0       	ldi	r23, 0x00	; 0
    171e:	0e 94 ab 1c 	call	0x3956	; 0x3956 <__udivmodhi4>
    1722:	ec 01       	movw	r28, r24
		HAL_UartWriteByte(aux+'0');
    1724:	cb 01       	movw	r24, r22
    1726:	c0 96       	adiw	r24, 0x30	; 48
    1728:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	}
	if(num > 9)
    172c:	ca 30       	cpi	r28, 0x0A	; 10
    172e:	d1 05       	cpc	r29, r1
    1730:	50 f0       	brcs	.+20     	; 0x1746 <numWrite+0x72>
	{
		aux = num/10;
		num = num % 10;
    1732:	ce 01       	movw	r24, r28
    1734:	6a e0       	ldi	r22, 0x0A	; 10
    1736:	70 e0       	ldi	r23, 0x00	; 0
    1738:	0e 94 ab 1c 	call	0x3956	; 0x3956 <__udivmodhi4>
    173c:	ec 01       	movw	r28, r24
		HAL_UartWriteByte(aux+'0');
    173e:	cb 01       	movw	r24, r22
    1740:	c0 96       	adiw	r24, 0x30	; 48
    1742:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	}
	HAL_UartWriteByte(num+'0');
    1746:	ce 01       	movw	r24, r28
    1748:	c0 96       	adiw	r24, 0x30	; 48
    174a:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
}
    174e:	df 91       	pop	r29
    1750:	cf 91       	pop	r28
    1752:	08 95       	ret

00001754 <numWriteHEX>:

void numWriteHEX(unsigned int num)
{
    1754:	0f 93       	push	r16
    1756:	1f 93       	push	r17
    1758:	cf 93       	push	r28
    175a:	df 93       	push	r29
    175c:	8c 01       	movw	r16, r24
	HAL_UartPrint("0x");
    175e:	8f e3       	ldi	r24, 0x3F	; 63
    1760:	92 e0       	ldi	r25, 0x02	; 2
    1762:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
	int aux = num;
    1766:	e8 01       	movw	r28, r16
	char c;
	do
	{
		c = (aux & 0xF0)>>4;
    1768:	ce 01       	movw	r24, r28
    176a:	80 7f       	andi	r24, 0xF0	; 240
    176c:	90 70       	andi	r25, 0x00	; 0
    176e:	24 e0       	ldi	r18, 0x04	; 4
    1770:	95 95       	asr	r25
    1772:	87 95       	ror	r24
    1774:	2a 95       	dec	r18
    1776:	e1 f7       	brne	.-8      	; 0x1770 <numWriteHEX+0x1c>
    1778:	28 2f       	mov	r18, r24
    177a:	90 e0       	ldi	r25, 0x00	; 0
		if(c <= 9)
    177c:	2a 30       	cpi	r18, 0x0A	; 10
    177e:	10 f4       	brcc	.+4      	; 0x1784 <numWriteHEX+0x30>
		HAL_UartWriteByte(c + '0');
    1780:	c0 96       	adiw	r24, 0x30	; 48
    1782:	01 c0       	rjmp	.+2      	; 0x1786 <numWriteHEX+0x32>
		else
		HAL_UartWriteByte((c - 10) + 'A');
    1784:	c7 96       	adiw	r24, 0x37	; 55
    1786:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
		
		c = (aux & 0xF);
    178a:	2c 2f       	mov	r18, r28
    178c:	2f 70       	andi	r18, 0x0F	; 15
    178e:	82 2f       	mov	r24, r18
    1790:	90 e0       	ldi	r25, 0x00	; 0
		if(c <= 9)
    1792:	2a 30       	cpi	r18, 0x0A	; 10
    1794:	10 f4       	brcc	.+4      	; 0x179a <numWriteHEX+0x46>
		HAL_UartWriteByte(c + '0');
    1796:	c0 96       	adiw	r24, 0x30	; 48
    1798:	01 c0       	rjmp	.+2      	; 0x179c <numWriteHEX+0x48>
		else
		HAL_UartWriteByte((c - 10) + 'A');
    179a:	c7 96       	adiw	r24, 0x37	; 55
    179c:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
		
		aux >>= 8;
    17a0:	cd 2f       	mov	r28, r29
    17a2:	dd 0f       	add	r29, r29
    17a4:	dd 0b       	sbc	r29, r29
	} while (aux != 0);
    17a6:	20 97       	sbiw	r28, 0x00	; 0
    17a8:	f9 f6       	brne	.-66     	; 0x1768 <numWriteHEX+0x14>
}
    17aa:	df 91       	pop	r29
    17ac:	cf 91       	pop	r28
    17ae:	1f 91       	pop	r17
    17b0:	0f 91       	pop	r16
    17b2:	08 95       	ret

000017b4 <validatePortAction>:
		}
	}
}	

_Bool validatePortAction(PORT_CONFIG_t config, uint8_t mask, _Bool digital, _Bool read)
{
    17b4:	ef 92       	push	r14
    17b6:	0f 93       	push	r16
    17b8:	cf 93       	push	r28
    17ba:	df 93       	push	r29
    17bc:	00 d0       	rcall	.+0      	; 0x17be <validatePortAction+0xa>
    17be:	00 d0       	rcall	.+0      	; 0x17c0 <validatePortAction+0xc>
    17c0:	0f 92       	push	r0
    17c2:	cd b7       	in	r28, 0x3d	; 61
    17c4:	de b7       	in	r29, 0x3e	; 62
	_Bool result;
		
	if(digital)
    17c6:	00 23       	and	r16, r16
    17c8:	29 f0       	breq	.+10     	; 0x17d4 <validatePortAction+0x20>
		result = (config.maskAD & mask) == mask;
    17ca:	52 23       	and	r21, r18
    17cc:	e1 e0       	ldi	r30, 0x01	; 1
    17ce:	52 17       	cp	r21, r18
    17d0:	69 f4       	brne	.+26     	; 0x17ec <validatePortAction+0x38>
    17d2:	0d c0       	rjmp	.+26     	; 0x17ee <validatePortAction+0x3a>
	else
		result = ((~config.maskAD) & mask) == mask;
    17d4:	a2 2f       	mov	r26, r18
    17d6:	b0 e0       	ldi	r27, 0x00	; 0
    17d8:	65 2f       	mov	r22, r21
    17da:	70 e0       	ldi	r23, 0x00	; 0
    17dc:	60 95       	com	r22
    17de:	70 95       	com	r23
    17e0:	6a 23       	and	r22, r26
    17e2:	7b 23       	and	r23, r27
    17e4:	e1 e0       	ldi	r30, 0x01	; 1
    17e6:	6a 17       	cp	r22, r26
    17e8:	7b 07       	cpc	r23, r27
    17ea:	09 f0       	breq	.+2      	; 0x17ee <validatePortAction+0x3a>
    17ec:	e0 e0       	ldi	r30, 0x00	; 0
    17ee:	8e 2f       	mov	r24, r30
		
	if(read)
    17f0:	ee 20       	and	r14, r14
    17f2:	79 f0       	breq	.+30     	; 0x1812 <validatePortAction+0x5e>
		result &= ((~config.maskIO) & mask) == mask;
    17f4:	30 e0       	ldi	r19, 0x00	; 0
    17f6:	50 e0       	ldi	r21, 0x00	; 0
    17f8:	40 95       	com	r20
    17fa:	50 95       	com	r21
    17fc:	42 23       	and	r20, r18
    17fe:	53 23       	and	r21, r19
    1800:	e1 e0       	ldi	r30, 0x01	; 1
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	42 17       	cp	r20, r18
    1806:	53 07       	cpc	r21, r19
    1808:	11 f0       	breq	.+4      	; 0x180e <validatePortAction+0x5a>
    180a:	e0 e0       	ldi	r30, 0x00	; 0
    180c:	f0 e0       	ldi	r31, 0x00	; 0
    180e:	8e 23       	and	r24, r30
    1810:	08 c0       	rjmp	.+16     	; 0x1822 <validatePortAction+0x6e>
	else
		result &= (config.maskIO & mask) == mask;
    1812:	42 23       	and	r20, r18
    1814:	61 e0       	ldi	r22, 0x01	; 1
    1816:	70 e0       	ldi	r23, 0x00	; 0
    1818:	42 17       	cp	r20, r18
    181a:	11 f0       	breq	.+4      	; 0x1820 <validatePortAction+0x6c>
    181c:	60 e0       	ldi	r22, 0x00	; 0
    181e:	70 e0       	ldi	r23, 0x00	; 0
    1820:	86 23       	and	r24, r22
		
	return result;
}
    1822:	0f 90       	pop	r0
    1824:	0f 90       	pop	r0
    1826:	0f 90       	pop	r0
    1828:	0f 90       	pop	r0
    182a:	0f 90       	pop	r0
    182c:	df 91       	pop	r29
    182e:	cf 91       	pop	r28
    1830:	0f 91       	pop	r16
    1832:	ef 90       	pop	r14
    1834:	08 95       	ret

00001836 <proccessDigitalPortAction>:

_Bool proccessDigitalPortAction(uint8_t port, uint8_t mask, _Bool read, uint8_t value, uint16_t sourceAddress)
{
    1836:	df 92       	push	r13
    1838:	ef 92       	push	r14
    183a:	ff 92       	push	r15
    183c:	0f 93       	push	r16
    183e:	1f 93       	push	r17
    1840:	cf 93       	push	r28
    1842:	df 93       	push	r29
    1844:	d8 2e       	mov	r13, r24
    1846:	c6 2f       	mov	r28, r22
    1848:	f4 2e       	mov	r15, r20
    184a:	12 2f       	mov	r17, r18
    184c:	d0 2f       	mov	r29, r16
	switch(port)
    184e:	83 e0       	ldi	r24, 0x03	; 3
    1850:	d8 16       	cp	r13, r24
    1852:	09 f4       	brne	.+2      	; 0x1856 <proccessDigitalPortAction+0x20>
    1854:	75 c0       	rjmp	.+234    	; 0x1940 <proccessDigitalPortAction+0x10a>
    1856:	8d 15       	cp	r24, r13
    1858:	38 f0       	brcs	.+14     	; 0x1868 <proccessDigitalPortAction+0x32>
    185a:	81 e0       	ldi	r24, 0x01	; 1
    185c:	d8 16       	cp	r13, r24
    185e:	81 f1       	breq	.+96     	; 0x18c0 <proccessDigitalPortAction+0x8a>
    1860:	8d 15       	cp	r24, r13
    1862:	08 f4       	brcc	.+2      	; 0x1866 <proccessDigitalPortAction+0x30>
    1864:	4d c0       	rjmp	.+154    	; 0x1900 <proccessDigitalPortAction+0xca>
    1866:	0c c0       	rjmp	.+24     	; 0x1880 <proccessDigitalPortAction+0x4a>
    1868:	85 e0       	ldi	r24, 0x05	; 5
    186a:	d8 16       	cp	r13, r24
    186c:	09 f4       	brne	.+2      	; 0x1870 <proccessDigitalPortAction+0x3a>
    186e:	a8 c0       	rjmp	.+336    	; 0x19c0 <proccessDigitalPortAction+0x18a>
    1870:	d8 16       	cp	r13, r24
    1872:	08 f4       	brcc	.+2      	; 0x1876 <proccessDigitalPortAction+0x40>
    1874:	85 c0       	rjmp	.+266    	; 0x1980 <proccessDigitalPortAction+0x14a>
    1876:	86 e0       	ldi	r24, 0x06	; 6
    1878:	d8 16       	cp	r13, r24
    187a:	09 f0       	breq	.+2      	; 0x187e <proccessDigitalPortAction+0x48>
    187c:	dd c0       	rjmp	.+442    	; 0x1a38 <proccessDigitalPortAction+0x202>
    187e:	be c0       	rjmp	.+380    	; 0x19fc <proccessDigitalPortAction+0x1c6>
	{
		case 0: //PORTA
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PA, mask, true, read))
    1880:	40 91 db 0c 	lds	r20, 0x0CDB
    1884:	50 91 dc 0c 	lds	r21, 0x0CDC
    1888:	60 91 dd 0c 	lds	r22, 0x0CDD
    188c:	70 91 de 0c 	lds	r23, 0x0CDE
    1890:	80 91 df 0c 	lds	r24, 0x0CDF
    1894:	2c 2f       	mov	r18, r28
    1896:	01 e0       	ldi	r16, 0x01	; 1
    1898:	ef 2c       	mov	r14, r15
    189a:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <validatePortAction>
    189e:	88 23       	and	r24, r24
    18a0:	09 f4       	brne	.+2      	; 0x18a4 <proccessDigitalPortAction+0x6e>
    18a2:	ca c0       	rjmp	.+404    	; 0x1a38 <proccessDigitalPortAction+0x202>
				return false;

			if(!read)
    18a4:	ff 20       	and	r15, r15
    18a6:	09 f0       	breq	.+2      	; 0x18aa <proccessDigitalPortAction+0x74>
    18a8:	d0 c0       	rjmp	.+416    	; 0x1a4a <proccessDigitalPortAction+0x214>
*  void    HAL_GPIO_##name##_pullup()
*  uint8_t HAL_GPIO_##name##_read()
*  uint8_t HAL_GPIO_##name##_state()
*/

HAL_GPIO_PORT(PORTA, A);
    18aa:	92 b1       	in	r25, 0x02	; 2
			{			
				HAL_GPIO_PORTA_set(value & mask);
    18ac:	81 2f       	mov	r24, r17
    18ae:	8c 23       	and	r24, r28
    18b0:	89 2b       	or	r24, r25
    18b2:	82 b9       	out	0x02, r24	; 2
    18b4:	82 b1       	in	r24, 0x02	; 2
				HAL_GPIO_PORTA_clr(~value & mask);	
    18b6:	c0 95       	com	r28
    18b8:	c1 2b       	or	r28, r17
    18ba:	c8 23       	and	r28, r24
    18bc:	c2 b9       	out	0x02, r28	; 2
    18be:	ce c0       	rjmp	.+412    	; 0x1a5c <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 1: //PORTB
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PB, mask, true, read))
    18c0:	40 91 e0 0c 	lds	r20, 0x0CE0
    18c4:	50 91 e1 0c 	lds	r21, 0x0CE1
    18c8:	60 91 e2 0c 	lds	r22, 0x0CE2
    18cc:	70 91 e3 0c 	lds	r23, 0x0CE3
    18d0:	80 91 e4 0c 	lds	r24, 0x0CE4
    18d4:	2c 2f       	mov	r18, r28
    18d6:	01 e0       	ldi	r16, 0x01	; 1
    18d8:	ef 2c       	mov	r14, r15
    18da:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <validatePortAction>
    18de:	88 23       	and	r24, r24
    18e0:	09 f4       	brne	.+2      	; 0x18e4 <proccessDigitalPortAction+0xae>
    18e2:	aa c0       	rjmp	.+340    	; 0x1a38 <proccessDigitalPortAction+0x202>
				return false;
		
			if(!read)
    18e4:	ff 20       	and	r15, r15
    18e6:	09 f0       	breq	.+2      	; 0x18ea <proccessDigitalPortAction+0xb4>
    18e8:	b0 c0       	rjmp	.+352    	; 0x1a4a <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTB, B);
    18ea:	95 b1       	in	r25, 0x05	; 5
			{
				HAL_GPIO_PORTB_set(value & mask);
    18ec:	81 2f       	mov	r24, r17
    18ee:	8c 23       	and	r24, r28
    18f0:	89 2b       	or	r24, r25
    18f2:	85 b9       	out	0x05, r24	; 5
    18f4:	85 b1       	in	r24, 0x05	; 5
				HAL_GPIO_PORTB_clr(~value & mask);
    18f6:	c0 95       	com	r28
    18f8:	c1 2b       	or	r28, r17
    18fa:	c8 23       	and	r28, r24
    18fc:	c5 b9       	out	0x05, r28	; 5
    18fe:	ae c0       	rjmp	.+348    	; 0x1a5c <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 2: //PORTC
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PC, mask, true, read))
    1900:	40 91 e5 0c 	lds	r20, 0x0CE5
    1904:	50 91 e6 0c 	lds	r21, 0x0CE6
    1908:	60 91 e7 0c 	lds	r22, 0x0CE7
    190c:	70 91 e8 0c 	lds	r23, 0x0CE8
    1910:	80 91 e9 0c 	lds	r24, 0x0CE9
    1914:	2c 2f       	mov	r18, r28
    1916:	01 e0       	ldi	r16, 0x01	; 1
    1918:	ef 2c       	mov	r14, r15
    191a:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <validatePortAction>
    191e:	88 23       	and	r24, r24
    1920:	09 f4       	brne	.+2      	; 0x1924 <proccessDigitalPortAction+0xee>
    1922:	8a c0       	rjmp	.+276    	; 0x1a38 <proccessDigitalPortAction+0x202>
				return false;
		
			if(!read)
    1924:	ff 20       	and	r15, r15
    1926:	09 f0       	breq	.+2      	; 0x192a <proccessDigitalPortAction+0xf4>
    1928:	90 c0       	rjmp	.+288    	; 0x1a4a <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTC, C);
    192a:	98 b1       	in	r25, 0x08	; 8
			{
				HAL_GPIO_PORTC_set(value & mask);
    192c:	81 2f       	mov	r24, r17
    192e:	8c 23       	and	r24, r28
    1930:	89 2b       	or	r24, r25
    1932:	88 b9       	out	0x08, r24	; 8
    1934:	88 b1       	in	r24, 0x08	; 8
				HAL_GPIO_PORTC_clr(~value & mask);
    1936:	c0 95       	com	r28
    1938:	c1 2b       	or	r28, r17
    193a:	c8 23       	and	r28, r24
    193c:	c8 b9       	out	0x08, r28	; 8
    193e:	8e c0       	rjmp	.+284    	; 0x1a5c <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 3: //PORTD
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PD, mask, true, read))
    1940:	40 91 ea 0c 	lds	r20, 0x0CEA
    1944:	50 91 eb 0c 	lds	r21, 0x0CEB
    1948:	60 91 ec 0c 	lds	r22, 0x0CEC
    194c:	70 91 ed 0c 	lds	r23, 0x0CED
    1950:	80 91 ee 0c 	lds	r24, 0x0CEE
    1954:	2c 2f       	mov	r18, r28
    1956:	01 e0       	ldi	r16, 0x01	; 1
    1958:	ef 2c       	mov	r14, r15
    195a:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <validatePortAction>
    195e:	88 23       	and	r24, r24
    1960:	09 f4       	brne	.+2      	; 0x1964 <proccessDigitalPortAction+0x12e>
    1962:	6a c0       	rjmp	.+212    	; 0x1a38 <proccessDigitalPortAction+0x202>
				return false;
			
			if(!read)
    1964:	ff 20       	and	r15, r15
    1966:	09 f0       	breq	.+2      	; 0x196a <proccessDigitalPortAction+0x134>
    1968:	70 c0       	rjmp	.+224    	; 0x1a4a <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTD, D);
    196a:	9b b1       	in	r25, 0x0b	; 11
			{
				HAL_GPIO_PORTD_set(value & mask);
    196c:	81 2f       	mov	r24, r17
    196e:	8c 23       	and	r24, r28
    1970:	89 2b       	or	r24, r25
    1972:	8b b9       	out	0x0b, r24	; 11
    1974:	8b b1       	in	r24, 0x0b	; 11
				HAL_GPIO_PORTD_clr(~value & mask);
    1976:	c0 95       	com	r28
    1978:	c1 2b       	or	r28, r17
    197a:	c8 23       	and	r28, r24
    197c:	cb b9       	out	0x0b, r28	; 11
    197e:	6e c0       	rjmp	.+220    	; 0x1a5c <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 4: //PORTE
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PE, mask, true, read))
    1980:	40 91 ef 0c 	lds	r20, 0x0CEF
    1984:	50 91 f0 0c 	lds	r21, 0x0CF0
    1988:	60 91 f1 0c 	lds	r22, 0x0CF1
    198c:	70 91 f2 0c 	lds	r23, 0x0CF2
    1990:	80 91 f3 0c 	lds	r24, 0x0CF3
    1994:	2c 2f       	mov	r18, r28
    1996:	01 e0       	ldi	r16, 0x01	; 1
    1998:	ef 2c       	mov	r14, r15
    199a:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <validatePortAction>
    199e:	88 23       	and	r24, r24
    19a0:	09 f4       	brne	.+2      	; 0x19a4 <proccessDigitalPortAction+0x16e>
    19a2:	4a c0       	rjmp	.+148    	; 0x1a38 <proccessDigitalPortAction+0x202>
				return false;
			
			if(!read)
    19a4:	ff 20       	and	r15, r15
    19a6:	09 f0       	breq	.+2      	; 0x19aa <proccessDigitalPortAction+0x174>
    19a8:	50 c0       	rjmp	.+160    	; 0x1a4a <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTE, E);
    19aa:	9e b1       	in	r25, 0x0e	; 14
			{
				HAL_GPIO_PORTE_set(value & mask);
    19ac:	81 2f       	mov	r24, r17
    19ae:	8c 23       	and	r24, r28
    19b0:	89 2b       	or	r24, r25
    19b2:	8e b9       	out	0x0e, r24	; 14
    19b4:	8e b1       	in	r24, 0x0e	; 14
				HAL_GPIO_PORTE_clr(~value & mask);
    19b6:	c0 95       	com	r28
    19b8:	c1 2b       	or	r28, r17
    19ba:	c8 23       	and	r28, r24
    19bc:	ce b9       	out	0x0e, r28	; 14
    19be:	4e c0       	rjmp	.+156    	; 0x1a5c <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 5: //PORTF
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PF, mask, true, read))
    19c0:	40 91 f4 0c 	lds	r20, 0x0CF4
    19c4:	50 91 f5 0c 	lds	r21, 0x0CF5
    19c8:	60 91 f6 0c 	lds	r22, 0x0CF6
    19cc:	70 91 f7 0c 	lds	r23, 0x0CF7
    19d0:	80 91 f8 0c 	lds	r24, 0x0CF8
    19d4:	2c 2f       	mov	r18, r28
    19d6:	01 e0       	ldi	r16, 0x01	; 1
    19d8:	ef 2c       	mov	r14, r15
    19da:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <validatePortAction>
    19de:	88 23       	and	r24, r24
    19e0:	59 f1       	breq	.+86     	; 0x1a38 <proccessDigitalPortAction+0x202>
				return false;
			
			if(!read)
    19e2:	ff 20       	and	r15, r15
    19e4:	91 f5       	brne	.+100    	; 0x1a4a <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTF, F);
    19e6:	91 b3       	in	r25, 0x11	; 17
			{
				HAL_GPIO_PORTF_set(value & mask);
    19e8:	81 2f       	mov	r24, r17
    19ea:	8c 23       	and	r24, r28
    19ec:	89 2b       	or	r24, r25
    19ee:	81 bb       	out	0x11, r24	; 17
    19f0:	81 b3       	in	r24, 0x11	; 17
				HAL_GPIO_PORTF_clr(~value & mask);
    19f2:	c0 95       	com	r28
    19f4:	c1 2b       	or	r28, r17
    19f6:	c8 23       	and	r28, r24
    19f8:	c1 bb       	out	0x11, r28	; 17
    19fa:	30 c0       	rjmp	.+96     	; 0x1a5c <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 6: //PORTG
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PG, mask, true, read))
    19fc:	40 91 f9 0c 	lds	r20, 0x0CF9
    1a00:	50 91 fa 0c 	lds	r21, 0x0CFA
    1a04:	60 91 fb 0c 	lds	r22, 0x0CFB
    1a08:	70 91 fc 0c 	lds	r23, 0x0CFC
    1a0c:	80 91 fd 0c 	lds	r24, 0x0CFD
    1a10:	2c 2f       	mov	r18, r28
    1a12:	01 e0       	ldi	r16, 0x01	; 1
    1a14:	ef 2c       	mov	r14, r15
    1a16:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <validatePortAction>
    1a1a:	88 23       	and	r24, r24
    1a1c:	69 f0       	breq	.+26     	; 0x1a38 <proccessDigitalPortAction+0x202>
				return false;
			
			if(!read)
    1a1e:	ff 20       	and	r15, r15
    1a20:	a1 f4       	brne	.+40     	; 0x1a4a <proccessDigitalPortAction+0x214>
HAL_GPIO_PORT(PORTG, G);
    1a22:	94 b3       	in	r25, 0x14	; 20
			{
				HAL_GPIO_PORTG_set(value & mask);
    1a24:	81 2f       	mov	r24, r17
    1a26:	8c 23       	and	r24, r28
    1a28:	89 2b       	or	r24, r25
    1a2a:	84 bb       	out	0x14, r24	; 20
    1a2c:	84 b3       	in	r24, 0x14	; 20
				HAL_GPIO_PORTG_clr(~value & mask);
    1a2e:	c0 95       	com	r28
    1a30:	c1 2b       	or	r28, r17
    1a32:	c8 23       	and	r28, r24
    1a34:	c4 bb       	out	0x14, r28	; 20
    1a36:	12 c0       	rjmp	.+36     	; 0x1a5c <proccessDigitalPortAction+0x226>
			}
		break;
		
		case 6: //PORTG
			if(!validatePortAction(runningConfiguration.topConfiguration.portConfig_PG, mask, true, read))
				return false;
    1a38:	80 e0       	ldi	r24, 0x00	; 0
		digitalResponse.dir = sourceAddress;
		//TODO: Send a DIGITAL_READ_RESPONSE_MESSAGE_t
	}
	
	return true;
}
    1a3a:	df 91       	pop	r29
    1a3c:	cf 91       	pop	r28
    1a3e:	1f 91       	pop	r17
    1a40:	0f 91       	pop	r16
    1a42:	ff 90       	pop	r15
    1a44:	ef 90       	pop	r14
    1a46:	df 90       	pop	r13
    1a48:	08 95       	ret
		break;
	}
	
	if(read)
	{
		digitalResponse.value = lastValuesD[port];
    1a4a:	ed 2d       	mov	r30, r13
    1a4c:	f0 e0       	ldi	r31, 0x00	; 0
    1a4e:	e7 51       	subi	r30, 0x17	; 23
    1a50:	f5 4f       	sbci	r31, 0xF5	; 245
    1a52:	80 81       	ld	r24, Z
    1a54:	80 93 a3 0c 	sts	0x0CA3, r24
		digitalResponse.dir = sourceAddress;
    1a58:	d0 93 a2 0c 	sts	0x0CA2, r29
		//TODO: Send a DIGITAL_READ_RESPONSE_MESSAGE_t
	}
	
	return true;
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
    1a5e:	ed cf       	rjmp	.-38     	; 0x1a3a <proccessDigitalPortAction+0x204>

00001a60 <analogPort_Handler>:
		}
	}
}

void analogPort_Handler(OPERATION_HEADER_t* operation_header, uint16_t sourceAddress)
{
    1a60:	0f 93       	push	r16
    1a62:	1f 93       	push	r17
    1a64:	8b 01       	movw	r16, r22
	if(operation_header->opCode == AnalogWrite)
    1a66:	fc 01       	movw	r30, r24
    1a68:	82 81       	ldd	r24, Z+2	; 0x02
    1a6a:	80 31       	cpi	r24, 0x10	; 16
    1a6c:	41 f4       	brne	.+16     	; 0x1a7e <analogPort_Handler+0x1e>
	{
		DIGITAL_WRITE_MESSAGE_t* msg = (DIGITAL_WRITE_MESSAGE_t*)(operation_header->opCode + 1);
		//TODO: To consider the time param
		if(!proccessDigitalPortAction(msg->dir, msg->mask, false,  msg->value, sourceAddress))
    1a6e:	80 91 11 00 	lds	r24, 0x0011
    1a72:	60 91 12 00 	lds	r22, 0x0012
    1a76:	40 e0       	ldi	r20, 0x00	; 0
    1a78:	20 91 13 00 	lds	r18, 0x0013
    1a7c:	15 c0       	rjmp	.+42     	; 0x1aa8 <analogPort_Handler+0x48>
		{
			//TODO:SEND ERROR MESSAGE
		}
	}else if(operation_header->opCode == AnalogRead)
    1a7e:	81 31       	cpi	r24, 0x11	; 17
    1a80:	61 f4       	brne	.+24     	; 0x1a9a <analogPort_Handler+0x3a>
	{
		DIGITAL_SWITCH_MESSAGE_t* msg = (DIGITAL_SWITCH_MESSAGE_t*)(operation_header->opCode + 1);
		//TODO: To consider the time param
		if(!proccessDigitalPortAction(msg->dir, msg->mask, false, ~lastValuesD[msg->dir], sourceAddress))
    1a82:	80 91 12 00 	lds	r24, 0x0012
    1a86:	e8 2f       	mov	r30, r24
    1a88:	f0 e0       	ldi	r31, 0x00	; 0
    1a8a:	e7 51       	subi	r30, 0x17	; 23
    1a8c:	f5 4f       	sbci	r31, 0xF5	; 245
    1a8e:	20 81       	ld	r18, Z
    1a90:	20 95       	com	r18
    1a92:	60 91 13 00 	lds	r22, 0x0013
    1a96:	40 e0       	ldi	r20, 0x00	; 0
    1a98:	07 c0       	rjmp	.+14     	; 0x1aa8 <analogPort_Handler+0x48>
		{
			//TODO:SEND ERROR MESSAGE
		}
	}else if(operation_header->opCode == AnalogReadResponse)
    1a9a:	82 31       	cpi	r24, 0x12	; 18
    1a9c:	39 f4       	brne	.+14     	; 0x1aac <analogPort_Handler+0x4c>
	{
		DIGITAL_READ_MESSAGE_t* msg = (DIGITAL_READ_MESSAGE_t*)(operation_header->opCode + 1);
		if(!proccessDigitalPortAction(msg->dir, 0, true,  0, sourceAddress))
    1a9e:	80 91 13 00 	lds	r24, 0x0013
    1aa2:	60 e0       	ldi	r22, 0x00	; 0
    1aa4:	41 e0       	ldi	r20, 0x01	; 1
    1aa6:	20 e0       	ldi	r18, 0x00	; 0
    1aa8:	0e 94 1b 0c 	call	0x1836	; 0x1836 <proccessDigitalPortAction>
		{
			//TODO:SEND ERROR MESSAGE
		}
	}
}	
    1aac:	1f 91       	pop	r17
    1aae:	0f 91       	pop	r16
    1ab0:	08 95       	ret

00001ab2 <digitalPort_Handler>:
void portModule_TaskHandler(void)
{
}

void digitalPort_Handler(OPERATION_HEADER_t* operation_header, uint16_t sourceAddress)
{
    1ab2:	0f 93       	push	r16
    1ab4:	1f 93       	push	r17
    1ab6:	8b 01       	movw	r16, r22
	if(operation_header->opCode == DigitalWrite)
    1ab8:	fc 01       	movw	r30, r24
    1aba:	82 81       	ldd	r24, Z+2	; 0x02
    1abc:	85 30       	cpi	r24, 0x05	; 5
    1abe:	41 f4       	brne	.+16     	; 0x1ad0 <digitalPort_Handler+0x1e>
	{
		DIGITAL_WRITE_MESSAGE_t* msg = (DIGITAL_WRITE_MESSAGE_t*)(operation_header->opCode + 1);
		//TODO: Handle the time param
		if(!proccessDigitalPortAction(msg->dir, msg->mask, false,  msg->value, sourceAddress))
    1ac0:	80 91 06 00 	lds	r24, 0x0006
    1ac4:	60 91 07 00 	lds	r22, 0x0007
    1ac8:	40 e0       	ldi	r20, 0x00	; 0
    1aca:	20 91 08 00 	lds	r18, 0x0008
    1ace:	1a c0       	rjmp	.+52     	; 0x1b04 <digitalPort_Handler+0x52>
		{
			//TODO:SEND ERROR MESSAGE (INVALID OPERATION)
		}
	}else if(operation_header->opCode == DigitalSwitch)
    1ad0:	86 30       	cpi	r24, 0x06	; 6
    1ad2:	61 f4       	brne	.+24     	; 0x1aec <digitalPort_Handler+0x3a>
	{
		DIGITAL_SWITCH_MESSAGE_t* msg = (DIGITAL_SWITCH_MESSAGE_t*)(operation_header->opCode + 1);
		//TODO: Handle the time param
		if(!proccessDigitalPortAction(msg->dir, msg->mask, false,  ~lastValuesD[msg->dir], sourceAddress))
    1ad4:	80 91 07 00 	lds	r24, 0x0007
    1ad8:	e8 2f       	mov	r30, r24
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	e7 51       	subi	r30, 0x17	; 23
    1ade:	f5 4f       	sbci	r31, 0xF5	; 245
    1ae0:	20 81       	ld	r18, Z
    1ae2:	20 95       	com	r18
    1ae4:	60 91 08 00 	lds	r22, 0x0008
    1ae8:	40 e0       	ldi	r20, 0x00	; 0
    1aea:	0c c0       	rjmp	.+24     	; 0x1b04 <digitalPort_Handler+0x52>
		{
			//TODO:SEND ERROR MESSAGE (INVALID OPERATION)
		}
	}else if(operation_header->opCode == DigitalRead)
    1aec:	87 30       	cpi	r24, 0x07	; 7
    1aee:	19 f4       	brne	.+6      	; 0x1af6 <digitalPort_Handler+0x44>
	{
		DIGITAL_READ_MESSAGE_t* msg = (DIGITAL_READ_MESSAGE_t*)(operation_header->opCode + 1);
		if(!proccessDigitalPortAction(msg->dir, 0, true,  0, sourceAddress))
    1af0:	80 91 08 00 	lds	r24, 0x0008
    1af4:	04 c0       	rjmp	.+8      	; 0x1afe <digitalPort_Handler+0x4c>
		{
			//TODO:SEND ERROR MESSAGE (INVALID OPERATION)
		}
	}else if(operation_header->opCode == DigitalReadResponse) //As action
    1af6:	88 30       	cpi	r24, 0x08	; 8
    1af8:	39 f4       	brne	.+14     	; 0x1b08 <digitalPort_Handler+0x56>
	{
		DIGITAL_READ_MESSAGE_t* msg = (DIGITAL_READ_MESSAGE_t*)(operation_header->opCode + 1);
		if(!proccessDigitalPortAction(msg->dir, 0, true,  0, sourceAddress))
    1afa:	80 91 09 00 	lds	r24, 0x0009
    1afe:	60 e0       	ldi	r22, 0x00	; 0
    1b00:	41 e0       	ldi	r20, 0x01	; 1
    1b02:	20 e0       	ldi	r18, 0x00	; 0
    1b04:	0e 94 1b 0c 	call	0x1836	; 0x1836 <proccessDigitalPortAction>
		{
			//TODO:SEND ERROR MESSAGE (INVALID OPERATION)
		}
	}
}
    1b08:	1f 91       	pop	r17
    1b0a:	0f 91       	pop	r16
    1b0c:	08 95       	ret

00001b0e <networkHandler>:
void networkHandler(OPERATION_HEADER_t* operation_header, uint16_t sourceAddress)
{
	if(operation_header->opCode == 0)
	{
	}		
    1b0e:	08 95       	ret

00001b10 <HAL_Init>:

/*****************************************************************************
*****************************************************************************/
void HAL_Init(void)
{
  MCUSR = 0;
    1b10:	14 be       	out	0x34, r1	; 52
  wdt_disable();
    1b12:	88 e1       	ldi	r24, 0x18	; 24
    1b14:	0f b6       	in	r0, 0x3f	; 63
    1b16:	f8 94       	cli
    1b18:	80 93 60 00 	sts	0x0060, r24
    1b1c:	10 92 60 00 	sts	0x0060, r1
    1b20:	0f be       	out	0x3f, r0	; 63
  SYS_EnableInterrupts();
    1b22:	78 94       	sei

  HAL_TimerInit();
    1b24:	0e 94 27 0e 	call	0x1c4e	; 0x1c4e <HAL_TimerInit>
}
    1b28:	08 95       	ret

00001b2a <HAL_Delay>:

/*****************************************************************************
*****************************************************************************/
void HAL_Delay(uint8_t us)
{
  HAL_TimerDelay(us);
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	0e 94 3c 0e 	call	0x1c78	; 0x1c78 <HAL_TimerDelay>
}
    1b30:	08 95       	ret

00001b32 <HAL_Sleep>:
}

/*****************************************************************************
*****************************************************************************/
void HAL_Sleep(uint32_t interval)
{
    1b32:	0f 93       	push	r16
    1b34:	1f 93       	push	r17
  uint32_t ticks;
  uint16_t integer;
  uint8_t fractional;

  ticks = (HAL_SLEEP_TIMER_CLOCK * interval) / (HAL_SLEEP_TIMER_PRESCALER * 1000ul);
    1b36:	2f e0       	ldi	r18, 0x0F	; 15
    1b38:	66 0f       	add	r22, r22
    1b3a:	77 1f       	adc	r23, r23
    1b3c:	88 1f       	adc	r24, r24
    1b3e:	99 1f       	adc	r25, r25
    1b40:	2a 95       	dec	r18
    1b42:	d1 f7       	brne	.-12     	; 0x1b38 <HAL_Sleep+0x6>
    1b44:	20 e0       	ldi	r18, 0x00	; 0
    1b46:	30 ea       	ldi	r19, 0xA0	; 160
    1b48:	4f e0       	ldi	r20, 0x0F	; 15
    1b4a:	50 e0       	ldi	r21, 0x00	; 0
    1b4c:	0e 94 bf 1c 	call	0x397e	; 0x397e <__udivmodsi4>
    1b50:	89 01       	movw	r16, r18
    1b52:	9a 01       	movw	r18, r20
  if (0 == ticks)
    1b54:	01 15       	cp	r16, r1
    1b56:	11 05       	cpc	r17, r1
    1b58:	21 05       	cpc	r18, r1
    1b5a:	31 05       	cpc	r19, r1
    1b5c:	09 f4       	brne	.+2      	; 0x1b60 <HAL_Sleep+0x2e>
    1b5e:	65 c0       	rjmp	.+202    	; 0x1c2a <HAL_Sleep+0xf8>
    return;

  integer = ticks >> 8;
    1b60:	bb 27       	eor	r27, r27
    1b62:	a3 2f       	mov	r26, r19
    1b64:	92 2f       	mov	r25, r18
    1b66:	81 2f       	mov	r24, r17
  fractional = ticks & 0xff;

  TIMSK2 = 0;
    1b68:	10 92 70 00 	sts	0x0070, r1
  ASSR |= (1 << AS2);
    1b6c:	20 91 b6 00 	lds	r18, 0x00B6
    1b70:	20 62       	ori	r18, 0x20	; 32
    1b72:	20 93 b6 00 	sts	0x00B6, r18
  TCCR2A = 0;
    1b76:	10 92 b0 00 	sts	0x00B0, r1
  TCCR2B = 0;
    1b7a:	10 92 b1 00 	sts	0x00B1, r1
  TCNT2 = 0;
    1b7e:	10 92 b2 00 	sts	0x00B2, r1

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
    1b82:	20 91 b6 00 	lds	r18, 0x00B6
    1b86:	30 e0       	ldi	r19, 0x00	; 0
    1b88:	2f 71       	andi	r18, 0x1F	; 31
    1b8a:	30 70       	andi	r19, 0x00	; 0
    1b8c:	21 15       	cp	r18, r1
    1b8e:	31 05       	cpc	r19, r1
    1b90:	c1 f7       	brne	.-16     	; 0x1b82 <HAL_Sleep+0x50>
  TCCR2A = 0;
  TCCR2B = 0;
  TCNT2 = 0;
  halSleepSynchronize();

  TIFR2 = (1 << OCF2B) | (1 << OCF2A) | (1 << TOV2);
    1b92:	27 e0       	ldi	r18, 0x07	; 7
    1b94:	27 bb       	out	0x17, r18	; 23
  TCCR2B = ((1 << CS20) | (1 << CS21) | (1 << CS22));   // clk/1024
    1b96:	20 93 b1 00 	sts	0x00B1, r18
  while (1)
  {
    halSleepTimerEvent = false;
    
    if (integer > 0)
      OCR2A = 0xff;
    1b9a:	5f ef       	ldi	r21, 0xFF	; 255

    TIMSK2 |= (1 << OCIE2A);

    halSleepSynchronize();

    SMCR = (1 << SM1) | (1 << SM0) | (1 << SE); // power-save
    1b9c:	47 e0       	ldi	r20, 0x07	; 7
    1b9e:	01 c0       	rjmp	.+2      	; 0x1ba2 <HAL_Sleep+0x70>
    if (event)
    {
      if (integer > 0)
        integer--;
      else
        fractional = 0;
    1ba0:	00 e0       	ldi	r16, 0x00	; 0
  TIFR2 = (1 << OCF2B) | (1 << OCF2A) | (1 << TOV2);
  TCCR2B = ((1 << CS20) | (1 << CS21) | (1 << CS22));   // clk/1024

  while (1)
  {
    halSleepTimerEvent = false;
    1ba2:	10 92 6a 04 	sts	0x046A, r1
    
    if (integer > 0)
    1ba6:	00 97       	sbiw	r24, 0x00	; 0
    1ba8:	19 f0       	breq	.+6      	; 0x1bb0 <HAL_Sleep+0x7e>
      OCR2A = 0xff;
    1baa:	50 93 b3 00 	sts	0x00B3, r21
    1bae:	20 c0       	rjmp	.+64     	; 0x1bf0 <HAL_Sleep+0xbe>
    else if (fractional > 0)
    1bb0:	00 23       	and	r16, r16
    1bb2:	19 f0       	breq	.+6      	; 0x1bba <HAL_Sleep+0x88>
      OCR2A = fractional;
    1bb4:	00 93 b3 00 	sts	0x00B3, r16
    1bb8:	1b c0       	rjmp	.+54     	; 0x1bf0 <HAL_Sleep+0xbe>

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
    1bba:	80 91 b6 00 	lds	r24, 0x00B6
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	8f 71       	andi	r24, 0x1F	; 31
    1bc2:	90 70       	andi	r25, 0x00	; 0
    1bc4:	00 97       	sbiw	r24, 0x00	; 0
    1bc6:	c9 f7       	brne	.-14     	; 0x1bba <HAL_Sleep+0x88>
    else if (fractional > 0)
      OCR2A = fractional;
    else
    {
      halSleepSynchronize();
      TIMSK2 = 0;
    1bc8:	10 92 70 00 	sts	0x0070, r1
      TCCR2B = 0;
    1bcc:	10 92 b1 00 	sts	0x00B1, r1
      GTCCR |= (1 << PSRASY);
    1bd0:	83 b5       	in	r24, 0x23	; 35
    1bd2:	82 60       	ori	r24, 0x02	; 2
    1bd4:	83 bd       	out	0x23, r24	; 35

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
    1bd6:	80 91 b6 00 	lds	r24, 0x00B6
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	8f 71       	andi	r24, 0x1F	; 31
    1bde:	90 70       	andi	r25, 0x00	; 0
    1be0:	00 97       	sbiw	r24, 0x00	; 0
    1be2:	c9 f7       	brne	.-14     	; 0x1bd6 <HAL_Sleep+0xa4>
      halSleepSynchronize();
      TIMSK2 = 0;
      TCCR2B = 0;
      GTCCR |= (1 << PSRASY);
      halSleepSynchronize();
      ASSR &= ~(1 << AS2);
    1be4:	80 91 b6 00 	lds	r24, 0x00B6
    1be8:	8f 7d       	andi	r24, 0xDF	; 223
    1bea:	80 93 b6 00 	sts	0x00B6, r24
      return;
    1bee:	1d c0       	rjmp	.+58     	; 0x1c2a <HAL_Sleep+0xf8>
    }

    TIMSK2 |= (1 << OCIE2A);
    1bf0:	20 91 70 00 	lds	r18, 0x0070
    1bf4:	22 60       	ori	r18, 0x02	; 2
    1bf6:	20 93 70 00 	sts	0x0070, r18

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
    1bfa:	20 91 b6 00 	lds	r18, 0x00B6
    1bfe:	30 e0       	ldi	r19, 0x00	; 0
    1c00:	2f 71       	andi	r18, 0x1F	; 31
    1c02:	30 70       	andi	r19, 0x00	; 0
    1c04:	21 15       	cp	r18, r1
    1c06:	31 05       	cpc	r19, r1
    1c08:	c1 f7       	brne	.-16     	; 0x1bfa <HAL_Sleep+0xc8>

    TIMSK2 |= (1 << OCIE2A);

    halSleepSynchronize();

    SMCR = (1 << SM1) | (1 << SM0) | (1 << SE); // power-save
    1c0a:	43 bf       	out	0x33, r20	; 51
    asm("sleep");
    1c0c:	88 95       	sleep
    SMCR = 0;
    1c0e:	13 be       	out	0x33, r1	; 51

    bool event;

    ATOMIC_SECTION_ENTER
    1c10:	3f b7       	in	r19, 0x3f	; 63
    1c12:	f8 94       	cli
      event = halSleepTimerEvent;
    1c14:	20 91 6a 04 	lds	r18, 0x046A
    ATOMIC_SECTION_LEAVE
    1c18:	3f bf       	out	0x3f, r19	; 63

    if (event)
    1c1a:	22 23       	and	r18, r18
    1c1c:	09 f4       	brne	.+2      	; 0x1c20 <HAL_Sleep+0xee>
    1c1e:	c1 cf       	rjmp	.-126    	; 0x1ba2 <HAL_Sleep+0x70>
    {
      if (integer > 0)
    1c20:	00 97       	sbiw	r24, 0x00	; 0
    1c22:	09 f4       	brne	.+2      	; 0x1c26 <HAL_Sleep+0xf4>
    1c24:	bd cf       	rjmp	.-134    	; 0x1ba0 <HAL_Sleep+0x6e>
        integer--;
    1c26:	01 97       	sbiw	r24, 0x01	; 1
    1c28:	bc cf       	rjmp	.-136    	; 0x1ba2 <HAL_Sleep+0x70>
    else
    {
      // TODO: wakeup from some other source
    }
  }
}
    1c2a:	1f 91       	pop	r17
    1c2c:	0f 91       	pop	r16
    1c2e:	08 95       	ret

00001c30 <__vector_13>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER2_COMPA_vect)
{
    1c30:	1f 92       	push	r1
    1c32:	0f 92       	push	r0
    1c34:	0f b6       	in	r0, 0x3f	; 63
    1c36:	0f 92       	push	r0
    1c38:	11 24       	eor	r1, r1
    1c3a:	8f 93       	push	r24
  halSleepTimerEvent = true;
    1c3c:	81 e0       	ldi	r24, 0x01	; 1
    1c3e:	80 93 6a 04 	sts	0x046A, r24
}
    1c42:	8f 91       	pop	r24
    1c44:	0f 90       	pop	r0
    1c46:	0f be       	out	0x3f, r0	; 63
    1c48:	0f 90       	pop	r0
    1c4a:	1f 90       	pop	r1
    1c4c:	18 95       	reti

00001c4e <HAL_TimerInit>:

/*****************************************************************************
*****************************************************************************/
void HAL_TimerInit(void)
{
  halTimerIrqCount = 0;
    1c4e:	10 92 a4 0c 	sts	0x0CA4, r1

  OCR4A = ((F_CPU / 1000ul) / TIMER_PRESCALER) * HAL_TIMER_INTERVAL;
    1c52:	80 e1       	ldi	r24, 0x10	; 16
    1c54:	97 e2       	ldi	r25, 0x27	; 39
    1c56:	90 93 a9 00 	sts	0x00A9, r25
    1c5a:	80 93 a8 00 	sts	0x00A8, r24
  TCCR4B = (1 << WGM12);              // CTC mode
    1c5e:	e1 ea       	ldi	r30, 0xA1	; 161
    1c60:	f0 e0       	ldi	r31, 0x00	; 0
    1c62:	88 e0       	ldi	r24, 0x08	; 8
    1c64:	80 83       	st	Z, r24
  TCCR4B |= (1 << CS11);              // Prescaler 8
    1c66:	80 81       	ld	r24, Z
    1c68:	82 60       	ori	r24, 0x02	; 2
    1c6a:	80 83       	st	Z, r24
  TIMSK4 |= (1 << OCIE4A);            // Enable TC4 interrupt
    1c6c:	e2 e7       	ldi	r30, 0x72	; 114
    1c6e:	f0 e0       	ldi	r31, 0x00	; 0
    1c70:	80 81       	ld	r24, Z
    1c72:	82 60       	ori	r24, 0x02	; 2
    1c74:	80 83       	st	Z, r24
}
    1c76:	08 95       	ret

00001c78 <HAL_TimerDelay>:
*****************************************************************************/
void HAL_TimerDelay(uint16_t us)
{
  PRAGMA(diag_suppress=Pa082);

  OCR4B = TCNT4 + us;
    1c78:	20 91 a4 00 	lds	r18, 0x00A4
    1c7c:	30 91 a5 00 	lds	r19, 0x00A5
    1c80:	28 0f       	add	r18, r24
    1c82:	39 1f       	adc	r19, r25
    1c84:	30 93 ab 00 	sts	0x00AB, r19
    1c88:	20 93 aa 00 	sts	0x00AA, r18
  if (OCR4B > OCR4A)
    1c8c:	20 91 aa 00 	lds	r18, 0x00AA
    1c90:	30 91 ab 00 	lds	r19, 0x00AB
    1c94:	80 91 a8 00 	lds	r24, 0x00A8
    1c98:	90 91 a9 00 	lds	r25, 0x00A9
    1c9c:	82 17       	cp	r24, r18
    1c9e:	93 07       	cpc	r25, r19
    1ca0:	70 f4       	brcc	.+28     	; 0x1cbe <HAL_TimerDelay+0x46>
    OCR4B -= OCR4A;
    1ca2:	80 91 aa 00 	lds	r24, 0x00AA
    1ca6:	90 91 ab 00 	lds	r25, 0x00AB
    1caa:	20 91 a8 00 	lds	r18, 0x00A8
    1cae:	30 91 a9 00 	lds	r19, 0x00A9
    1cb2:	82 1b       	sub	r24, r18
    1cb4:	93 0b       	sbc	r25, r19
    1cb6:	90 93 ab 00 	sts	0x00AB, r25
    1cba:	80 93 aa 00 	sts	0x00AA, r24

  halTimerDelayInt = 0;
    1cbe:	10 92 6b 04 	sts	0x046B, r1
  TIMSK4 |= (1 << OCIE4B);
    1cc2:	80 91 72 00 	lds	r24, 0x0072
    1cc6:	84 60       	ori	r24, 0x04	; 4
    1cc8:	80 93 72 00 	sts	0x0072, r24
  while (0 == halTimerDelayInt);
    1ccc:	80 91 6b 04 	lds	r24, 0x046B
    1cd0:	88 23       	and	r24, r24
    1cd2:	e1 f3       	breq	.-8      	; 0x1ccc <HAL_TimerDelay+0x54>
  TIMSK4 &= ~(1 << OCIE4B);
    1cd4:	80 91 72 00 	lds	r24, 0x0072
    1cd8:	8b 7f       	andi	r24, 0xFB	; 251
    1cda:	80 93 72 00 	sts	0x0072, r24

  PRAGMA(diag_default=Pa082);
}
    1cde:	08 95       	ret

00001ce0 <__vector_42>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER4_COMPA_vect)
{
    1ce0:	1f 92       	push	r1
    1ce2:	0f 92       	push	r0
    1ce4:	0f b6       	in	r0, 0x3f	; 63
    1ce6:	0f 92       	push	r0
    1ce8:	11 24       	eor	r1, r1
    1cea:	8f 93       	push	r24
  halTimerIrqCount++;
    1cec:	80 91 a4 0c 	lds	r24, 0x0CA4
    1cf0:	8f 5f       	subi	r24, 0xFF	; 255
    1cf2:	80 93 a4 0c 	sts	0x0CA4, r24
}
    1cf6:	8f 91       	pop	r24
    1cf8:	0f 90       	pop	r0
    1cfa:	0f be       	out	0x3f, r0	; 63
    1cfc:	0f 90       	pop	r0
    1cfe:	1f 90       	pop	r1
    1d00:	18 95       	reti

00001d02 <__vector_43>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER4_COMPB_vect)
{
    1d02:	1f 92       	push	r1
    1d04:	0f 92       	push	r0
    1d06:	0f b6       	in	r0, 0x3f	; 63
    1d08:	0f 92       	push	r0
    1d0a:	11 24       	eor	r1, r1
    1d0c:	8f 93       	push	r24
  halTimerDelayInt = 1;
    1d0e:	81 e0       	ldi	r24, 0x01	; 1
    1d10:	80 93 6b 04 	sts	0x046B, r24
}
    1d14:	8f 91       	pop	r24
    1d16:	0f 90       	pop	r0
    1d18:	0f be       	out	0x3f, r0	; 63
    1d1a:	0f 90       	pop	r0
    1d1c:	1f 90       	pop	r1
    1d1e:	18 95       	reti

00001d20 <HAL_UartInit>:
static volatile bool newData;

/*****************************************************************************
*****************************************************************************/
void HAL_UartInit(uint32_t baudrate)
{
    1d20:	0f 93       	push	r16
    1d22:	1f 93       	push	r17
    1d24:	9b 01       	movw	r18, r22
    1d26:	ac 01       	movw	r20, r24
  uint32_t brr = ((uint32_t)F_CPU * 2) / (16 * baudrate) - 1;
    1d28:	e4 e0       	ldi	r30, 0x04	; 4
    1d2a:	22 0f       	add	r18, r18
    1d2c:	33 1f       	adc	r19, r19
    1d2e:	44 1f       	adc	r20, r20
    1d30:	55 1f       	adc	r21, r21
    1d32:	ea 95       	dec	r30
    1d34:	d1 f7       	brne	.-12     	; 0x1d2a <HAL_UartInit+0xa>
    1d36:	60 e0       	ldi	r22, 0x00	; 0
    1d38:	74 e2       	ldi	r23, 0x24	; 36
    1d3a:	84 ef       	ldi	r24, 0xF4	; 244
    1d3c:	90 e0       	ldi	r25, 0x00	; 0
    1d3e:	0e 94 bf 1c 	call	0x397e	; 0x397e <__udivmodsi4>
    1d42:	89 01       	movw	r16, r18
    1d44:	9a 01       	movw	r18, r20
    1d46:	01 50       	subi	r16, 0x01	; 1
    1d48:	10 40       	sbci	r17, 0x00	; 0
    1d4a:	20 40       	sbci	r18, 0x00	; 0
    1d4c:	30 40       	sbci	r19, 0x00	; 0

  UBRRxH = (brr >> 8) & 0xff;
    1d4e:	bb 27       	eor	r27, r27
    1d50:	a3 2f       	mov	r26, r19
    1d52:	92 2f       	mov	r25, r18
    1d54:	81 2f       	mov	r24, r17
    1d56:	80 93 c5 00 	sts	0x00C5, r24
  UBRRxL = (brr & 0xff);
    1d5a:	00 93 c4 00 	sts	0x00C4, r16
  UCSRxA = (1 << U2X1);
    1d5e:	82 e0       	ldi	r24, 0x02	; 2
    1d60:	80 93 c0 00 	sts	0x00C0, r24
  UCSRxB = (1 << TXEN1) | (1 << RXEN1) | (1 << RXCIE1);
    1d64:	88 e9       	ldi	r24, 0x98	; 152
    1d66:	80 93 c1 00 	sts	0x00C1, r24
  UCSRxC = (3 << UCSZ10);
    1d6a:	86 e0       	ldi	r24, 0x06	; 6
    1d6c:	80 93 c2 00 	sts	0x00C2, r24

  txFifo.data = txData;
    1d70:	82 e8       	ldi	r24, 0x82	; 130
    1d72:	94 e0       	ldi	r25, 0x04	; 4
    1d74:	90 93 81 04 	sts	0x0481, r25
    1d78:	80 93 80 04 	sts	0x0480, r24
  txFifo.size = HAL_UART_TX_FIFO_SIZE;
    1d7c:	20 e8       	ldi	r18, 0x80	; 128
    1d7e:	30 e0       	ldi	r19, 0x00	; 0
    1d80:	30 93 7d 04 	sts	0x047D, r19
    1d84:	20 93 7c 04 	sts	0x047C, r18
  txFifo.bytes = 0;
    1d88:	10 92 7f 04 	sts	0x047F, r1
    1d8c:	10 92 7e 04 	sts	0x047E, r1
  txFifo.head = 0;
    1d90:	e8 e7       	ldi	r30, 0x78	; 120
    1d92:	f4 e0       	ldi	r31, 0x04	; 4
    1d94:	11 82       	std	Z+1, r1	; 0x01
    1d96:	10 82       	st	Z, r1
  txFifo.tail = 0;
    1d98:	13 82       	std	Z+3, r1	; 0x03
    1d9a:	12 82       	std	Z+2, r1	; 0x02

  rxFifo.data = rxData;
    1d9c:	86 e7       	ldi	r24, 0x76	; 118
    1d9e:	94 e0       	ldi	r25, 0x04	; 4
    1da0:	43 e0       	ldi	r20, 0x03	; 3
    1da2:	55 e0       	ldi	r21, 0x05	; 5
    1da4:	50 93 77 04 	sts	0x0477, r21
    1da8:	40 93 76 04 	sts	0x0476, r20
  rxFifo.size = HAL_UART_RX_FIFO_SIZE;
    1dac:	fc 01       	movw	r30, r24
    1dae:	34 97       	sbiw	r30, 0x04	; 4
    1db0:	31 83       	std	Z+1, r19	; 0x01
    1db2:	20 83       	st	Z, r18
  rxFifo.bytes = 0;
    1db4:	fc 01       	movw	r30, r24
    1db6:	32 97       	sbiw	r30, 0x02	; 2
    1db8:	11 82       	std	Z+1, r1	; 0x01
    1dba:	10 82       	st	Z, r1
  rxFifo.head = 0;
    1dbc:	fc 01       	movw	r30, r24
    1dbe:	38 97       	sbiw	r30, 0x08	; 8
    1dc0:	11 82       	std	Z+1, r1	; 0x01
    1dc2:	10 82       	st	Z, r1
  rxFifo.tail = 0;
    1dc4:	13 82       	std	Z+3, r1	; 0x03
    1dc6:	12 82       	std	Z+2, r1	; 0x02

  udrEmpty = true;
    1dc8:	81 e0       	ldi	r24, 0x01	; 1
    1dca:	80 93 6d 04 	sts	0x046D, r24
  newData = false;
    1dce:	10 92 6c 04 	sts	0x046C, r1
}
    1dd2:	1f 91       	pop	r17
    1dd4:	0f 91       	pop	r16
    1dd6:	08 95       	ret

00001dd8 <HAL_UartWriteByte>:

/*****************************************************************************
*****************************************************************************/
void HAL_UartWriteByte(uint8_t byte)
{
  if (txFifo.bytes == txFifo.size)
    1dd8:	60 91 7e 04 	lds	r22, 0x047E
    1ddc:	70 91 7f 04 	lds	r23, 0x047F
    1de0:	40 91 7c 04 	lds	r20, 0x047C
    1de4:	50 91 7d 04 	lds	r21, 0x047D
    1de8:	64 17       	cp	r22, r20
    1dea:	75 07       	cpc	r23, r21
    1dec:	f1 f0       	breq	.+60     	; 0x1e2a <HAL_UartWriteByte+0x52>
    return;

  txFifo.data[txFifo.tail++] = byte;
    1dee:	20 91 7a 04 	lds	r18, 0x047A
    1df2:	30 91 7b 04 	lds	r19, 0x047B
    1df6:	e0 91 80 04 	lds	r30, 0x0480
    1dfa:	f0 91 81 04 	lds	r31, 0x0481
    1dfe:	e2 0f       	add	r30, r18
    1e00:	f3 1f       	adc	r31, r19
    1e02:	80 83       	st	Z, r24
    1e04:	2f 5f       	subi	r18, 0xFF	; 255
    1e06:	3f 4f       	sbci	r19, 0xFF	; 255
    1e08:	30 93 7b 04 	sts	0x047B, r19
    1e0c:	20 93 7a 04 	sts	0x047A, r18
  if (txFifo.tail == txFifo.size)
    1e10:	24 17       	cp	r18, r20
    1e12:	35 07       	cpc	r19, r21
    1e14:	21 f4       	brne	.+8      	; 0x1e1e <HAL_UartWriteByte+0x46>
    txFifo.tail = 0;
    1e16:	10 92 7b 04 	sts	0x047B, r1
    1e1a:	10 92 7a 04 	sts	0x047A, r1
  txFifo.bytes++;
    1e1e:	6f 5f       	subi	r22, 0xFF	; 255
    1e20:	7f 4f       	sbci	r23, 0xFF	; 255
    1e22:	70 93 7f 04 	sts	0x047F, r23
    1e26:	60 93 7e 04 	sts	0x047E, r22
    1e2a:	08 95       	ret

00001e2c <HAL_UartPrint>:
}

/*****************************************************************************
*****************************************************************************/
void HAL_UartPrint(const uint8_t* buffer)
{
    1e2c:	cf 92       	push	r12
    1e2e:	df 92       	push	r13
    1e30:	ff 92       	push	r15
    1e32:	0f 93       	push	r16
    1e34:	1f 93       	push	r17
    1e36:	cf 93       	push	r28
    1e38:	df 93       	push	r29
    1e3a:	0f 92       	push	r0
    1e3c:	cd b7       	in	r28, 0x3d	; 61
    1e3e:	de b7       	in	r29, 0x3e	; 62
    1e40:	f8 2e       	mov	r15, r24
	for (int i = 0; i<strlen(buffer);i++)
    1e42:	08 2f       	mov	r16, r24
    1e44:	19 2f       	mov	r17, r25
    1e46:	cc 24       	eor	r12, r12
    1e48:	dd 24       	eor	r13, r13
    1e4a:	0a c0       	rjmp	.+20     	; 0x1e60 <HAL_UartPrint+0x34>
	{
		HAL_UartWriteByte(buffer[i]);
    1e4c:	f8 01       	movw	r30, r16
    1e4e:	81 91       	ld	r24, Z+
    1e50:	8f 01       	movw	r16, r30
    1e52:	99 83       	std	Y+1, r25	; 0x01
    1e54:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>

/*****************************************************************************
*****************************************************************************/
void HAL_UartPrint(const uint8_t* buffer)
{
	for (int i = 0; i<strlen(buffer);i++)
    1e58:	08 94       	sec
    1e5a:	c1 1c       	adc	r12, r1
    1e5c:	d1 1c       	adc	r13, r1
    1e5e:	99 81       	ldd	r25, Y+1	; 0x01
    1e60:	af 2d       	mov	r26, r15
    1e62:	b9 2f       	mov	r27, r25
    1e64:	fd 01       	movw	r30, r26
    1e66:	01 90       	ld	r0, Z+
    1e68:	00 20       	and	r0, r0
    1e6a:	e9 f7       	brne	.-6      	; 0x1e66 <HAL_UartPrint+0x3a>
    1e6c:	31 97       	sbiw	r30, 0x01	; 1
    1e6e:	ea 1b       	sub	r30, r26
    1e70:	fb 0b       	sbc	r31, r27
    1e72:	ce 16       	cp	r12, r30
    1e74:	df 06       	cpc	r13, r31
    1e76:	50 f3       	brcs	.-44     	; 0x1e4c <HAL_UartPrint+0x20>
	{
		HAL_UartWriteByte(buffer[i]);
	}
}
    1e78:	0f 90       	pop	r0
    1e7a:	df 91       	pop	r29
    1e7c:	cf 91       	pop	r28
    1e7e:	1f 91       	pop	r17
    1e80:	0f 91       	pop	r16
    1e82:	ff 90       	pop	r15
    1e84:	df 90       	pop	r13
    1e86:	cf 90       	pop	r12
    1e88:	08 95       	ret

00001e8a <HAL_UartReadByte>:
uint8_t HAL_UartReadByte(void)
{
  uint8_t byte;

  PRAGMA(diag_suppress=Pa082);
  ATOMIC_SECTION_ENTER
    1e8a:	9f b7       	in	r25, 0x3f	; 63
    1e8c:	f8 94       	cli
    byte = rxFifo.data[rxFifo.head++];
    1e8e:	e0 91 76 04 	lds	r30, 0x0476
    1e92:	f0 91 77 04 	lds	r31, 0x0477
    1e96:	20 91 6e 04 	lds	r18, 0x046E
    1e9a:	30 91 6f 04 	lds	r19, 0x046F
    1e9e:	e2 0f       	add	r30, r18
    1ea0:	f3 1f       	adc	r31, r19
    1ea2:	80 81       	ld	r24, Z
    1ea4:	2f 5f       	subi	r18, 0xFF	; 255
    1ea6:	3f 4f       	sbci	r19, 0xFF	; 255
    1ea8:	30 93 6f 04 	sts	0x046F, r19
    1eac:	20 93 6e 04 	sts	0x046E, r18
    if (rxFifo.head == rxFifo.size)
    1eb0:	40 91 6e 04 	lds	r20, 0x046E
    1eb4:	50 91 6f 04 	lds	r21, 0x046F
    1eb8:	20 91 72 04 	lds	r18, 0x0472
    1ebc:	30 91 73 04 	lds	r19, 0x0473
    1ec0:	42 17       	cp	r20, r18
    1ec2:	53 07       	cpc	r21, r19
    1ec4:	21 f4       	brne	.+8      	; 0x1ece <HAL_UartReadByte+0x44>
      rxFifo.head = 0;
    1ec6:	10 92 6f 04 	sts	0x046F, r1
    1eca:	10 92 6e 04 	sts	0x046E, r1
    rxFifo.bytes--;
    1ece:	20 91 74 04 	lds	r18, 0x0474
    1ed2:	30 91 75 04 	lds	r19, 0x0475
    1ed6:	21 50       	subi	r18, 0x01	; 1
    1ed8:	30 40       	sbci	r19, 0x00	; 0
    1eda:	30 93 75 04 	sts	0x0475, r19
    1ede:	20 93 74 04 	sts	0x0474, r18
  ATOMIC_SECTION_LEAVE
    1ee2:	9f bf       	out	0x3f, r25	; 63
  PRAGMA(diag_default=Pa082);

  return byte;
}
    1ee4:	08 95       	ret

00001ee6 <__vector_26>:

/*****************************************************************************
*****************************************************************************/
ISR(USARTx_UDRE_vect)
{
    1ee6:	1f 92       	push	r1
    1ee8:	0f 92       	push	r0
    1eea:	0f b6       	in	r0, 0x3f	; 63
    1eec:	0f 92       	push	r0
    1eee:	0b b6       	in	r0, 0x3b	; 59
    1ef0:	0f 92       	push	r0
    1ef2:	11 24       	eor	r1, r1
    1ef4:	8f 93       	push	r24
    1ef6:	ef 93       	push	r30
    1ef8:	ff 93       	push	r31
  udrEmpty = true;
    1efa:	81 e0       	ldi	r24, 0x01	; 1
    1efc:	80 93 6d 04 	sts	0x046D, r24
  UCSRxB &= ~(1 << UDRIE1);
    1f00:	e1 ec       	ldi	r30, 0xC1	; 193
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	80 81       	ld	r24, Z
    1f06:	8f 7d       	andi	r24, 0xDF	; 223
    1f08:	80 83       	st	Z, r24
}
    1f0a:	ff 91       	pop	r31
    1f0c:	ef 91       	pop	r30
    1f0e:	8f 91       	pop	r24
    1f10:	0f 90       	pop	r0
    1f12:	0b be       	out	0x3b, r0	; 59
    1f14:	0f 90       	pop	r0
    1f16:	0f be       	out	0x3f, r0	; 63
    1f18:	0f 90       	pop	r0
    1f1a:	1f 90       	pop	r1
    1f1c:	18 95       	reti

00001f1e <__vector_25>:

/*****************************************************************************
*****************************************************************************/
ISR(USARTx_RX_vect)
{
    1f1e:	1f 92       	push	r1
    1f20:	0f 92       	push	r0
    1f22:	0f b6       	in	r0, 0x3f	; 63
    1f24:	0f 92       	push	r0
    1f26:	0b b6       	in	r0, 0x3b	; 59
    1f28:	0f 92       	push	r0
    1f2a:	11 24       	eor	r1, r1
    1f2c:	2f 93       	push	r18
    1f2e:	3f 93       	push	r19
    1f30:	4f 93       	push	r20
    1f32:	8f 93       	push	r24
    1f34:	9f 93       	push	r25
    1f36:	ef 93       	push	r30
    1f38:	ff 93       	push	r31
  PRAGMA(diag_suppress=Pa082);

  uint8_t status = UCSRxA;
    1f3a:	80 91 c0 00 	lds	r24, 0x00C0
  uint8_t byte = UDRx;
    1f3e:	40 91 c6 00 	lds	r20, 0x00C6

  if (0 == (status & ((1 << FE1) | (1 << DOR1) | (1 << UPE1))))
    1f42:	8c 71       	andi	r24, 0x1C	; 28
    1f44:	b1 f5       	brne	.+108    	; 0x1fb2 <__vector_25+0x94>
  {
    if (rxFifo.bytes == rxFifo.size)
    1f46:	20 91 74 04 	lds	r18, 0x0474
    1f4a:	30 91 75 04 	lds	r19, 0x0475
    1f4e:	80 91 72 04 	lds	r24, 0x0472
    1f52:	90 91 73 04 	lds	r25, 0x0473
    1f56:	28 17       	cp	r18, r24
    1f58:	39 07       	cpc	r19, r25
    1f5a:	59 f1       	breq	.+86     	; 0x1fb2 <__vector_25+0x94>
      return;

    rxFifo.data[rxFifo.tail++] = byte;
    1f5c:	e0 91 76 04 	lds	r30, 0x0476
    1f60:	f0 91 77 04 	lds	r31, 0x0477
    1f64:	80 91 70 04 	lds	r24, 0x0470
    1f68:	90 91 71 04 	lds	r25, 0x0471
    1f6c:	e8 0f       	add	r30, r24
    1f6e:	f9 1f       	adc	r31, r25
    1f70:	40 83       	st	Z, r20
    1f72:	01 96       	adiw	r24, 0x01	; 1
    1f74:	90 93 71 04 	sts	0x0471, r25
    1f78:	80 93 70 04 	sts	0x0470, r24
    if (rxFifo.tail == rxFifo.size)
    1f7c:	20 91 70 04 	lds	r18, 0x0470
    1f80:	30 91 71 04 	lds	r19, 0x0471
    1f84:	80 91 72 04 	lds	r24, 0x0472
    1f88:	90 91 73 04 	lds	r25, 0x0473
    1f8c:	28 17       	cp	r18, r24
    1f8e:	39 07       	cpc	r19, r25
    1f90:	21 f4       	brne	.+8      	; 0x1f9a <__vector_25+0x7c>
      rxFifo.tail = 0;
    1f92:	10 92 71 04 	sts	0x0471, r1
    1f96:	10 92 70 04 	sts	0x0470, r1
    rxFifo.bytes++;
    1f9a:	80 91 74 04 	lds	r24, 0x0474
    1f9e:	90 91 75 04 	lds	r25, 0x0475
    1fa2:	01 96       	adiw	r24, 0x01	; 1
    1fa4:	90 93 75 04 	sts	0x0475, r25
    1fa8:	80 93 74 04 	sts	0x0474, r24

    newData = true;
    1fac:	81 e0       	ldi	r24, 0x01	; 1
    1fae:	80 93 6c 04 	sts	0x046C, r24
  }

  PRAGMA(diag_default=Pa082);
}
    1fb2:	ff 91       	pop	r31
    1fb4:	ef 91       	pop	r30
    1fb6:	9f 91       	pop	r25
    1fb8:	8f 91       	pop	r24
    1fba:	4f 91       	pop	r20
    1fbc:	3f 91       	pop	r19
    1fbe:	2f 91       	pop	r18
    1fc0:	0f 90       	pop	r0
    1fc2:	0b be       	out	0x3b, r0	; 59
    1fc4:	0f 90       	pop	r0
    1fc6:	0f be       	out	0x3f, r0	; 63
    1fc8:	0f 90       	pop	r0
    1fca:	1f 90       	pop	r1
    1fcc:	18 95       	reti

00001fce <HAL_UartTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void HAL_UartTaskHandler(void)
{
  if (txFifo.bytes && udrEmpty)
    1fce:	80 91 7e 04 	lds	r24, 0x047E
    1fd2:	90 91 7f 04 	lds	r25, 0x047F
    1fd6:	00 97       	sbiw	r24, 0x00	; 0
    1fd8:	89 f1       	breq	.+98     	; 0x203c <HAL_UartTaskHandler+0x6e>
    1fda:	20 91 6d 04 	lds	r18, 0x046D
    1fde:	22 23       	and	r18, r18
    1fe0:	69 f1       	breq	.+90     	; 0x203c <HAL_UartTaskHandler+0x6e>
  {
    uint8_t byte;

    byte = txFifo.data[txFifo.head++];
    1fe2:	20 91 78 04 	lds	r18, 0x0478
    1fe6:	30 91 79 04 	lds	r19, 0x0479
    1fea:	e0 91 80 04 	lds	r30, 0x0480
    1fee:	f0 91 81 04 	lds	r31, 0x0481
    1ff2:	e2 0f       	add	r30, r18
    1ff4:	f3 1f       	adc	r31, r19
    1ff6:	60 81       	ld	r22, Z
    1ff8:	2f 5f       	subi	r18, 0xFF	; 255
    1ffa:	3f 4f       	sbci	r19, 0xFF	; 255
    1ffc:	30 93 79 04 	sts	0x0479, r19
    2000:	20 93 78 04 	sts	0x0478, r18
    if (txFifo.head == txFifo.size)
    2004:	40 91 7c 04 	lds	r20, 0x047C
    2008:	50 91 7d 04 	lds	r21, 0x047D
    200c:	24 17       	cp	r18, r20
    200e:	35 07       	cpc	r19, r21
    2010:	21 f4       	brne	.+8      	; 0x201a <HAL_UartTaskHandler+0x4c>
      txFifo.head = 0;
    2012:	10 92 79 04 	sts	0x0479, r1
    2016:	10 92 78 04 	sts	0x0478, r1
    txFifo.bytes--;
    201a:	01 97       	sbiw	r24, 0x01	; 1
    201c:	90 93 7f 04 	sts	0x047F, r25
    2020:	80 93 7e 04 	sts	0x047E, r24

    ATOMIC_SECTION_ENTER
    2024:	9f b7       	in	r25, 0x3f	; 63
    2026:	f8 94       	cli
      UDRx = byte;
    2028:	60 93 c6 00 	sts	0x00C6, r22
      UCSRxB |= (1 << UDRIE1);
    202c:	80 91 c1 00 	lds	r24, 0x00C1
    2030:	80 62       	ori	r24, 0x20	; 32
    2032:	80 93 c1 00 	sts	0x00C1, r24
      udrEmpty = false;
    2036:	10 92 6d 04 	sts	0x046D, r1
    ATOMIC_SECTION_LEAVE
    203a:	9f bf       	out	0x3f, r25	; 63

  {
    uint16_t bytes;
    bool new;

    ATOMIC_SECTION_ENTER
    203c:	3f b7       	in	r19, 0x3f	; 63
    203e:	f8 94       	cli
      new = newData;
    2040:	20 91 6c 04 	lds	r18, 0x046C
      newData = false;
    2044:	10 92 6c 04 	sts	0x046C, r1
      bytes = rxFifo.bytes;
    2048:	80 91 74 04 	lds	r24, 0x0474
    204c:	90 91 75 04 	lds	r25, 0x0475
    ATOMIC_SECTION_LEAVE
    2050:	3f bf       	out	0x3f, r19	; 63

    if (new)
    2052:	22 23       	and	r18, r18
    2054:	11 f0       	breq	.+4      	; 0x205a <HAL_UartTaskHandler+0x8c>
      HAL_UartBytesReceived(bytes);
    2056:	0e 94 8f 1a 	call	0x351e	; 0x351e <HAL_UartBytesReceived>
    205a:	08 95       	ret

0000205c <NWK_Init>:

/*****************************************************************************
*****************************************************************************/
void NWK_Init(void)
{
  nwkIb.nwkSeqNum = 0;
    205c:	10 92 a9 0c 	sts	0x0CA9, r1
  nwkIb.macSeqNum = 0;
    2060:	10 92 aa 0c 	sts	0x0CAA, r1
  nwkIb.addr = 0;
    2064:	e5 ea       	ldi	r30, 0xA5	; 165
    2066:	fc e0       	ldi	r31, 0x0C	; 12
    2068:	11 82       	std	Z+1, r1	; 0x01
    206a:	10 82       	st	Z, r1

  for (uint8_t i = 0; i < NWK_MAX_ENDPOINTS_AMOUNT; i++)
    nwkIb.endpoint[i] = NULL;
    206c:	17 82       	std	Z+7, r1	; 0x07
    206e:	16 82       	std	Z+6, r1	; 0x06
    2070:	11 86       	std	Z+9, r1	; 0x09
    2072:	10 86       	std	Z+8, r1	; 0x08
    2074:	13 86       	std	Z+11, r1	; 0x0b
    2076:	12 86       	std	Z+10, r1	; 0x0a

  nwkTxInit();
    2078:	0e 94 9d 15 	call	0x2b3a	; 0x2b3a <nwkTxInit>
  nwkRxInit();
    207c:	0e 94 35 13 	call	0x266a	; 0x266a <nwkRxInit>
  nwkFrameInit();
    2080:	0e 94 50 11 	call	0x22a0	; 0x22a0 <nwkFrameInit>
  nwkDataReqInit();
    2084:	0e 94 9f 10 	call	0x213e	; 0x213e <nwkDataReqInit>

#ifdef NWK_ENABLE_ROUTING
  nwkRouteInit();
    2088:	0e 94 da 11 	call	0x23b4	; 0x23b4 <nwkRouteInit>
#endif

#ifdef NWK_ENABLE_SECURITY
  nwkSecurityInit();
#endif
}
    208c:	08 95       	ret

0000208e <NWK_SetAddr>:

/*****************************************************************************
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
  nwkIb.addr = addr;
    208e:	90 93 a6 0c 	sts	0x0CA6, r25
    2092:	80 93 a5 0c 	sts	0x0CA5, r24
  PHY_SetShortAddr(addr);
    2096:	0e 94 82 17 	call	0x2f04	; 0x2f04 <PHY_SetShortAddr>
}
    209a:	08 95       	ret

0000209c <NWK_SetPanId>:

/*****************************************************************************
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
  nwkIb.panId = panId;
    209c:	90 93 a8 0c 	sts	0x0CA8, r25
    20a0:	80 93 a7 0c 	sts	0x0CA7, r24
  PHY_SetPanId(panId);
    20a4:	0e 94 78 17 	call	0x2ef0	; 0x2ef0 <PHY_SetPanId>
}
    20a8:	08 95       	ret

000020aa <NWK_OpenEndpoint>:

/*****************************************************************************
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
  nwkIb.endpoint[id] = handler;
    20aa:	e8 2f       	mov	r30, r24
    20ac:	f0 e0       	ldi	r31, 0x00	; 0
    20ae:	ee 0f       	add	r30, r30
    20b0:	ff 1f       	adc	r31, r31
    20b2:	e5 55       	subi	r30, 0x55	; 85
    20b4:	f3 4f       	sbci	r31, 0xF3	; 243
    20b6:	71 83       	std	Z+1, r23	; 0x01
    20b8:	60 83       	st	Z, r22
}
    20ba:	08 95       	ret

000020bc <NWK_Busy>:

/*****************************************************************************
*****************************************************************************/
bool NWK_Busy(void)
{
  return nwkRxBusy() || nwkTxBusy() || nwkDataReqBusy() || PHY_Busy();
    20bc:	0e 94 8a 13 	call	0x2714	; 0x2714 <nwkRxBusy>
    20c0:	88 23       	and	r24, r24
    20c2:	59 f4       	brne	.+22     	; 0x20da <NWK_Busy+0x1e>
    20c4:	0e 94 61 16 	call	0x2cc2	; 0x2cc2 <nwkTxBusy>
    20c8:	88 23       	and	r24, r24
    20ca:	39 f4       	brne	.+14     	; 0x20da <NWK_Busy+0x1e>
    20cc:	0e 94 b9 10 	call	0x2172	; 0x2172 <nwkDataReqBusy>
    20d0:	88 23       	and	r24, r24
    20d2:	31 f4       	brne	.+12     	; 0x20e0 <NWK_Busy+0x24>
    20d4:	0e 94 8c 17 	call	0x2f18	; 0x2f18 <PHY_Busy>
    20d8:	08 95       	ret
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	90 e0       	ldi	r25, 0x00	; 0
    20de:	08 95       	ret
    20e0:	81 e0       	ldi	r24, 0x01	; 1
    20e2:	90 e0       	ldi	r25, 0x00	; 0
}
    20e4:	08 95       	ret

000020e6 <NWK_SleepReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_SleepReq(void)
{
  PHY_Sleep();
    20e6:	0e 94 9c 17 	call	0x2f38	; 0x2f38 <PHY_Sleep>
}
    20ea:	08 95       	ret

000020ec <NWK_WakeupReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_WakeupReq(void)
{
  PHY_Wakeup();
    20ec:	0e 94 a8 17 	call	0x2f50	; 0x2f50 <PHY_Wakeup>
}
    20f0:	08 95       	ret

000020f2 <NWK_TaskHandler>:

/*****************************************************************************
*****************************************************************************/
void NWK_TaskHandler(void)
{
  nwkRxTaskHandler();
    20f2:	0e 94 91 13 	call	0x2722	; 0x2722 <nwkRxTaskHandler>
  nwkTxTaskHandler();
    20f6:	0e 94 84 16 	call	0x2d08	; 0x2d08 <nwkTxTaskHandler>
  nwkDataReqTaskHandler();
    20fa:	0e 94 c3 10 	call	0x2186	; 0x2186 <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
  nwkSecurityTaskHandler();
#endif
}
    20fe:	08 95       	ret

00002100 <nwkDataReqTxConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
    2100:	e0 91 84 05 	lds	r30, 0x0584
    2104:	f0 91 85 05 	lds	r31, 0x0585
    2108:	15 c0       	rjmp	.+42     	; 0x2134 <nwkDataReqTxConf+0x34>
  {
    if (req->frame == frame)
    210a:	22 81       	ldd	r18, Z+2	; 0x02
    210c:	33 81       	ldd	r19, Z+3	; 0x03
    210e:	28 17       	cp	r18, r24
    2110:	39 07       	cpc	r19, r25
    2112:	69 f4       	brne	.+26     	; 0x212e <nwkDataReqTxConf+0x2e>
    {
      req->status = frame->tx.status;
    2114:	dc 01       	movw	r26, r24
    2116:	a1 58       	subi	r26, 0x81	; 129
    2118:	bf 4f       	sbci	r27, 0xFF	; 255
    211a:	2c 91       	ld	r18, X
    211c:	27 87       	std	Z+15, r18	; 0x0f
      req->control = frame->tx.control;
    211e:	dc 01       	movw	r26, r24
    2120:	ae 57       	subi	r26, 0x7E	; 126
    2122:	bf 4f       	sbci	r27, 0xFF	; 255
    2124:	2c 91       	ld	r18, X
    2126:	20 8b       	std	Z+16, r18	; 0x10
      req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2128:	22 e0       	ldi	r18, 0x02	; 2
    212a:	24 83       	std	Z+4, r18	; 0x04
      break;
    212c:	05 c0       	rjmp	.+10     	; 0x2138 <nwkDataReqTxConf+0x38>

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
    212e:	01 90       	ld	r0, Z+
    2130:	f0 81       	ld	r31, Z
    2132:	e0 2d       	mov	r30, r0
    2134:	30 97       	sbiw	r30, 0x00	; 0
    2136:	49 f7       	brne	.-46     	; 0x210a <nwkDataReqTxConf+0xa>
      req->state = NWK_DATA_REQ_STATE_CONFIRM;
      break;
    }
  }

  nwkFrameFree(frame);
    2138:	0e 94 7d 11 	call	0x22fa	; 0x22fa <nwkFrameFree>
}
    213c:	08 95       	ret

0000213e <nwkDataReqInit>:

/*****************************************************************************
*****************************************************************************/
void nwkDataReqInit(void)
{
  nwkDataReqQueue = NULL;
    213e:	10 92 85 05 	sts	0x0585, r1
    2142:	10 92 84 05 	sts	0x0584, r1
}
    2146:	08 95       	ret

00002148 <NWK_DataReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
    2148:	fc 01       	movw	r30, r24
  req->state = NWK_DATA_REQ_STATE_INITIAL;
    214a:	14 82       	std	Z+4, r1	; 0x04
  req->status = NWK_SUCCESS_STATUS;
    214c:	17 86       	std	Z+15, r1	; 0x0f
  req->frame = NULL;
    214e:	13 82       	std	Z+3, r1	; 0x03
    2150:	12 82       	std	Z+2, r1	; 0x02

  if (NULL == nwkDataReqQueue)
    2152:	80 91 84 05 	lds	r24, 0x0584
    2156:	90 91 85 05 	lds	r25, 0x0585
    215a:	00 97       	sbiw	r24, 0x00	; 0
    215c:	19 f4       	brne	.+6      	; 0x2164 <NWK_DataReq+0x1c>
  {
    req->next = NULL;
    215e:	11 82       	std	Z+1, r1	; 0x01
    2160:	10 82       	st	Z, r1
    2162:	02 c0       	rjmp	.+4      	; 0x2168 <NWK_DataReq+0x20>
    nwkDataReqQueue = req;
  }
  else
  {
    req->next = nwkDataReqQueue;
    2164:	91 83       	std	Z+1, r25	; 0x01
    2166:	80 83       	st	Z, r24
    nwkDataReqQueue = req;
    2168:	f0 93 85 05 	sts	0x0585, r31
    216c:	e0 93 84 05 	sts	0x0584, r30
    2170:	08 95       	ret

00002172 <nwkDataReqBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkDataReqBusy(void)
{
  return NULL != nwkDataReqQueue;
    2172:	81 e0       	ldi	r24, 0x01	; 1
    2174:	20 91 84 05 	lds	r18, 0x0584
    2178:	30 91 85 05 	lds	r19, 0x0585
    217c:	21 15       	cp	r18, r1
    217e:	31 05       	cpc	r19, r1
    2180:	09 f4       	brne	.+2      	; 0x2184 <nwkDataReqBusy+0x12>
    2182:	80 e0       	ldi	r24, 0x00	; 0
}
    2184:	08 95       	ret

00002186 <nwkDataReqTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2186:	0f 93       	push	r16
    2188:	1f 93       	push	r17
    218a:	cf 93       	push	r28
    218c:	df 93       	push	r29
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
    218e:	e0 91 84 05 	lds	r30, 0x0584
    2192:	f0 91 85 05 	lds	r31, 0x0585
    2196:	ef 01       	movw	r28, r30
    2198:	7b c0       	rjmp	.+246    	; 0x2290 <nwkDataReqTaskHandler+0x10a>
  {
    switch (req->state)
    219a:	8c 81       	ldd	r24, Y+4	; 0x04
    219c:	88 23       	and	r24, r24
    219e:	21 f0       	breq	.+8      	; 0x21a8 <nwkDataReqTaskHandler+0x22>
    21a0:	82 30       	cpi	r24, 0x02	; 2
    21a2:	09 f0       	breq	.+2      	; 0x21a6 <nwkDataReqTaskHandler+0x20>
    21a4:	72 c0       	rjmp	.+228    	; 0x228a <nwkDataReqTaskHandler+0x104>
    21a6:	58 c0       	rjmp	.+176    	; 0x2258 <nwkDataReqTaskHandler+0xd2>
#ifdef NWK_ENABLE_SECURITY
  if (req->options & NWK_OPT_ENABLE_SECURITY)
    size += NWK_SECURITY_MIC_SIZE;
#endif

  if (NULL == (frame = nwkFrameAlloc(size)))
    21a8:	8c 85       	ldd	r24, Y+12	; 0x0c
    21aa:	0e 94 57 11 	call	0x22ae	; 0x22ae <nwkFrameAlloc>
    21ae:	8c 01       	movw	r16, r24
    21b0:	00 97       	sbiw	r24, 0x00	; 0
    21b2:	21 f4       	brne	.+8      	; 0x21bc <nwkDataReqTaskHandler+0x36>
  {
    req->state = NWK_DATA_REQ_STATE_CONFIRM;
    21b4:	82 e0       	ldi	r24, 0x02	; 2
    21b6:	8c 83       	std	Y+4, r24	; 0x04
    req->status = NWK_OUT_OF_MEMORY_STATUS;
    21b8:	8f 87       	std	Y+15, r24	; 0x0f
    21ba:	6d c0       	rjmp	.+218    	; 0x2296 <nwkDataReqTaskHandler+0x110>
    return;
  }

  req->frame = frame;
    21bc:	9b 83       	std	Y+3, r25	; 0x03
    21be:	8a 83       	std	Y+2, r24	; 0x02
  req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    21c0:	81 e0       	ldi	r24, 0x01	; 1
    21c2:	8c 83       	std	Y+4, r24	; 0x04

  frame->tx.confirm = nwkDataReqTxConf;
    21c4:	f8 01       	movw	r30, r16
    21c6:	ed 57       	subi	r30, 0x7D	; 125
    21c8:	ff 4f       	sbci	r31, 0xFF	; 255
    21ca:	80 e8       	ldi	r24, 0x80	; 128
    21cc:	90 e1       	ldi	r25, 0x10	; 16
    21ce:	91 83       	std	Z+1, r25	; 0x01
    21d0:	80 83       	st	Z, r24
  frame->tx.control = req->options & NWK_OPT_BROADCAST_PAN_ID ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
    21d2:	f8 01       	movw	r30, r16
    21d4:	ee 57       	subi	r30, 0x7E	; 126
    21d6:	ff 4f       	sbci	r31, 0xFF	; 255
    21d8:	99 85       	ldd	r25, Y+9	; 0x09
    21da:	81 e0       	ldi	r24, 0x01	; 1
    21dc:	92 ff       	sbrs	r25, 2
    21de:	80 e0       	ldi	r24, 0x00	; 0
    21e0:	80 83       	st	Z, r24

  frame->data.header.nwkFcf.ackRequest = req->options & NWK_OPT_ACK_REQUEST ? 1 : 0;
    21e2:	99 85       	ldd	r25, Y+9	; 0x09
    21e4:	91 70       	andi	r25, 0x01	; 1
    21e6:	f8 01       	movw	r30, r16
    21e8:	83 85       	ldd	r24, Z+11	; 0x0b
    21ea:	8e 7f       	andi	r24, 0xFE	; 254
    21ec:	89 2b       	or	r24, r25
    21ee:	83 87       	std	Z+11, r24	; 0x0b
#ifdef NWK_ENABLE_SECURITY
  frame->data.header.nwkFcf.securityEnabled = req->options & NWK_OPT_ENABLE_SECURITY ? 1 : 0;
#endif
  frame->data.header.nwkFcf.linkLocal = req->options & NWK_OPT_LINK_LOCAL ? 1 : 0;
    21f0:	99 85       	ldd	r25, Y+9	; 0x09
    21f2:	81 e0       	ldi	r24, 0x01	; 1
    21f4:	93 ff       	sbrs	r25, 3
    21f6:	80 e0       	ldi	r24, 0x00	; 0
    21f8:	98 2f       	mov	r25, r24
    21fa:	99 0f       	add	r25, r25
    21fc:	99 0f       	add	r25, r25
    21fe:	f8 01       	movw	r30, r16
    2200:	83 85       	ldd	r24, Z+11	; 0x0b
    2202:	83 70       	andi	r24, 0x03	; 3
  frame->data.header.nwkFcf.reserved = 0;
    2204:	89 2b       	or	r24, r25
    2206:	83 87       	std	Z+11, r24	; 0x0b
  frame->data.header.nwkSeq = ++nwkIb.nwkSeqNum;
    2208:	80 91 a9 0c 	lds	r24, 0x0CA9
    220c:	8f 5f       	subi	r24, 0xFF	; 255
    220e:	80 93 a9 0c 	sts	0x0CA9, r24
    2212:	84 87       	std	Z+12, r24	; 0x0c
  frame->data.header.nwkSrcAddr = nwkIb.addr;
    2214:	80 91 a5 0c 	lds	r24, 0x0CA5
    2218:	90 91 a6 0c 	lds	r25, 0x0CA6
    221c:	96 87       	std	Z+14, r25	; 0x0e
    221e:	85 87       	std	Z+13, r24	; 0x0d
  frame->data.header.nwkDstAddr = req->dstAddr;
    2220:	8d 81       	ldd	r24, Y+5	; 0x05
    2222:	9e 81       	ldd	r25, Y+6	; 0x06
    2224:	90 8b       	std	Z+16, r25	; 0x10
    2226:	87 87       	std	Z+15, r24	; 0x0f
  frame->data.header.nwkSrcEndpoint = req->srcEndpoint;
    2228:	98 85       	ldd	r25, Y+8	; 0x08
    222a:	9f 70       	andi	r25, 0x0F	; 15
    222c:	81 89       	ldd	r24, Z+17	; 0x11
    222e:	80 7f       	andi	r24, 0xF0	; 240
    2230:	89 2b       	or	r24, r25
    2232:	81 8b       	std	Z+17, r24	; 0x11
  frame->data.header.nwkDstEndpoint = req->dstEndpoint;
    2234:	9f 81       	ldd	r25, Y+7	; 0x07
    2236:	92 95       	swap	r25
    2238:	90 7f       	andi	r25, 0xF0	; 240
    223a:	8f 70       	andi	r24, 0x0F	; 15
    223c:	89 2b       	or	r24, r25
    223e:	81 8b       	std	Z+17, r24	; 0x11

  memcpy(frame->data.payload, req->data, req->size);
    2240:	c8 01       	movw	r24, r16
    2242:	42 96       	adiw	r24, 0x12	; 18
    2244:	4c 85       	ldd	r20, Y+12	; 0x0c
    2246:	6a 85       	ldd	r22, Y+10	; 0x0a
    2248:	7b 85       	ldd	r23, Y+11	; 0x0b
    224a:	50 e0       	ldi	r21, 0x00	; 0
    224c:	0e 94 7d 1d 	call	0x3afa	; 0x3afa <memcpy>

  nwkTxFrame(frame);
    2250:	c8 01       	movw	r24, r16
    2252:	0e 94 b8 15 	call	0x2b70	; 0x2b70 <nwkTxFrame>
    2256:	1f c0       	rjmp	.+62     	; 0x2296 <nwkDataReqTaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
  if (nwkDataReqQueue == req)
    2258:	ec 17       	cp	r30, r28
    225a:	fd 07       	cpc	r31, r29
    225c:	41 f4       	brne	.+16     	; 0x226e <nwkDataReqTaskHandler+0xe8>
  {
    nwkDataReqQueue = nwkDataReqQueue->next;
    225e:	88 81       	ld	r24, Y
    2260:	99 81       	ldd	r25, Y+1	; 0x01
    2262:	90 93 85 05 	sts	0x0585, r25
    2266:	80 93 84 05 	sts	0x0584, r24
    226a:	0a c0       	rjmp	.+20     	; 0x2280 <nwkDataReqTaskHandler+0xfa>
  }
  else
  {
    NWK_DataReq_t *prev = nwkDataReqQueue;
    while (prev->next != req)
    226c:	fc 01       	movw	r30, r24
    226e:	80 81       	ld	r24, Z
    2270:	91 81       	ldd	r25, Z+1	; 0x01
    2272:	8c 17       	cp	r24, r28
    2274:	9d 07       	cpc	r25, r29
    2276:	d1 f7       	brne	.-12     	; 0x226c <nwkDataReqTaskHandler+0xe6>
      prev = prev->next;
    prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2278:	88 81       	ld	r24, Y
    227a:	99 81       	ldd	r25, Y+1	; 0x01
    227c:	91 83       	std	Z+1, r25	; 0x01
    227e:	80 83       	st	Z, r24
  }

  req->confirm(req);
    2280:	ed 85       	ldd	r30, Y+13	; 0x0d
    2282:	fe 85       	ldd	r31, Y+14	; 0x0e
    2284:	ce 01       	movw	r24, r28
    2286:	09 95       	icall
    2288:	06 c0       	rjmp	.+12     	; 0x2296 <nwkDataReqTaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
    228a:	09 90       	ld	r0, Y+
    228c:	d8 81       	ld	r29, Y
    228e:	c0 2d       	mov	r28, r0
    2290:	20 97       	sbiw	r28, 0x00	; 0
    2292:	09 f0       	breq	.+2      	; 0x2296 <nwkDataReqTaskHandler+0x110>
    2294:	82 cf       	rjmp	.-252    	; 0x219a <nwkDataReqTaskHandler+0x14>

      default:
        break;
    };
  }
}
    2296:	df 91       	pop	r29
    2298:	cf 91       	pop	r28
    229a:	1f 91       	pop	r17
    229c:	0f 91       	pop	r16
    229e:	08 95       	ret

000022a0 <nwkFrameInit>:
/*****************************************************************************
*****************************************************************************/
void nwkFrameInit(void)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    22a0:	10 92 86 05 	sts	0x0586, r1
    22a4:	10 92 0b 06 	sts	0x060B, r1
    22a8:	10 92 90 06 	sts	0x0690, r1
}
    22ac:	08 95       	ret

000022ae <nwkFrameAlloc>:
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(uint8_t size)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state)
    22ae:	90 91 86 05 	lds	r25, 0x0586
    22b2:	99 23       	and	r25, r25
    22b4:	59 f0       	breq	.+22     	; 0x22cc <nwkFrameAlloc+0x1e>
    22b6:	90 91 0b 06 	lds	r25, 0x060B
    22ba:	99 23       	and	r25, r25
    22bc:	51 f0       	breq	.+20     	; 0x22d2 <nwkFrameAlloc+0x24>
    22be:	90 91 90 06 	lds	r25, 0x0690
    22c2:	99 23       	and	r25, r25
    22c4:	b9 f4       	brne	.+46     	; 0x22f4 <nwkFrameAlloc+0x46>

/*****************************************************************************
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(uint8_t size)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    22c6:	22 e0       	ldi	r18, 0x02	; 2
    22c8:	30 e0       	ldi	r19, 0x00	; 0
    22ca:	05 c0       	rjmp	.+10     	; 0x22d6 <nwkFrameAlloc+0x28>
    22cc:	20 e0       	ldi	r18, 0x00	; 0
    22ce:	30 e0       	ldi	r19, 0x00	; 0
    22d0:	02 c0       	rjmp	.+4      	; 0x22d6 <nwkFrameAlloc+0x28>
    22d2:	21 e0       	ldi	r18, 0x01	; 1
    22d4:	30 e0       	ldi	r19, 0x00	; 0
  {
    if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state)
    {
      nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t) + size;
    22d6:	45 e8       	ldi	r20, 0x85	; 133
    22d8:	50 e0       	ldi	r21, 0x00	; 0
    22da:	24 9f       	mul	r18, r20
    22dc:	f0 01       	movw	r30, r0
    22de:	25 9f       	mul	r18, r21
    22e0:	f0 0d       	add	r31, r0
    22e2:	34 9f       	mul	r19, r20
    22e4:	f0 0d       	add	r31, r0
    22e6:	11 24       	eor	r1, r1
    22e8:	ea 57       	subi	r30, 0x7A	; 122
    22ea:	fa 4f       	sbci	r31, 0xFA	; 250
    22ec:	80 5f       	subi	r24, 0xF0	; 240
    22ee:	81 83       	std	Z+1, r24	; 0x01
      return &nwkFrameFrames[i];
    22f0:	cf 01       	movw	r24, r30
    22f2:	08 95       	ret
    }
  }
  return NULL;
    22f4:	80 e0       	ldi	r24, 0x00	; 0
    22f6:	90 e0       	ldi	r25, 0x00	; 0
}
    22f8:	08 95       	ret

000022fa <nwkFrameFree>:

/*****************************************************************************
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
  frame->state = NWK_FRAME_STATE_FREE;
    22fa:	fc 01       	movw	r30, r24
    22fc:	10 82       	st	Z, r1
}
    22fe:	08 95       	ret

00002300 <nwkFrameByIndex>:

/*****************************************************************************
*****************************************************************************/
NwkFrame_t *nwkFrameByIndex(uint8_t i)
{
  return &nwkFrameFrames[i];
    2300:	48 2f       	mov	r20, r24
    2302:	50 e0       	ldi	r21, 0x00	; 0
    2304:	25 e8       	ldi	r18, 0x85	; 133
    2306:	30 e0       	ldi	r19, 0x00	; 0
    2308:	42 9f       	mul	r20, r18
    230a:	c0 01       	movw	r24, r0
    230c:	43 9f       	mul	r20, r19
    230e:	90 0d       	add	r25, r0
    2310:	52 9f       	mul	r21, r18
    2312:	90 0d       	add	r25, r0
    2314:	11 24       	eor	r1, r1
    2316:	8a 57       	subi	r24, 0x7A	; 122
    2318:	9a 4f       	sbci	r25, 0xFA	; 250
}
    231a:	08 95       	ret

0000231c <nwkFrameCommandInit>:

/*****************************************************************************
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
    231c:	fc 01       	movw	r30, r24
  frame->tx.status = NWK_SUCCESS_STATUS;
    231e:	dc 01       	movw	r26, r24
    2320:	a1 58       	subi	r26, 0x81	; 129
    2322:	bf 4f       	sbci	r27, 0xFF	; 255
    2324:	1c 92       	st	X, r1
  frame->tx.timeout = 0;
    2326:	dc 01       	movw	r26, r24
    2328:	a0 58       	subi	r26, 0x80	; 128
    232a:	bf 4f       	sbci	r27, 0xFF	; 255
    232c:	1d 92       	st	X+, r1
    232e:	1c 92       	st	X, r1
  frame->tx.control = 0;
    2330:	dc 01       	movw	r26, r24
    2332:	ae 57       	subi	r26, 0x7E	; 126
    2334:	bf 4f       	sbci	r27, 0xFF	; 255
    2336:	1c 92       	st	X, r1
  frame->tx.confirm = NULL;
    2338:	dc 01       	movw	r26, r24
    233a:	ad 57       	subi	r26, 0x7D	; 125
    233c:	bf 4f       	sbci	r27, 0xFF	; 255
    233e:	11 96       	adiw	r26, 0x01	; 1
    2340:	1c 92       	st	X, r1
    2342:	1e 92       	st	-X, r1

  frame->data.header.nwkFcf.ackRequest = 0;
  frame->data.header.nwkFcf.securityEnabled = 0;
  frame->data.header.nwkFcf.linkLocal = 0;
  frame->data.header.nwkFcf.reserved = 0;
    2344:	13 86       	std	Z+11, r1	; 0x0b
  frame->data.header.nwkSeq = ++nwkIb.nwkSeqNum;
    2346:	80 91 a9 0c 	lds	r24, 0x0CA9
    234a:	8f 5f       	subi	r24, 0xFF	; 255
    234c:	80 93 a9 0c 	sts	0x0CA9, r24
    2350:	84 87       	std	Z+12, r24	; 0x0c
  frame->data.header.nwkSrcAddr = nwkIb.addr;
    2352:	80 91 a5 0c 	lds	r24, 0x0CA5
    2356:	90 91 a6 0c 	lds	r25, 0x0CA6
    235a:	96 87       	std	Z+14, r25	; 0x0e
    235c:	85 87       	std	Z+13, r24	; 0x0d
  frame->data.header.nwkDstAddr = 0;
    235e:	10 8a       	std	Z+16, r1	; 0x10
    2360:	17 86       	std	Z+15, r1	; 0x0f
  frame->data.header.nwkSrcEndpoint = 0;
  frame->data.header.nwkDstEndpoint = 0;
    2362:	11 8a       	std	Z+17, r1	; 0x11
}
    2364:	08 95       	ret

00002366 <nwkRouteFindRecord>:
      return &nwkRouteTable[i];

  if (NWK_ROUTE_UNKNOWN == dst)
    return &nwkRouteTable[NWK_ROUTE_TABLE_SIZE - 1];

  return NULL;
    2366:	e5 e1       	ldi	r30, 0x15	; 21
    2368:	f7 e0       	ldi	r31, 0x07	; 7

/*****************************************************************************
*****************************************************************************/
static NwkRouteTableRecord_t *nwkRouteFindRecord(uint16_t dst)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    236a:	20 e0       	ldi	r18, 0x00	; 0
    if (nwkRouteTable[i].dst == dst)
    236c:	40 81       	ld	r20, Z
    236e:	51 81       	ldd	r21, Z+1	; 0x01
    2370:	48 17       	cp	r20, r24
    2372:	59 07       	cpc	r21, r25
    2374:	59 f4       	brne	.+22     	; 0x238c <nwkRouteFindRecord+0x26>
      return &nwkRouteTable[i];
    2376:	30 e0       	ldi	r19, 0x00	; 0
    2378:	c9 01       	movw	r24, r18
    237a:	88 0f       	add	r24, r24
    237c:	99 1f       	adc	r25, r25
    237e:	82 0f       	add	r24, r18
    2380:	93 1f       	adc	r25, r19
    2382:	88 0f       	add	r24, r24
    2384:	99 1f       	adc	r25, r25
    2386:	8b 5e       	subi	r24, 0xEB	; 235
    2388:	98 4f       	sbci	r25, 0xF8	; 248
    238a:	08 95       	ret

/*****************************************************************************
*****************************************************************************/
static NwkRouteTableRecord_t *nwkRouteFindRecord(uint16_t dst)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    238c:	2f 5f       	subi	r18, 0xFF	; 255
    238e:	36 96       	adiw	r30, 0x06	; 6
    2390:	24 36       	cpi	r18, 0x64	; 100
    2392:	61 f7       	brne	.-40     	; 0x236c <nwkRouteFindRecord+0x6>
    if (nwkRouteTable[i].dst == dst)
      return &nwkRouteTable[i];

  if (NWK_ROUTE_UNKNOWN == dst)
    2394:	2f ef       	ldi	r18, 0xFF	; 255
    2396:	8f 3f       	cpi	r24, 0xFF	; 255
    2398:	92 07       	cpc	r25, r18
    239a:	19 f4       	brne	.+6      	; 0x23a2 <nwkRouteFindRecord+0x3c>
    return &nwkRouteTable[NWK_ROUTE_TABLE_SIZE - 1];
    239c:	87 e6       	ldi	r24, 0x67	; 103
    239e:	99 e0       	ldi	r25, 0x09	; 9
    23a0:	08 95       	ret

  return NULL;
    23a2:	80 e0       	ldi	r24, 0x00	; 0
    23a4:	90 e0       	ldi	r25, 0x00	; 0
}
    23a6:	08 95       	ret

000023a8 <nwkRouteErrorConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRouteErrorConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    23a8:	0e 94 7d 11 	call	0x22fa	; 0x22fa <nwkFrameFree>
}
    23ac:	08 95       	ret

000023ae <nwkRouteTxFrameConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRouteTxFrameConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    23ae:	0e 94 7d 11 	call	0x22fa	; 0x22fa <nwkFrameFree>
}
    23b2:	08 95       	ret

000023b4 <nwkRouteInit>:
static NwkRouteTableRecord_t nwkRouteTable[NWK_ROUTE_TABLE_SIZE];

/*****************************************************************************
*****************************************************************************/
void nwkRouteInit(void)
{
    23b4:	e5 e1       	ldi	r30, 0x15	; 21
    23b6:	f7 e0       	ldi	r31, 0x07	; 7
    23b8:	24 e6       	ldi	r18, 0x64	; 100
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    nwkRouteTable[i].dst = NWK_ROUTE_UNKNOWN;
    23ba:	8f ef       	ldi	r24, 0xFF	; 255
    23bc:	9f ef       	ldi	r25, 0xFF	; 255
    23be:	91 83       	std	Z+1, r25	; 0x01
    23c0:	80 83       	st	Z, r24
    23c2:	21 50       	subi	r18, 0x01	; 1
    23c4:	36 96       	adiw	r30, 0x06	; 6

/*****************************************************************************
*****************************************************************************/
void nwkRouteInit(void)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    23c6:	22 23       	and	r18, r18
    23c8:	d1 f7       	brne	.-12     	; 0x23be <nwkRouteInit+0xa>
    nwkRouteTable[i].dst = NWK_ROUTE_UNKNOWN;
}
    23ca:	08 95       	ret

000023cc <nwkRouteRemove>:
*****************************************************************************/
void nwkRouteRemove(uint16_t dst)
{
  NwkRouteTableRecord_t *rec;

  rec = nwkRouteFindRecord(dst);
    23cc:	0e 94 b3 11 	call	0x2366	; 0x2366 <nwkRouteFindRecord>
  if (rec)
    23d0:	00 97       	sbiw	r24, 0x00	; 0
    23d2:	29 f0       	breq	.+10     	; 0x23de <nwkRouteRemove+0x12>
    rec->dst = NWK_ROUTE_UNKNOWN;
    23d4:	2f ef       	ldi	r18, 0xFF	; 255
    23d6:	3f ef       	ldi	r19, 0xFF	; 255
    23d8:	fc 01       	movw	r30, r24
    23da:	31 83       	std	Z+1, r19	; 0x01
    23dc:	20 83       	st	Z, r18
    23de:	08 95       	ret

000023e0 <nwkRouteFrameReceived>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    23e0:	ef 92       	push	r14
    23e2:	ff 92       	push	r15
    23e4:	0f 93       	push	r16
    23e6:	1f 93       	push	r17
    23e8:	cf 93       	push	r28
    23ea:	df 93       	push	r29
    23ec:	ec 01       	movw	r28, r24
  NwkRouteTableRecord_t *rec;
  NwkFrameHeader_t *header = &frame->data.header;

  if ((header->macSrcAddr & NWK_ROUTE_TRANSIT_MASK) &&
    23ee:	09 85       	ldd	r16, Y+9	; 0x09
    23f0:	1a 85       	ldd	r17, Y+10	; 0x0a
    23f2:	17 ff       	sbrs	r17, 7
    23f4:	05 c0       	rjmp	.+10     	; 0x2400 <nwkRouteFrameReceived+0x20>
    23f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    23f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    23fa:	08 17       	cp	r16, r24
    23fc:	19 07       	cpc	r17, r25
    23fe:	51 f5       	brne	.+84     	; 0x2454 <nwkRouteFrameReceived+0x74>
      (header->macSrcAddr != header->nwkSrcAddr))
    return;

  if (0xffff == header->macDstPanId)
    2400:	8d 81       	ldd	r24, Y+5	; 0x05
    2402:	9e 81       	ldd	r25, Y+6	; 0x06
    2404:	2f ef       	ldi	r18, 0xFF	; 255
    2406:	8f 3f       	cpi	r24, 0xFF	; 255
    2408:	92 07       	cpc	r25, r18
    240a:	21 f1       	breq	.+72     	; 0x2454 <nwkRouteFrameReceived+0x74>
    return;

  rec = nwkRouteFindRecord(header->nwkSrcAddr);
    240c:	ed 84       	ldd	r14, Y+13	; 0x0d
    240e:	fe 84       	ldd	r15, Y+14	; 0x0e
    2410:	c7 01       	movw	r24, r14
    2412:	0e 94 b3 11 	call	0x2366	; 0x2366 <nwkRouteFindRecord>
    2416:	fc 01       	movw	r30, r24
  if (rec)
    2418:	00 97       	sbiw	r24, 0x00	; 0
    241a:	69 f0       	breq	.+26     	; 0x2436 <nwkRouteFrameReceived+0x56>
  {
    if (rec->nextHop != header->macSrcAddr && frame->rx.lqi > rec->lqi)
    241c:	82 81       	ldd	r24, Z+2	; 0x02
    241e:	93 81       	ldd	r25, Z+3	; 0x03
    2420:	80 17       	cp	r24, r16
    2422:	91 07       	cpc	r25, r17
    2424:	99 f0       	breq	.+38     	; 0x244c <nwkRouteFrameReceived+0x6c>
    2426:	de 01       	movw	r26, r28
    2428:	a1 58       	subi	r26, 0x81	; 129
    242a:	bf 4f       	sbci	r27, 0xFF	; 255
    242c:	9c 91       	ld	r25, X
    242e:	85 81       	ldd	r24, Z+5	; 0x05
    2430:	89 17       	cp	r24, r25
    2432:	60 f4       	brcc	.+24     	; 0x244c <nwkRouteFrameReceived+0x6c>
    2434:	07 c0       	rjmp	.+14     	; 0x2444 <nwkRouteFrameReceived+0x64>
      rec->score = NWK_ROUTE_DEFAULT_SCORE;
    }
  }
  else
  {
    rec = nwkRouteFindRecord(NWK_ROUTE_UNKNOWN);
    2436:	8f ef       	ldi	r24, 0xFF	; 255
    2438:	9f ef       	ldi	r25, 0xFF	; 255
    243a:	0e 94 b3 11 	call	0x2366	; 0x2366 <nwkRouteFindRecord>
    243e:	fc 01       	movw	r30, r24

    rec->dst = header->nwkSrcAddr;
    2440:	f1 82       	std	Z+1, r15	; 0x01
    2442:	e0 82       	st	Z, r14
    rec->nextHop = header->macSrcAddr;
    2444:	13 83       	std	Z+3, r17	; 0x03
    2446:	02 83       	std	Z+2, r16	; 0x02
    rec->score = NWK_ROUTE_DEFAULT_SCORE;
    2448:	83 e0       	ldi	r24, 0x03	; 3
    244a:	84 83       	std	Z+4, r24	; 0x04
  }

  rec->lqi = frame->rx.lqi;
    244c:	c1 58       	subi	r28, 0x81	; 129
    244e:	df 4f       	sbci	r29, 0xFF	; 255
    2450:	88 81       	ld	r24, Y
    2452:	85 83       	std	Z+5, r24	; 0x05
}
    2454:	df 91       	pop	r29
    2456:	cf 91       	pop	r28
    2458:	1f 91       	pop	r17
    245a:	0f 91       	pop	r16
    245c:	ff 90       	pop	r15
    245e:	ef 90       	pop	r14
    2460:	08 95       	ret

00002462 <nwkRouteFrameSent>:

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    2462:	0f 93       	push	r16
    2464:	1f 93       	push	r17
    2466:	cf 93       	push	r28
    2468:	df 93       	push	r29
    246a:	00 d0       	rcall	.+0      	; 0x246c <nwkRouteFrameSent+0xa>
    246c:	00 d0       	rcall	.+0      	; 0x246e <nwkRouteFrameSent+0xc>
    246e:	00 d0       	rcall	.+0      	; 0x2470 <nwkRouteFrameSent+0xe>
    2470:	cd b7       	in	r28, 0x3d	; 61
    2472:	de b7       	in	r29, 0x3e	; 62
    2474:	8c 01       	movw	r16, r24
  NwkRouteTableRecord_t *rec;

  rec = nwkRouteFindRecord(frame->data.header.nwkDstAddr);
    2476:	dc 01       	movw	r26, r24
    2478:	1f 96       	adiw	r26, 0x0f	; 15
    247a:	8d 91       	ld	r24, X+
    247c:	9c 91       	ld	r25, X
    247e:	50 97       	sbiw	r26, 0x10	; 16
    2480:	0e 94 b3 11 	call	0x2366	; 0x2366 <nwkRouteFindRecord>
    2484:	fc 01       	movw	r30, r24
  if (NULL == rec)
    2486:	00 97       	sbiw	r24, 0x00	; 0
    2488:	d1 f1       	breq	.+116    	; 0x24fe <nwkRouteFrameSent+0x9c>
    return;

  if (NWK_SUCCESS_STATUS == frame->tx.status)
    248a:	d8 01       	movw	r26, r16
    248c:	a1 58       	subi	r26, 0x81	; 129
    248e:	bf 4f       	sbci	r27, 0xFF	; 255
    2490:	8c 91       	ld	r24, X
    2492:	88 23       	and	r24, r24
    2494:	19 f4       	brne	.+6      	; 0x249c <nwkRouteFrameSent+0x3a>
  {
    rec->score = NWK_ROUTE_DEFAULT_SCORE;
    2496:	83 e0       	ldi	r24, 0x03	; 3
    2498:	84 83       	std	Z+4, r24	; 0x04
    249a:	0a c0       	rjmp	.+20     	; 0x24b0 <nwkRouteFrameSent+0x4e>
  }
  else
  {
    rec->score--;
    249c:	84 81       	ldd	r24, Z+4	; 0x04
    249e:	81 50       	subi	r24, 0x01	; 1
    24a0:	84 83       	std	Z+4, r24	; 0x04
    if (0 == rec->score)
    24a2:	88 23       	and	r24, r24
    24a4:	29 f4       	brne	.+10     	; 0x24b0 <nwkRouteFrameSent+0x4e>
    {
      rec->dst = NWK_ROUTE_UNKNOWN;
    24a6:	8f ef       	ldi	r24, 0xFF	; 255
    24a8:	9f ef       	ldi	r25, 0xFF	; 255
    24aa:	91 83       	std	Z+1, r25	; 0x01
    24ac:	80 83       	st	Z, r24
      return;
    24ae:	27 c0       	rjmp	.+78     	; 0x24fe <nwkRouteFrameSent+0x9c>
    }
  }

  if ((rec - &nwkRouteTable[0]) > 0)
    24b0:	cf 01       	movw	r24, r30
    24b2:	85 51       	subi	r24, 0x15	; 21
    24b4:	97 40       	sbci	r25, 0x07	; 7
    24b6:	86 30       	cpi	r24, 0x06	; 6
    24b8:	91 05       	cpc	r25, r1
    24ba:	0c f1       	brlt	.+66     	; 0x24fe <nwkRouteFrameSent+0x9c>
  {
    NwkRouteTableRecord_t *prev = rec - 1;
    NwkRouteTableRecord_t tmp;

    tmp = *prev;
    24bc:	ce 01       	movw	r24, r28
    24be:	01 96       	adiw	r24, 0x01	; 1
    24c0:	af 01       	movw	r20, r30
    24c2:	46 50       	subi	r20, 0x06	; 6
    24c4:	50 40       	sbci	r21, 0x00	; 0
    24c6:	26 e0       	ldi	r18, 0x06	; 6
    24c8:	da 01       	movw	r26, r20
    24ca:	0d 90       	ld	r0, X+
    24cc:	ad 01       	movw	r20, r26
    24ce:	dc 01       	movw	r26, r24
    24d0:	0d 92       	st	X+, r0
    24d2:	cd 01       	movw	r24, r26
    24d4:	21 50       	subi	r18, 0x01	; 1
    24d6:	c1 f7       	brne	.-16     	; 0x24c8 <nwkRouteFrameSent+0x66>
    *prev = *rec;
    24d8:	cf 01       	movw	r24, r30
    24da:	06 97       	sbiw	r24, 0x06	; 6
    24dc:	af 01       	movw	r20, r30
    24de:	26 e0       	ldi	r18, 0x06	; 6
    24e0:	da 01       	movw	r26, r20
    24e2:	0d 90       	ld	r0, X+
    24e4:	ad 01       	movw	r20, r26
    24e6:	dc 01       	movw	r26, r24
    24e8:	0d 92       	st	X+, r0
    24ea:	cd 01       	movw	r24, r26
    24ec:	21 50       	subi	r18, 0x01	; 1
    24ee:	c1 f7       	brne	.-16     	; 0x24e0 <nwkRouteFrameSent+0x7e>
    *rec = tmp;
    24f0:	de 01       	movw	r26, r28
    24f2:	11 96       	adiw	r26, 0x01	; 1
    24f4:	86 e0       	ldi	r24, 0x06	; 6
    24f6:	0d 90       	ld	r0, X+
    24f8:	01 92       	st	Z+, r0
    24fa:	81 50       	subi	r24, 0x01	; 1
    24fc:	e1 f7       	brne	.-8      	; 0x24f6 <nwkRouteFrameSent+0x94>
  }
}
    24fe:	26 96       	adiw	r28, 0x06	; 6
    2500:	0f b6       	in	r0, 0x3f	; 63
    2502:	f8 94       	cli
    2504:	de bf       	out	0x3e, r29	; 62
    2506:	0f be       	out	0x3f, r0	; 63
    2508:	cd bf       	out	0x3d, r28	; 61
    250a:	df 91       	pop	r29
    250c:	cf 91       	pop	r28
    250e:	1f 91       	pop	r17
    2510:	0f 91       	pop	r16
    2512:	08 95       	ret

00002514 <nwkRouteNextHop>:

/*****************************************************************************
*****************************************************************************/
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    2514:	2f ef       	ldi	r18, 0xFF	; 255
    2516:	8f 3f       	cpi	r24, 0xFF	; 255
    2518:	92 07       	cpc	r25, r18
    251a:	f1 f0       	breq	.+60     	; 0x2558 <nwkRouteNextHop+0x44>
    251c:	e5 e1       	ldi	r30, 0x15	; 21
    251e:	f7 e0       	ldi	r31, 0x07	; 7
    2520:	40 e0       	ldi	r20, 0x00	; 0
    2522:	50 e0       	ldi	r21, 0x00	; 0
    return NWK_ROUTE_UNKNOWN;

  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    if (nwkRouteTable[i].dst == dst)
    2524:	20 81       	ld	r18, Z
    2526:	31 81       	ldd	r19, Z+1	; 0x01
    2528:	28 17       	cp	r18, r24
    252a:	39 07       	cpc	r19, r25
    252c:	61 f4       	brne	.+24     	; 0x2546 <nwkRouteNextHop+0x32>
      return nwkRouteTable[i].nextHop;
    252e:	fa 01       	movw	r30, r20
    2530:	ee 0f       	add	r30, r30
    2532:	ff 1f       	adc	r31, r31
    2534:	e4 0f       	add	r30, r20
    2536:	f5 1f       	adc	r31, r21
    2538:	ee 0f       	add	r30, r30
    253a:	ff 1f       	adc	r31, r31
    253c:	eb 5e       	subi	r30, 0xEB	; 235
    253e:	f8 4f       	sbci	r31, 0xF8	; 248
    2540:	82 81       	ldd	r24, Z+2	; 0x02
    2542:	93 81       	ldd	r25, Z+3	; 0x03
    2544:	08 95       	ret
    2546:	4f 5f       	subi	r20, 0xFF	; 255
    2548:	5f 4f       	sbci	r21, 0xFF	; 255
    254a:	36 96       	adiw	r30, 0x06	; 6
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    return NWK_ROUTE_UNKNOWN;

  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    254c:	44 36       	cpi	r20, 0x64	; 100
    254e:	51 05       	cpc	r21, r1
    2550:	49 f7       	brne	.-46     	; 0x2524 <nwkRouteNextHop+0x10>
    if (nwkRouteTable[i].dst == dst)
      return nwkRouteTable[i].nextHop;

  return NWK_ROUTE_UNKNOWN;
    2552:	8f ef       	ldi	r24, 0xFF	; 255
    2554:	9f ef       	ldi	r25, 0xFF	; 255
    2556:	08 95       	ret
/*****************************************************************************
*****************************************************************************/
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    return NWK_ROUTE_UNKNOWN;
    2558:	8f ef       	ldi	r24, 0xFF	; 255
    255a:	9f ef       	ldi	r25, 0xFF	; 255
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    if (nwkRouteTable[i].dst == dst)
      return nwkRouteTable[i].nextHop;

  return NWK_ROUTE_UNKNOWN;
}
    255c:	08 95       	ret

0000255e <nwkRouteFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    255e:	cf 92       	push	r12
    2560:	df 92       	push	r13
    2562:	ef 92       	push	r14
    2564:	ff 92       	push	r15
    2566:	0f 93       	push	r16
    2568:	1f 93       	push	r17
    256a:	cf 93       	push	r28
    256c:	df 93       	push	r29
    256e:	8c 01       	movw	r16, r24
  if (NWK_ROUTE_UNKNOWN != nwkRouteNextHop(frame->data.header.nwkDstAddr))
    2570:	fc 01       	movw	r30, r24
    2572:	c7 84       	ldd	r12, Z+15	; 0x0f
    2574:	d0 88       	ldd	r13, Z+16	; 0x10
    2576:	c6 01       	movw	r24, r12
    2578:	0e 94 8a 12 	call	0x2514	; 0x2514 <nwkRouteNextHop>
    257c:	ff ef       	ldi	r31, 0xFF	; 255
    257e:	8f 3f       	cpi	r24, 0xFF	; 255
    2580:	9f 07       	cpc	r25, r31
    2582:	81 f0       	breq	.+32     	; 0x25a4 <nwkRouteFrame+0x46>
  {
    frame->tx.confirm = nwkRouteTxFrameConf;
    2584:	f8 01       	movw	r30, r16
    2586:	ed 57       	subi	r30, 0x7D	; 125
    2588:	ff 4f       	sbci	r31, 0xFF	; 255
    258a:	87 ed       	ldi	r24, 0xD7	; 215
    258c:	91 e1       	ldi	r25, 0x11	; 17
    258e:	91 83       	std	Z+1, r25	; 0x01
    2590:	80 83       	st	Z, r24
    frame->tx.control = NWK_TX_CONTROL_ROUTING;
    2592:	f8 01       	movw	r30, r16
    2594:	ee 57       	subi	r30, 0x7E	; 126
    2596:	ff 4f       	sbci	r31, 0xFF	; 255
    2598:	82 e0       	ldi	r24, 0x02	; 2
    259a:	80 83       	st	Z, r24
    nwkTxFrame(frame);
    259c:	c8 01       	movw	r24, r16
    259e:	0e 94 b8 15 	call	0x2b70	; 0x2b70 <nwkTxFrame>
    25a2:	20 c0       	rjmp	.+64     	; 0x25e4 <nwkRouteFrame+0x86>
  }
  else
  {
    nwkRouteSendRouteError(frame->data.header.nwkSrcAddr, frame->data.header.nwkDstAddr);
    25a4:	f8 01       	movw	r30, r16
    25a6:	e5 84       	ldd	r14, Z+13	; 0x0d
    25a8:	f6 84       	ldd	r15, Z+14	; 0x0e
static void nwkRouteSendRouteError(uint16_t src, uint16_t dst)
{
  NwkFrame_t *frame;
  NwkRouteErrorCommand_t *command;

  if (NULL == (frame = nwkFrameAlloc(sizeof(NwkRouteErrorCommand_t))))
    25aa:	85 e0       	ldi	r24, 0x05	; 5
    25ac:	0e 94 57 11 	call	0x22ae	; 0x22ae <nwkFrameAlloc>
    25b0:	ec 01       	movw	r28, r24
    25b2:	00 97       	sbiw	r24, 0x00	; 0
    25b4:	a1 f0       	breq	.+40     	; 0x25de <nwkRouteFrame+0x80>
    return;

  nwkFrameCommandInit(frame);
    25b6:	0e 94 8e 11 	call	0x231c	; 0x231c <nwkFrameCommandInit>

  frame->tx.confirm = nwkRouteErrorConf;
    25ba:	fe 01       	movw	r30, r28
    25bc:	ed 57       	subi	r30, 0x7D	; 125
    25be:	ff 4f       	sbci	r31, 0xFF	; 255
    25c0:	84 ed       	ldi	r24, 0xD4	; 212
    25c2:	91 e1       	ldi	r25, 0x11	; 17
    25c4:	91 83       	std	Z+1, r25	; 0x01
    25c6:	80 83       	st	Z, r24

  frame->data.header.nwkDstAddr = src;
    25c8:	f8 8a       	std	Y+16, r15	; 0x10
    25ca:	ef 86       	std	Y+15, r14	; 0x0f

  command = (NwkRouteErrorCommand_t *)frame->data.payload;

  command->id = NWK_COMMAND_ROUTE_ERROR;
    25cc:	81 e0       	ldi	r24, 0x01	; 1
    25ce:	8a 8b       	std	Y+18, r24	; 0x12
  command->srcAddr = src;
    25d0:	fc 8a       	std	Y+20, r15	; 0x14
    25d2:	eb 8a       	std	Y+19, r14	; 0x13
  command->dstAddr = dst;
    25d4:	de 8a       	std	Y+22, r13	; 0x16
    25d6:	cd 8a       	std	Y+21, r12	; 0x15

  nwkTxFrame(frame);
    25d8:	ce 01       	movw	r24, r28
    25da:	0e 94 b8 15 	call	0x2b70	; 0x2b70 <nwkTxFrame>
    nwkTxFrame(frame);
  }
  else
  {
    nwkRouteSendRouteError(frame->data.header.nwkSrcAddr, frame->data.header.nwkDstAddr);
    nwkFrameFree(frame);
    25de:	c8 01       	movw	r24, r16
    25e0:	0e 94 7d 11 	call	0x22fa	; 0x22fa <nwkFrameFree>
  }
}
    25e4:	df 91       	pop	r29
    25e6:	cf 91       	pop	r28
    25e8:	1f 91       	pop	r17
    25ea:	0f 91       	pop	r16
    25ec:	ff 90       	pop	r15
    25ee:	ef 90       	pop	r14
    25f0:	df 90       	pop	r13
    25f2:	cf 90       	pop	r12
    25f4:	08 95       	ret

000025f6 <nwkRouteErrorReceived>:
*****************************************************************************/
void nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
  NwkRouteErrorCommand_t *command = (NwkRouteErrorCommand_t *)ind->data;

  nwkRouteRemove(command->dstAddr);
    25f6:	dc 01       	movw	r26, r24
    25f8:	15 96       	adiw	r26, 0x05	; 5
    25fa:	ed 91       	ld	r30, X+
    25fc:	fc 91       	ld	r31, X
    25fe:	16 97       	sbiw	r26, 0x06	; 6
    2600:	83 81       	ldd	r24, Z+3	; 0x03
    2602:	94 81       	ldd	r25, Z+4	; 0x04
    2604:	0e 94 e6 11 	call	0x23cc	; 0x23cc <nwkRouteRemove>
}
    2608:	08 95       	ret

0000260a <NWK_RouteNextHop>:

/*****************************************************************************
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst)
{
  return nwkRouteNextHop(dst);
    260a:	0e 94 8a 12 	call	0x2514	; 0x2514 <nwkRouteNextHop>
}
    260e:	08 95       	ret

00002610 <nwkRxSendAckConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRxSendAckConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    2610:	0e 94 7d 11 	call	0x22fa	; 0x22fa <nwkFrameFree>
}
    2614:	08 95       	ret

00002616 <nwkRxDuplicateRejectionTimerHandler>:
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
      restart = true;
    2616:	e1 e7       	ldi	r30, 0x71	; 113
    2618:	f9 e0       	ldi	r31, 0x09	; 9
#endif

/*****************************************************************************
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    261a:	4a e0       	ldi	r20, 0x0A	; 10
  bool restart = false;
    261c:	50 e0       	ldi	r21, 0x00	; 0

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    261e:	20 81       	ld	r18, Z
    2620:	31 81       	ldd	r19, Z+1	; 0x01
    2622:	21 15       	cp	r18, r1
    2624:	31 05       	cpc	r19, r1
    2626:	29 f0       	breq	.+10     	; 0x2632 <nwkRxDuplicateRejectionTimerHandler+0x1c>
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
    2628:	21 50       	subi	r18, 0x01	; 1
    262a:	30 40       	sbci	r19, 0x00	; 0
    262c:	31 83       	std	Z+1, r19	; 0x01
    262e:	20 83       	st	Z, r18
      restart = true;
    2630:	51 e0       	ldi	r21, 0x01	; 1

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
    2632:	41 50       	subi	r20, 0x01	; 1
    2634:	35 96       	adiw	r30, 0x05	; 5
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
  bool restart = false;

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    2636:	44 23       	and	r20, r20
    2638:	91 f7       	brne	.-28     	; 0x261e <nwkRxDuplicateRejectionTimerHandler+0x8>
      nwkRxDuplicateRejectionTable[i].ttl--;
      restart = true;
    }
  }

  if (restart)
    263a:	55 23       	and	r21, r21
    263c:	11 f0       	breq	.+4      	; 0x2642 <nwkRxDuplicateRejectionTimerHandler+0x2c>
    SYS_TimerStart(timer);
    263e:	0e 94 7b 19 	call	0x32f6	; 0x32f6 <SYS_TimerStart>
    2642:	08 95       	ret

00002644 <nwkRxSeriveDataInd>:

/*****************************************************************************
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
  uint8_t cmd = ind->data[0];
    2644:	dc 01       	movw	r26, r24
    2646:	15 96       	adiw	r26, 0x05	; 5
    2648:	ed 91       	ld	r30, X+
    264a:	fc 91       	ld	r31, X
    264c:	16 97       	sbiw	r26, 0x06	; 6
    264e:	20 81       	ld	r18, Z

  if (NWK_COMMAND_ACK == cmd)
    2650:	22 23       	and	r18, r18
    2652:	19 f4       	brne	.+6      	; 0x265a <nwkRxSeriveDataInd+0x16>
    nwkTxAckReceived(ind);
    2654:	0e 94 3d 16 	call	0x2c7a	; 0x2c7a <nwkTxAckReceived>
    2658:	04 c0       	rjmp	.+8      	; 0x2662 <nwkRxSeriveDataInd+0x1e>
#ifdef NWK_ENABLE_ROUTING
  else if (NWK_COMMAND_ROUTE_ERROR == cmd)
    265a:	21 30       	cpi	r18, 0x01	; 1
    265c:	21 f4       	brne	.+8      	; 0x2666 <nwkRxSeriveDataInd+0x22>
    nwkRouteErrorReceived(ind);
    265e:	0e 94 fb 12 	call	0x25f6	; 0x25f6 <nwkRouteErrorReceived>
#endif
  else
    return false;

  return true;
    2662:	81 e0       	ldi	r24, 0x01	; 1
    2664:	08 95       	ret
#ifdef NWK_ENABLE_ROUTING
  else if (NWK_COMMAND_ROUTE_ERROR == cmd)
    nwkRouteErrorReceived(ind);
#endif
  else
    return false;
    2666:	80 e0       	ldi	r24, 0x00	; 0

  return true;
}
    2668:	08 95       	ret

0000266a <nwkRxInit>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRxInit(void)
{
    266a:	e1 e7       	ldi	r30, 0x71	; 113
    266c:	f9 e0       	ldi	r31, 0x09	; 9
    266e:	8a e0       	ldi	r24, 0x0A	; 10
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    nwkRxDuplicateRejectionTable[i].ttl = 0;
    2670:	11 82       	std	Z+1, r1	; 0x01
    2672:	10 82       	st	Z, r1
    2674:	81 50       	subi	r24, 0x01	; 1
    2676:	35 96       	adiw	r30, 0x05	; 5

/*****************************************************************************
*****************************************************************************/
void nwkRxInit(void)
{
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    2678:	88 23       	and	r24, r24
    267a:	d1 f7       	brne	.-12     	; 0x2670 <nwkRxInit+0x6>
    nwkRxDuplicateRejectionTable[i].ttl = 0;

  nwkRxActiveFrames = 0;
    267c:	10 92 a0 09 	sts	0x09A0, r1

  nwkRxDuplicateRejectionTimer.interval = NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    2680:	84 e1       	ldi	r24, 0x14	; 20
    2682:	90 e0       	ldi	r25, 0x00	; 0
    2684:	a0 e0       	ldi	r26, 0x00	; 0
    2686:	b0 e0       	ldi	r27, 0x00	; 0
    2688:	80 93 a7 09 	sts	0x09A7, r24
    268c:	90 93 a8 09 	sts	0x09A8, r25
    2690:	a0 93 a9 09 	sts	0x09A9, r26
    2694:	b0 93 aa 09 	sts	0x09AA, r27
  nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2698:	10 92 ab 09 	sts	0x09AB, r1
  nwkRxDuplicateRejectionTimer.handler = nwkRxDuplicateRejectionTimerHandler;
    269c:	8b e0       	ldi	r24, 0x0B	; 11
    269e:	93 e1       	ldi	r25, 0x13	; 19
    26a0:	90 93 ad 09 	sts	0x09AD, r25
    26a4:	80 93 ac 09 	sts	0x09AC, r24

  NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    26a8:	80 e0       	ldi	r24, 0x00	; 0
    26aa:	62 e2       	ldi	r22, 0x22	; 34
    26ac:	73 e1       	ldi	r23, 0x13	; 19
    26ae:	0e 94 55 10 	call	0x20aa	; 0x20aa <NWK_OpenEndpoint>
}
    26b2:	08 95       	ret

000026b4 <PHY_DataInd>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    26b4:	cf 93       	push	r28
    26b6:	df 93       	push	r29
    26b8:	ec 01       	movw	r28, r24
  NwkFrame_t *frame;

  if (0x88 != ind->data[1] || (0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    26ba:	e8 81       	ld	r30, Y
    26bc:	f9 81       	ldd	r31, Y+1	; 0x01
    26be:	81 81       	ldd	r24, Z+1	; 0x01
    26c0:	88 38       	cpi	r24, 0x88	; 136
    26c2:	29 f5       	brne	.+74     	; 0x270e <PHY_DataInd+0x5a>
    26c4:	80 81       	ld	r24, Z
    26c6:	81 36       	cpi	r24, 0x61	; 97
    26c8:	11 f0       	breq	.+4      	; 0x26ce <PHY_DataInd+0x1a>
    26ca:	81 34       	cpi	r24, 0x41	; 65
    26cc:	01 f5       	brne	.+64     	; 0x270e <PHY_DataInd+0x5a>
      ind->size < sizeof(NwkFrameHeader_t))
    26ce:	8a 81       	ldd	r24, Y+2	; 0x02
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
  NwkFrame_t *frame;

  if (0x88 != ind->data[1] || (0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    26d0:	80 31       	cpi	r24, 0x10	; 16
    26d2:	e8 f0       	brcs	.+58     	; 0x270e <PHY_DataInd+0x5a>
      ind->size < sizeof(NwkFrameHeader_t))
    return;

  if (NULL == (frame = nwkFrameAlloc(ind->size - sizeof(NwkFrameHeader_t))))
    26d4:	80 51       	subi	r24, 0x10	; 16
    26d6:	0e 94 57 11 	call	0x22ae	; 0x22ae <nwkFrameAlloc>
    26da:	00 97       	sbiw	r24, 0x00	; 0
    26dc:	c1 f0       	breq	.+48     	; 0x270e <PHY_DataInd+0x5a>
    return;

  frame->state = NWK_RX_STATE_RECEIVED;
    26de:	20 e2       	ldi	r18, 0x20	; 32
    26e0:	fc 01       	movw	r30, r24
    26e2:	20 83       	st	Z, r18
  frame->rx.lqi = ind->lqi;
    26e4:	2b 81       	ldd	r18, Y+3	; 0x03
    26e6:	e1 58       	subi	r30, 0x81	; 129
    26e8:	ff 4f       	sbci	r31, 0xFF	; 255
    26ea:	20 83       	st	Z, r18
  frame->rx.rssi = ind->rssi;
    26ec:	2c 81       	ldd	r18, Y+4	; 0x04
    26ee:	fc 01       	movw	r30, r24
    26f0:	e0 58       	subi	r30, 0x80	; 128
    26f2:	ff 4f       	sbci	r31, 0xFF	; 255
    26f4:	20 83       	st	Z, r18

  memcpy((uint8_t *)&frame->data, ind->data, ind->size);
    26f6:	02 96       	adiw	r24, 0x02	; 2
    26f8:	4a 81       	ldd	r20, Y+2	; 0x02
    26fa:	68 81       	ld	r22, Y
    26fc:	79 81       	ldd	r23, Y+1	; 0x01
    26fe:	50 e0       	ldi	r21, 0x00	; 0
    2700:	0e 94 7d 1d 	call	0x3afa	; 0x3afa <memcpy>

  ++nwkRxActiveFrames;
    2704:	80 91 a0 09 	lds	r24, 0x09A0
    2708:	8f 5f       	subi	r24, 0xFF	; 255
    270a:	80 93 a0 09 	sts	0x09A0, r24
}
    270e:	df 91       	pop	r29
    2710:	cf 91       	pop	r28
    2712:	08 95       	ret

00002714 <nwkRxBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkRxBusy(void)
{
  return nwkRxActiveFrames > 0;
    2714:	81 e0       	ldi	r24, 0x01	; 1
    2716:	90 91 a0 09 	lds	r25, 0x09A0
    271a:	99 23       	and	r25, r25
    271c:	09 f4       	brne	.+2      	; 0x2720 <nwkRxBusy+0xc>
    271e:	80 e0       	ldi	r24, 0x00	; 0
}
    2720:	08 95       	ret

00002722 <nwkRxTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    2722:	8f 92       	push	r8
    2724:	9f 92       	push	r9
    2726:	af 92       	push	r10
    2728:	bf 92       	push	r11
    272a:	cf 92       	push	r12
    272c:	df 92       	push	r13
    272e:	ef 92       	push	r14
    2730:	ff 92       	push	r15
    2732:	0f 93       	push	r16
    2734:	1f 93       	push	r17
    2736:	cf 93       	push	r28
    2738:	df 93       	push	r29
    273a:	cd b7       	in	r28, 0x3d	; 61
    273c:	de b7       	in	r29, 0x3e	; 62
    273e:	2a 97       	sbiw	r28, 0x0a	; 10
    2740:	0f b6       	in	r0, 0x3f	; 63
    2742:	f8 94       	cli
    2744:	de bf       	out	0x3e, r29	; 62
    2746:	0f be       	out	0x3f, r0	; 63
    2748:	cd bf       	out	0x3d, r28	; 61
  if (0 == nwkRxActiveFrames)
    274a:	80 91 a0 09 	lds	r24, 0x09A0
    274e:	88 23       	and	r24, r24
    2750:	09 f4       	brne	.+2      	; 0x2754 <nwkRxTaskHandler+0x32>
    2752:	ad c1       	rjmp	.+858    	; 0x2aae <nwkRxTaskHandler+0x38c>
    2754:	dd 24       	eor	r13, r13
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
          nwkRxSendAck(frame);

        frame->state = NWK_RX_STATE_FINISH;
    2756:	44 e2       	ldi	r20, 0x24	; 36
    2758:	c4 2e       	mov	r12, r20
  if (NULL == (ack = nwkFrameAlloc(sizeof(NwkAckCommand_t))))
    return;

  nwkFrameCommandInit(ack);

  ack->tx.confirm = nwkRxSendAckConf;
    275a:	58 e0       	ldi	r21, 0x08	; 8
    275c:	85 2e       	mov	r8, r21
    275e:	53 e1       	ldi	r21, 0x13	; 19
    2760:	95 2e       	mov	r9, r21
#ifdef NWK_ENABLE_SECURITY
    if (header->nwkFcf.securityEnabled)
      frame->state = NWK_RX_STATE_DECRYPT;
    else
#endif
      frame->state = NWK_RX_STATE_INDICATE;
    2762:	62 e2       	ldi	r22, 0x22	; 34
    2764:	b6 2e       	mov	r11, r22
  }
#ifdef NWK_ENABLE_ROUTING
  else if (nwkIb.addr == header->macDstAddr && 0xffff != header->macDstPanId)
  {
    frame->state = NWK_RX_STATE_ROUTE;
    2766:	73 e2       	ldi	r23, 0x23	; 35
    2768:	a7 2e       	mov	r10, r23
  if (0 == nwkRxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    276a:	8d 2d       	mov	r24, r13
    276c:	0e 94 80 11 	call	0x2300	; 0x2300 <nwkFrameByIndex>
    2770:	7c 01       	movw	r14, r24

    switch (frame->state)
    2772:	dc 01       	movw	r26, r24
    2774:	8c 91       	ld	r24, X
    2776:	82 32       	cpi	r24, 0x22	; 34
    2778:	09 f4       	brne	.+2      	; 0x277c <nwkRxTaskHandler+0x5a>
    277a:	d9 c0       	rjmp	.+434    	; 0x292e <nwkRxTaskHandler+0x20c>
    277c:	83 32       	cpi	r24, 0x23	; 35
    277e:	20 f4       	brcc	.+8      	; 0x2788 <nwkRxTaskHandler+0x66>
    2780:	80 32       	cpi	r24, 0x20	; 32
    2782:	09 f0       	breq	.+2      	; 0x2786 <nwkRxTaskHandler+0x64>
    2784:	8f c1       	rjmp	.+798    	; 0x2aa4 <nwkRxTaskHandler+0x382>
    2786:	07 c0       	rjmp	.+14     	; 0x2796 <nwkRxTaskHandler+0x74>
    2788:	83 32       	cpi	r24, 0x23	; 35
    278a:	09 f4       	brne	.+2      	; 0x278e <nwkRxTaskHandler+0x6c>
    278c:	7f c1       	rjmp	.+766    	; 0x2a8c <nwkRxTaskHandler+0x36a>
    278e:	84 32       	cpi	r24, 0x24	; 36
    2790:	09 f0       	breq	.+2      	; 0x2794 <nwkRxTaskHandler+0x72>
    2792:	88 c1       	rjmp	.+784    	; 0x2aa4 <nwkRxTaskHandler+0x382>
    2794:	7f c1       	rjmp	.+766    	; 0x2a94 <nwkRxTaskHandler+0x372>
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;

  frame->state = NWK_RX_STATE_FINISH;
    2796:	f7 01       	movw	r30, r14
    2798:	c0 82       	st	Z, r12

  if ((0xffff == header->nwkDstAddr && header->nwkFcf.ackRequest) ||
    279a:	87 85       	ldd	r24, Z+15	; 0x0f
    279c:	90 89       	ldd	r25, Z+16	; 0x10
    279e:	ff ef       	ldi	r31, 0xFF	; 255
    27a0:	8f 3f       	cpi	r24, 0xFF	; 255
    27a2:	9f 07       	cpc	r25, r31
    27a4:	31 f4       	brne	.+12     	; 0x27b2 <nwkRxTaskHandler+0x90>
    27a6:	d7 01       	movw	r26, r14
    27a8:	1b 96       	adiw	r26, 0x0b	; 11
    27aa:	8c 91       	ld	r24, X
    27ac:	1b 97       	sbiw	r26, 0x0b	; 11
    27ae:	80 fd       	sbrc	r24, 0
    27b0:	79 c1       	rjmp	.+754    	; 0x2aa4 <nwkRxTaskHandler+0x382>
    27b2:	20 91 a5 0c 	lds	r18, 0x0CA5
    27b6:	30 91 a6 0c 	lds	r19, 0x0CA6
    27ba:	f7 01       	movw	r30, r14
    27bc:	85 85       	ldd	r24, Z+13	; 0x0d
    27be:	96 85       	ldd	r25, Z+14	; 0x0e
    27c0:	28 17       	cp	r18, r24
    27c2:	39 07       	cpc	r19, r25
    27c4:	09 f4       	brne	.+2      	; 0x27c8 <nwkRxTaskHandler+0xa6>
    27c6:	6e c1       	rjmp	.+732    	; 0x2aa4 <nwkRxTaskHandler+0x382>
      (nwkIb.addr == header->nwkSrcAddr))
    return;

#ifndef NWK_ENABLE_SECURITY
  if (header->nwkFcf.securityEnabled)
    27c8:	83 85       	ldd	r24, Z+11	; 0x0b
    27ca:	81 fd       	sbrc	r24, 1
    27cc:	6b c1       	rjmp	.+726    	; 0x2aa4 <nwkRxTaskHandler+0x382>
    return;
#endif

#ifdef NWK_ENABLE_ROUTING
  nwkRouteFrameReceived(frame);
    27ce:	c7 01       	movw	r24, r14
    27d0:	0e 94 f0 11 	call	0x23e0	; 0x23e0 <nwkRouteFrameReceived>
    27d4:	ee e6       	ldi	r30, 0x6E	; 110
    27d6:	f9 e0       	ldi	r31, 0x09	; 9
    27d8:	40 e0       	ldi	r20, 0x00	; 0
    27da:	50 e0       	ldi	r21, 0x00	; 0

/*****************************************************************************
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
  int8_t free = -1;
    27dc:	6f ef       	ldi	r22, 0xFF	; 255

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    27de:	23 81       	ldd	r18, Z+3	; 0x03
    27e0:	34 81       	ldd	r19, Z+4	; 0x04
    27e2:	21 15       	cp	r18, r1
    27e4:	31 05       	cpc	r19, r1
    27e6:	81 f1       	breq	.+96     	; 0x2848 <nwkRxTaskHandler+0x126>
    {
      if (header->nwkSrcAddr == nwkRxDuplicateRejectionTable[i].src)
    27e8:	d7 01       	movw	r26, r14
    27ea:	1d 96       	adiw	r26, 0x0d	; 13
    27ec:	8d 91       	ld	r24, X+
    27ee:	9c 91       	ld	r25, X
    27f0:	1e 97       	sbiw	r26, 0x0e	; 14
    27f2:	20 81       	ld	r18, Z
    27f4:	31 81       	ldd	r19, Z+1	; 0x01
    27f6:	82 17       	cp	r24, r18
    27f8:	93 07       	cpc	r25, r19
    27fa:	39 f5       	brne	.+78     	; 0x284a <nwkRxTaskHandler+0x128>
      {
        int8_t diff = (int8_t)header->nwkSeq - nwkRxDuplicateRejectionTable[i].seq;
    27fc:	1c 96       	adiw	r26, 0x0c	; 12
    27fe:	8c 91       	ld	r24, X
    2800:	fa 01       	movw	r30, r20
    2802:	ee 0f       	add	r30, r30
    2804:	ff 1f       	adc	r31, r31
    2806:	ee 0f       	add	r30, r30
    2808:	ff 1f       	adc	r31, r31
    280a:	e4 0f       	add	r30, r20
    280c:	f5 1f       	adc	r31, r21
    280e:	e2 59       	subi	r30, 0x92	; 146
    2810:	f6 4f       	sbci	r31, 0xF6	; 246
    2812:	92 81       	ldd	r25, Z+2	; 0x02
    2814:	b8 2f       	mov	r27, r24
    2816:	b9 1b       	sub	r27, r25

        if (diff > 0)
    2818:	1b 16       	cp	r1, r27
    281a:	34 f4       	brge	.+12     	; 0x2828 <nwkRxTaskHandler+0x106>
        {
          nwkRxDuplicateRejectionTable[i].seq = header->nwkSeq;
    281c:	82 83       	std	Z+2, r24	; 0x02
          nwkRxDuplicateRejectionTable[i].ttl = DUPLICATE_REJECTION_TTL;
    281e:	87 e9       	ldi	r24, 0x97	; 151
    2820:	90 e0       	ldi	r25, 0x00	; 0
    2822:	94 83       	std	Z+4, r25	; 0x04
    2824:	83 83       	std	Z+3, r24	; 0x03
    2826:	39 c0       	rjmp	.+114    	; 0x289a <nwkRxTaskHandler+0x178>
          return false;
        }
        else
        {
#ifdef NWK_ENABLE_ROUTING
          if (nwkIb.addr == header->macDstAddr)
    2828:	20 91 a5 0c 	lds	r18, 0x0CA5
    282c:	30 91 a6 0c 	lds	r19, 0x0CA6
    2830:	f7 01       	movw	r30, r14
    2832:	87 81       	ldd	r24, Z+7	; 0x07
    2834:	90 85       	ldd	r25, Z+8	; 0x08
    2836:	28 17       	cp	r18, r24
    2838:	39 07       	cpc	r19, r25
    283a:	09 f0       	breq	.+2      	; 0x283e <nwkRxTaskHandler+0x11c>
    283c:	33 c1       	rjmp	.+614    	; 0x2aa4 <nwkRxTaskHandler+0x382>
            nwkRouteRemove(header->nwkDstAddr);
    283e:	87 85       	ldd	r24, Z+15	; 0x0f
    2840:	90 89       	ldd	r25, Z+16	; 0x10
    2842:	0e 94 e6 11 	call	0x23cc	; 0x23cc <nwkRouteRemove>
    2846:	2e c1       	rjmp	.+604    	; 0x2aa4 <nwkRxTaskHandler+0x382>
        }
      }
    }
    else // ttl == 0
    {
      free = i;
    2848:	64 2f       	mov	r22, r20
    284a:	4f 5f       	subi	r20, 0xFF	; 255
    284c:	5f 4f       	sbci	r21, 0xFF	; 255
    284e:	35 96       	adiw	r30, 0x05	; 5
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
  int8_t free = -1;

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    2850:	4a 30       	cpi	r20, 0x0A	; 10
    2852:	51 05       	cpc	r21, r1
    2854:	21 f6       	brne	.-120    	; 0x27de <nwkRxTaskHandler+0xbc>
    {
      free = i;
    }
  }

  if (-1 == free)
    2856:	6f 3f       	cpi	r22, 0xFF	; 255
    2858:	09 f4       	brne	.+2      	; 0x285c <nwkRxTaskHandler+0x13a>
    285a:	24 c1       	rjmp	.+584    	; 0x2aa4 <nwkRxTaskHandler+0x382>
    return true;

  nwkRxDuplicateRejectionTable[free].src = header->nwkSrcAddr;
    285c:	86 2f       	mov	r24, r22
    285e:	99 27       	eor	r25, r25
    2860:	87 fd       	sbrc	r24, 7
    2862:	90 95       	com	r25
    2864:	fc 01       	movw	r30, r24
    2866:	ee 0f       	add	r30, r30
    2868:	ff 1f       	adc	r31, r31
    286a:	ee 0f       	add	r30, r30
    286c:	ff 1f       	adc	r31, r31
    286e:	e8 0f       	add	r30, r24
    2870:	f9 1f       	adc	r31, r25
    2872:	e2 59       	subi	r30, 0x92	; 146
    2874:	f6 4f       	sbci	r31, 0xF6	; 246
    2876:	d7 01       	movw	r26, r14
    2878:	1d 96       	adiw	r26, 0x0d	; 13
    287a:	8d 91       	ld	r24, X+
    287c:	9c 91       	ld	r25, X
    287e:	1e 97       	sbiw	r26, 0x0e	; 14
    2880:	91 83       	std	Z+1, r25	; 0x01
    2882:	80 83       	st	Z, r24
  nwkRxDuplicateRejectionTable[free].seq = header->nwkSeq;
    2884:	1c 96       	adiw	r26, 0x0c	; 12
    2886:	8c 91       	ld	r24, X
    2888:	82 83       	std	Z+2, r24	; 0x02
  nwkRxDuplicateRejectionTable[free].ttl = DUPLICATE_REJECTION_TTL;
    288a:	87 e9       	ldi	r24, 0x97	; 151
    288c:	90 e0       	ldi	r25, 0x00	; 0
    288e:	94 83       	std	Z+4, r25	; 0x04
    2890:	83 83       	std	Z+3, r24	; 0x03

  SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    2892:	81 ea       	ldi	r24, 0xA1	; 161
    2894:	99 e0       	ldi	r25, 0x09	; 9
    2896:	0e 94 7b 19 	call	0x32f6	; 0x32f6 <SYS_TimerStart>
#endif

  if (nwkRxRejectDuplicate(header))
    return;

  if (0xffff == header->macDstAddr && nwkIb.addr != header->nwkDstAddr &&
    289a:	f7 01       	movw	r30, r14
    289c:	87 81       	ldd	r24, Z+7	; 0x07
    289e:	90 85       	ldd	r25, Z+8	; 0x08
    28a0:	ff ef       	ldi	r31, 0xFF	; 255
    28a2:	8f 3f       	cpi	r24, 0xFF	; 255
    28a4:	9f 07       	cpc	r25, r31
    28a6:	d9 f4       	brne	.+54     	; 0x28de <nwkRxTaskHandler+0x1bc>
    28a8:	20 91 a5 0c 	lds	r18, 0x0CA5
    28ac:	30 91 a6 0c 	lds	r19, 0x0CA6
    28b0:	d7 01       	movw	r26, r14
    28b2:	1f 96       	adiw	r26, 0x0f	; 15
    28b4:	8d 91       	ld	r24, X+
    28b6:	9c 91       	ld	r25, X
    28b8:	50 97       	sbiw	r26, 0x10	; 16
    28ba:	28 17       	cp	r18, r24
    28bc:	39 07       	cpc	r19, r25
    28be:	79 f0       	breq	.+30     	; 0x28de <nwkRxTaskHandler+0x1bc>
    28c0:	15 96       	adiw	r26, 0x05	; 5
    28c2:	8d 91       	ld	r24, X+
    28c4:	9c 91       	ld	r25, X
    28c6:	16 97       	sbiw	r26, 0x06	; 6
    28c8:	bf ef       	ldi	r27, 0xFF	; 255
    28ca:	8f 3f       	cpi	r24, 0xFF	; 255
    28cc:	9b 07       	cpc	r25, r27
    28ce:	39 f0       	breq	.+14     	; 0x28de <nwkRxTaskHandler+0x1bc>
      0xffff != header->macDstPanId && 0 == header->nwkFcf.linkLocal)
    28d0:	f7 01       	movw	r30, r14
    28d2:	83 85       	ldd	r24, Z+11	; 0x0b
    28d4:	82 fd       	sbrc	r24, 2
    28d6:	03 c0       	rjmp	.+6      	; 0x28de <nwkRxTaskHandler+0x1bc>
    nwkTxBroadcastFrame(frame);
    28d8:	c7 01       	movw	r24, r14
    28da:	0e 94 f5 15 	call	0x2bea	; 0x2bea <nwkTxBroadcastFrame>

  if (nwkIb.addr == header->nwkDstAddr || 0xffff == header->nwkDstAddr)
    28de:	80 91 a5 0c 	lds	r24, 0x0CA5
    28e2:	90 91 a6 0c 	lds	r25, 0x0CA6
    28e6:	d7 01       	movw	r26, r14
    28e8:	1f 96       	adiw	r26, 0x0f	; 15
    28ea:	2d 91       	ld	r18, X+
    28ec:	3c 91       	ld	r19, X
    28ee:	50 97       	sbiw	r26, 0x10	; 16
    28f0:	82 17       	cp	r24, r18
    28f2:	93 07       	cpc	r25, r19
    28f4:	21 f0       	breq	.+8      	; 0x28fe <nwkRxTaskHandler+0x1dc>
    28f6:	bf ef       	ldi	r27, 0xFF	; 255
    28f8:	2f 3f       	cpi	r18, 0xFF	; 255
    28fa:	3b 07       	cpc	r19, r27
    28fc:	19 f4       	brne	.+6      	; 0x2904 <nwkRxTaskHandler+0x1e2>
#ifdef NWK_ENABLE_SECURITY
    if (header->nwkFcf.securityEnabled)
      frame->state = NWK_RX_STATE_DECRYPT;
    else
#endif
      frame->state = NWK_RX_STATE_INDICATE;
    28fe:	f7 01       	movw	r30, r14
    2900:	b0 82       	st	Z, r11
    2902:	d0 c0       	rjmp	.+416    	; 0x2aa4 <nwkRxTaskHandler+0x382>
  }
#ifdef NWK_ENABLE_ROUTING
  else if (nwkIb.addr == header->macDstAddr && 0xffff != header->macDstPanId)
    2904:	d7 01       	movw	r26, r14
    2906:	17 96       	adiw	r26, 0x07	; 7
    2908:	2d 91       	ld	r18, X+
    290a:	3c 91       	ld	r19, X
    290c:	18 97       	sbiw	r26, 0x08	; 8
    290e:	82 17       	cp	r24, r18
    2910:	93 07       	cpc	r25, r19
    2912:	09 f0       	breq	.+2      	; 0x2916 <nwkRxTaskHandler+0x1f4>
    2914:	c7 c0       	rjmp	.+398    	; 0x2aa4 <nwkRxTaskHandler+0x382>
    2916:	15 96       	adiw	r26, 0x05	; 5
    2918:	8d 91       	ld	r24, X+
    291a:	9c 91       	ld	r25, X
    291c:	16 97       	sbiw	r26, 0x06	; 6
    291e:	bf ef       	ldi	r27, 0xFF	; 255
    2920:	8f 3f       	cpi	r24, 0xFF	; 255
    2922:	9b 07       	cpc	r25, r27
    2924:	09 f4       	brne	.+2      	; 0x2928 <nwkRxTaskHandler+0x206>
    2926:	be c0       	rjmp	.+380    	; 0x2aa4 <nwkRxTaskHandler+0x382>
  {
    frame->state = NWK_RX_STATE_ROUTE;
    2928:	f7 01       	movw	r30, r14
    292a:	a0 82       	st	Z, r10
    292c:	bb c0       	rjmp	.+374    	; 0x2aa4 <nwkRxTaskHandler+0x382>
      case NWK_RX_STATE_INDICATE:
      {
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
    292e:	10 92 6d 09 	sts	0x096D, r1
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
    2932:	d7 01       	movw	r26, r14
    2934:	51 96       	adiw	r26, 0x11	; 17
    2936:	8c 91       	ld	r24, X
    2938:	51 97       	sbiw	r26, 0x11	; 17
    293a:	82 95       	swap	r24
    293c:	8f 70       	andi	r24, 0x0F	; 15
    293e:	e8 2f       	mov	r30, r24
    2940:	f0 e0       	ldi	r31, 0x00	; 0
    2942:	e4 30       	cpi	r30, 0x04	; 4
    2944:	f1 05       	cpc	r31, r1
    2946:	0c f0       	brlt	.+2      	; 0x294a <nwkRxTaskHandler+0x228>
    2948:	5e c0       	rjmp	.+188    	; 0x2a06 <nwkRxTaskHandler+0x2e4>
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    294a:	ee 0f       	add	r30, r30
    294c:	ff 1f       	adc	r31, r31
    294e:	e5 55       	subi	r30, 0x55	; 85
    2950:	f3 4f       	sbci	r31, 0xF3	; 243
    2952:	40 81       	ld	r20, Z
    2954:	51 81       	ldd	r21, Z+1	; 0x01
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
    2956:	41 15       	cp	r20, r1
    2958:	51 05       	cpc	r21, r1
    295a:	09 f4       	brne	.+2      	; 0x295e <nwkRxTaskHandler+0x23c>
    295c:	54 c0       	rjmp	.+168    	; 0x2a06 <nwkRxTaskHandler+0x2e4>
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    return false;

  ind.srcAddr = header->nwkSrcAddr;
    295e:	1d 96       	adiw	r26, 0x0d	; 13
    2960:	2d 91       	ld	r18, X+
    2962:	3c 91       	ld	r19, X
    2964:	1e 97       	sbiw	r26, 0x0e	; 14
    2966:	3a 83       	std	Y+2, r19	; 0x02
    2968:	29 83       	std	Y+1, r18	; 0x01
  ind.srcEndpoint = header->nwkSrcEndpoint;
    296a:	51 96       	adiw	r26, 0x11	; 17
    296c:	9c 91       	ld	r25, X
    296e:	51 97       	sbiw	r26, 0x11	; 17
    2970:	9f 70       	andi	r25, 0x0F	; 15
    2972:	9b 83       	std	Y+3, r25	; 0x03
  ind.dstEndpoint = header->nwkDstEndpoint;
    2974:	8c 83       	std	Y+4, r24	; 0x04
  ind.data = frame->data.payload;
    2976:	c7 01       	movw	r24, r14
    2978:	42 96       	adiw	r24, 0x12	; 18
    297a:	9f 83       	std	Y+7, r25	; 0x07
    297c:	8e 83       	std	Y+6, r24	; 0x06
  ind.size = frame->size - sizeof(NwkFrameHeader_t);
    297e:	11 96       	adiw	r26, 0x01	; 1
    2980:	8c 91       	ld	r24, X
    2982:	11 97       	sbiw	r26, 0x01	; 1
    2984:	80 51       	subi	r24, 0x10	; 16
    2986:	88 87       	std	Y+8, r24	; 0x08
  ind.lqi = frame->rx.lqi;
    2988:	f7 01       	movw	r30, r14
    298a:	e1 58       	subi	r30, 0x81	; 129
    298c:	ff 4f       	sbci	r31, 0xFF	; 255
    298e:	80 81       	ld	r24, Z
    2990:	89 87       	std	Y+9, r24	; 0x09
  ind.rssi = frame->rx.rssi;
    2992:	f7 01       	movw	r30, r14
    2994:	e0 58       	subi	r30, 0x80	; 128
    2996:	ff 4f       	sbci	r31, 0xFF	; 255
    2998:	80 81       	ld	r24, Z
    299a:	8a 87       	std	Y+10, r24	; 0x0a

  ind.options  = (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    299c:	f7 01       	movw	r30, r14
    299e:	73 85       	ldd	r23, Z+11	; 0x0b
  ind.options |= (header->nwkFcf.securityEnabled) ? NWK_IND_OPT_SECURED : 0;
    29a0:	67 2f       	mov	r22, r23
    29a2:	63 70       	andi	r22, 0x03	; 3
  ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    29a4:	72 ff       	sbrs	r23, 2
    29a6:	02 c0       	rjmp	.+4      	; 0x29ac <nwkRxTaskHandler+0x28a>
    29a8:	80 e2       	ldi	r24, 0x20	; 32
    29aa:	01 c0       	rjmp	.+2      	; 0x29ae <nwkRxTaskHandler+0x28c>
    29ac:	80 e0       	ldi	r24, 0x00	; 0
    29ae:	76 2f       	mov	r23, r22
    29b0:	78 2b       	or	r23, r24
  ind.options |= (0xffff == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    29b2:	d7 01       	movw	r26, r14
    29b4:	1f 96       	adiw	r26, 0x0f	; 15
    29b6:	8d 91       	ld	r24, X+
    29b8:	9c 91       	ld	r25, X
    29ba:	50 97       	sbiw	r26, 0x10	; 16
    29bc:	bf ef       	ldi	r27, 0xFF	; 255
    29be:	8f 3f       	cpi	r24, 0xFF	; 255
    29c0:	9b 07       	cpc	r25, r27
    29c2:	11 f4       	brne	.+4      	; 0x29c8 <nwkRxTaskHandler+0x2a6>
    29c4:	64 e0       	ldi	r22, 0x04	; 4
    29c6:	01 c0       	rjmp	.+2      	; 0x29ca <nwkRxTaskHandler+0x2a8>
    29c8:	60 e0       	ldi	r22, 0x00	; 0
    29ca:	67 2b       	or	r22, r23
  ind.options |= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    29cc:	f7 01       	movw	r30, r14
    29ce:	81 85       	ldd	r24, Z+9	; 0x09
    29d0:	92 85       	ldd	r25, Z+10	; 0x0a
    29d2:	28 17       	cp	r18, r24
    29d4:	39 07       	cpc	r19, r25
    29d6:	11 f4       	brne	.+4      	; 0x29dc <nwkRxTaskHandler+0x2ba>
    29d8:	98 e0       	ldi	r25, 0x08	; 8
    29da:	01 c0       	rjmp	.+2      	; 0x29de <nwkRxTaskHandler+0x2bc>
    29dc:	90 e0       	ldi	r25, 0x00	; 0
    29de:	69 2b       	or	r22, r25
  ind.options |= (0xffff == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    29e0:	d7 01       	movw	r26, r14
    29e2:	15 96       	adiw	r26, 0x05	; 5
    29e4:	8d 91       	ld	r24, X+
    29e6:	9c 91       	ld	r25, X
    29e8:	16 97       	sbiw	r26, 0x06	; 6
    29ea:	bf ef       	ldi	r27, 0xFF	; 255
    29ec:	8f 3f       	cpi	r24, 0xFF	; 255
    29ee:	9b 07       	cpc	r25, r27
    29f0:	11 f4       	brne	.+4      	; 0x29f6 <nwkRxTaskHandler+0x2d4>
    29f2:	80 e1       	ldi	r24, 0x10	; 16
    29f4:	01 c0       	rjmp	.+2      	; 0x29f8 <nwkRxTaskHandler+0x2d6>
    29f6:	80 e0       	ldi	r24, 0x00	; 0
    29f8:	86 2b       	or	r24, r22
    29fa:	8d 83       	std	Y+5, r24	; 0x05

  return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    29fc:	ce 01       	movw	r24, r28
    29fe:	01 96       	adiw	r24, 0x01	; 1
    2a00:	fa 01       	movw	r30, r20
    2a02:	09 95       	icall
    2a04:	01 c0       	rjmp	.+2      	; 0x2a08 <nwkRxTaskHandler+0x2e6>
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    return false;
    2a06:	80 e0       	ldi	r24, 0x00	; 0
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
        ack = nwkRxIndicateFrame(frame);
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);
    2a08:	f7 01       	movw	r30, r14
    2a0a:	27 81       	ldd	r18, Z+7	; 0x07
    2a0c:	30 85       	ldd	r19, Z+8	; 0x08
    2a0e:	ff ef       	ldi	r31, 0xFF	; 255
    2a10:	2f 3f       	cpi	r18, 0xFF	; 255
    2a12:	3f 07       	cpc	r19, r31
    2a14:	71 f4       	brne	.+28     	; 0x2a32 <nwkRxTaskHandler+0x310>
#endif
}

/*****************************************************************************
*****************************************************************************/
void nwkRxTaskHandler(void)
    2a16:	61 e0       	ldi	r22, 0x01	; 1
    2a18:	70 e0       	ldi	r23, 0x00	; 0
    2a1a:	20 91 a5 0c 	lds	r18, 0x0CA5
    2a1e:	30 91 a6 0c 	lds	r19, 0x0CA6
    2a22:	d7 01       	movw	r26, r14
    2a24:	1f 96       	adiw	r26, 0x0f	; 15
    2a26:	4d 91       	ld	r20, X+
    2a28:	5c 91       	ld	r21, X
    2a2a:	50 97       	sbiw	r26, 0x10	; 16
    2a2c:	24 17       	cp	r18, r20
    2a2e:	35 07       	cpc	r19, r21
    2a30:	11 f0       	breq	.+4      	; 0x2a36 <nwkRxTaskHandler+0x314>
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
        ack = nwkRxIndicateFrame(frame);
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);
    2a32:	60 e0       	ldi	r22, 0x00	; 0
    2a34:	70 e0       	ldi	r23, 0x00	; 0

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
    2a36:	f7 01       	movw	r30, r14
    2a38:	93 85       	ldd	r25, Z+11	; 0x0b
    2a3a:	90 ff       	sbrs	r25, 0
    2a3c:	02 c0       	rjmp	.+4      	; 0x2a42 <nwkRxTaskHandler+0x320>
    2a3e:	88 23       	and	r24, r24
    2a40:	19 f4       	brne	.+6      	; 0x2a48 <nwkRxTaskHandler+0x326>
    2a42:	61 15       	cp	r22, r1
    2a44:	71 05       	cpc	r23, r1
    2a46:	f9 f0       	breq	.+62     	; 0x2a86 <nwkRxTaskHandler+0x364>
static void nwkRxSendAck(NwkFrame_t *frame)
{
  NwkFrame_t *ack;
  NwkAckCommand_t *command;

  if (NULL == (ack = nwkFrameAlloc(sizeof(NwkAckCommand_t))))
    2a48:	83 e0       	ldi	r24, 0x03	; 3
    2a4a:	0e 94 57 11 	call	0x22ae	; 0x22ae <nwkFrameAlloc>
    2a4e:	8c 01       	movw	r16, r24
    2a50:	00 97       	sbiw	r24, 0x00	; 0
    2a52:	c9 f0       	breq	.+50     	; 0x2a86 <nwkRxTaskHandler+0x364>
    return;

  nwkFrameCommandInit(ack);
    2a54:	0e 94 8e 11 	call	0x231c	; 0x231c <nwkFrameCommandInit>

  ack->tx.confirm = nwkRxSendAckConf;
    2a58:	f8 01       	movw	r30, r16
    2a5a:	ed 57       	subi	r30, 0x7D	; 125
    2a5c:	ff 4f       	sbci	r31, 0xFF	; 255
    2a5e:	91 82       	std	Z+1, r9	; 0x01
    2a60:	80 82       	st	Z, r8

  ack->data.header.nwkDstAddr = frame->data.header.nwkSrcAddr;
    2a62:	d7 01       	movw	r26, r14
    2a64:	1d 96       	adiw	r26, 0x0d	; 13
    2a66:	8d 91       	ld	r24, X+
    2a68:	9c 91       	ld	r25, X
    2a6a:	1e 97       	sbiw	r26, 0x0e	; 14
    2a6c:	f8 01       	movw	r30, r16
    2a6e:	90 8b       	std	Z+16, r25	; 0x10
    2a70:	87 87       	std	Z+15, r24	; 0x0f

  command = (NwkAckCommand_t *)ack->data.payload;

  command->id = NWK_COMMAND_ACK;
    2a72:	12 8a       	std	Z+18, r1	; 0x12
  command->control = nwkRxAckControl;
    2a74:	80 91 6d 09 	lds	r24, 0x096D
    2a78:	84 8b       	std	Z+20, r24	; 0x14
  command->seq = frame->data.header.nwkSeq;
    2a7a:	1c 96       	adiw	r26, 0x0c	; 12
    2a7c:	8c 91       	ld	r24, X
    2a7e:	83 8b       	std	Z+19, r24	; 0x13

  nwkTxFrame(ack);
    2a80:	c8 01       	movw	r24, r16
    2a82:	0e 94 b8 15 	call	0x2b70	; 0x2b70 <nwkTxFrame>
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
          nwkRxSendAck(frame);

        frame->state = NWK_RX_STATE_FINISH;
    2a86:	d7 01       	movw	r26, r14
    2a88:	cc 92       	st	X, r12
      } break;
    2a8a:	0c c0       	rjmp	.+24     	; 0x2aa4 <nwkRxTaskHandler+0x382>

#ifdef NWK_ENABLE_ROUTING
      case NWK_RX_STATE_ROUTE:
      {
        nwkRouteFrame(frame);
    2a8c:	c7 01       	movw	r24, r14
    2a8e:	0e 94 af 12 	call	0x255e	; 0x255e <nwkRouteFrame>
    2a92:	03 c0       	rjmp	.+6      	; 0x2a9a <nwkRxTaskHandler+0x378>
      } break;
#endif

      case NWK_RX_STATE_FINISH:
      {
        nwkFrameFree(frame);
    2a94:	c7 01       	movw	r24, r14
    2a96:	0e 94 7d 11 	call	0x22fa	; 0x22fa <nwkFrameFree>
        --nwkRxActiveFrames;
    2a9a:	80 91 a0 09 	lds	r24, 0x09A0
    2a9e:	81 50       	subi	r24, 0x01	; 1
    2aa0:	80 93 a0 09 	sts	0x09A0, r24
      } break;
    2aa4:	d3 94       	inc	r13
void nwkRxTaskHandler(void)
{
  if (0 == nwkRxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    2aa6:	b3 e0       	ldi	r27, 0x03	; 3
    2aa8:	db 16       	cp	r13, r27
    2aaa:	09 f0       	breq	.+2      	; 0x2aae <nwkRxTaskHandler+0x38c>
    2aac:	5e ce       	rjmp	.-836    	; 0x276a <nwkRxTaskHandler+0x48>
        nwkFrameFree(frame);
        --nwkRxActiveFrames;
      } break;
    }
  }
}
    2aae:	2a 96       	adiw	r28, 0x0a	; 10
    2ab0:	0f b6       	in	r0, 0x3f	; 63
    2ab2:	f8 94       	cli
    2ab4:	de bf       	out	0x3e, r29	; 62
    2ab6:	0f be       	out	0x3f, r0	; 63
    2ab8:	cd bf       	out	0x3d, r28	; 61
    2aba:	df 91       	pop	r29
    2abc:	cf 91       	pop	r28
    2abe:	1f 91       	pop	r17
    2ac0:	0f 91       	pop	r16
    2ac2:	ff 90       	pop	r15
    2ac4:	ef 90       	pop	r14
    2ac6:	df 90       	pop	r13
    2ac8:	cf 90       	pop	r12
    2aca:	bf 90       	pop	r11
    2acc:	af 90       	pop	r10
    2ace:	9f 90       	pop	r9
    2ad0:	8f 90       	pop	r8
    2ad2:	08 95       	ret

00002ad4 <nwkTxBroadcastConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkTxBroadcastConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    2ad4:	0e 94 7d 11 	call	0x22fa	; 0x22fa <nwkFrameFree>
}
    2ad8:	08 95       	ret

00002ada <nwkTxAckWaitTimerHandler>:
}

/*****************************************************************************
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    2ada:	ef 92       	push	r14
    2adc:	ff 92       	push	r15
    2ade:	1f 93       	push	r17
    2ae0:	cf 93       	push	r28
    2ae2:	df 93       	push	r29
    2ae4:	7c 01       	movw	r14, r24
  if (0 == nwkTxActiveFrames)
    2ae6:	80 91 b0 09 	lds	r24, 0x09B0
    2aea:	88 23       	and	r24, r24
    2aec:	01 f1       	breq	.+64     	; 0x2b2e <nwkTxAckWaitTimerHandler+0x54>
    2aee:	c0 e0       	ldi	r28, 0x00	; 0
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);

    if (NWK_TX_STATE_WAIT_ACK == frame->state && 0 == --frame->tx.timeout)
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    2af0:	d5 e1       	ldi	r29, 0x15	; 21
      frame->tx.status = NWK_NO_ACK_STATUS;
    2af2:	10 e1       	ldi	r17, 0x10	; 16
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    2af4:	8c 2f       	mov	r24, r28
    2af6:	0e 94 80 11 	call	0x2300	; 0x2300 <nwkFrameByIndex>
    2afa:	dc 01       	movw	r26, r24

    if (NWK_TX_STATE_WAIT_ACK == frame->state && 0 == --frame->tx.timeout)
    2afc:	8c 91       	ld	r24, X
    2afe:	84 31       	cpi	r24, 0x14	; 20
    2b00:	81 f4       	brne	.+32     	; 0x2b22 <nwkTxAckWaitTimerHandler+0x48>
    2b02:	fd 01       	movw	r30, r26
    2b04:	e0 58       	subi	r30, 0x80	; 128
    2b06:	ff 4f       	sbci	r31, 0xFF	; 255
    2b08:	20 81       	ld	r18, Z
    2b0a:	31 81       	ldd	r19, Z+1	; 0x01
    2b0c:	21 50       	subi	r18, 0x01	; 1
    2b0e:	30 40       	sbci	r19, 0x00	; 0
    2b10:	31 83       	std	Z+1, r19	; 0x01
    2b12:	20 83       	st	Z, r18
    2b14:	21 15       	cp	r18, r1
    2b16:	31 05       	cpc	r19, r1
    2b18:	21 f4       	brne	.+8      	; 0x2b22 <nwkTxAckWaitTimerHandler+0x48>
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    2b1a:	dc 93       	st	X, r29
      frame->tx.status = NWK_NO_ACK_STATUS;
    2b1c:	a1 58       	subi	r26, 0x81	; 129
    2b1e:	bf 4f       	sbci	r27, 0xFF	; 255
    2b20:	1c 93       	st	X, r17
    2b22:	cf 5f       	subi	r28, 0xFF	; 255
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    2b24:	c3 30       	cpi	r28, 0x03	; 3
    2b26:	31 f7       	brne	.-52     	; 0x2af4 <nwkTxAckWaitTimerHandler+0x1a>
      frame->state = NWK_TX_STATE_CONFIRM;
      frame->tx.status = NWK_NO_ACK_STATUS;
    }
  }

  SYS_TimerStart(timer);
    2b28:	c7 01       	movw	r24, r14
    2b2a:	0e 94 7b 19 	call	0x32f6	; 0x32f6 <SYS_TimerStart>
}
    2b2e:	df 91       	pop	r29
    2b30:	cf 91       	pop	r28
    2b32:	1f 91       	pop	r17
    2b34:	ff 90       	pop	r15
    2b36:	ef 90       	pop	r14
    2b38:	08 95       	ret

00002b3a <nwkTxInit>:

/*****************************************************************************
*****************************************************************************/
void nwkTxInit(void)
{
  nwkTxPhyActiveFrame = NULL;
    2b3a:	10 92 af 09 	sts	0x09AF, r1
    2b3e:	10 92 ae 09 	sts	0x09AE, r1
  nwkTxActiveFrames = 0;
    2b42:	10 92 b0 09 	sts	0x09B0, r1

  nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    2b46:	82 e3       	ldi	r24, 0x32	; 50
    2b48:	90 e0       	ldi	r25, 0x00	; 0
    2b4a:	a0 e0       	ldi	r26, 0x00	; 0
    2b4c:	b0 e0       	ldi	r27, 0x00	; 0
    2b4e:	80 93 b7 09 	sts	0x09B7, r24
    2b52:	90 93 b8 09 	sts	0x09B8, r25
    2b56:	a0 93 b9 09 	sts	0x09B9, r26
    2b5a:	b0 93 ba 09 	sts	0x09BA, r27
  nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2b5e:	10 92 bb 09 	sts	0x09BB, r1
  nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    2b62:	8d e6       	ldi	r24, 0x6D	; 109
    2b64:	95 e1       	ldi	r25, 0x15	; 21
    2b66:	90 93 bd 09 	sts	0x09BD, r25
    2b6a:	80 93 bc 09 	sts	0x09BC, r24
}
    2b6e:	08 95       	ret

00002b70 <nwkTxFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    2b70:	cf 93       	push	r28
    2b72:	df 93       	push	r29
    2b74:	ec 01       	movw	r28, r24
  NwkFrameHeader_t *header = &frame->data.header;

  if (frame->tx.control & NWK_TX_CONTROL_ROUTING)
    2b76:	fc 01       	movw	r30, r24
    2b78:	ee 57       	subi	r30, 0x7E	; 126
    2b7a:	ff 4f       	sbci	r31, 0xFF	; 255
    2b7c:	80 81       	ld	r24, Z
  {
    frame->state = NWK_TX_STATE_SEND;
    2b7e:	91 e1       	ldi	r25, 0x11	; 17
    2b80:	98 83       	st	Y, r25
    else
#endif
      frame->state = NWK_TX_STATE_SEND;
  }

  frame->tx.status = NWK_SUCCESS_STATUS;
    2b82:	fe 01       	movw	r30, r28
    2b84:	e1 58       	subi	r30, 0x81	; 129
    2b86:	ff 4f       	sbci	r31, 0xFF	; 255
    2b88:	10 82       	st	Z, r1

  if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)
    2b8a:	80 ff       	sbrs	r24, 0
    2b8c:	03 c0       	rjmp	.+6      	; 0x2b94 <nwkTxFrame+0x24>
    frame->data.header.macDstPanId = 0xffff;
    2b8e:	8f ef       	ldi	r24, 0xFF	; 255
    2b90:	9f ef       	ldi	r25, 0xFF	; 255
    2b92:	04 c0       	rjmp	.+8      	; 0x2b9c <nwkTxFrame+0x2c>
  else
    frame->data.header.macDstPanId = nwkIb.panId;
    2b94:	80 91 a7 0c 	lds	r24, 0x0CA7
    2b98:	90 91 a8 0c 	lds	r25, 0x0CA8
    2b9c:	9e 83       	std	Y+6, r25	; 0x06
    2b9e:	8d 83       	std	Y+5, r24	; 0x05

#ifdef NWK_ENABLE_ROUTING
  header->macDstAddr = nwkRouteNextHop(header->nwkDstAddr);
    2ba0:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ba2:	98 89       	ldd	r25, Y+16	; 0x10
    2ba4:	0e 94 8a 12 	call	0x2514	; 0x2514 <nwkRouteNextHop>
    2ba8:	98 87       	std	Y+8, r25	; 0x08
    2baa:	8f 83       	std	Y+7, r24	; 0x07
#else
  header->macDstAddr = header->nwkDstAddr;
#endif
  header->macSrcAddr = nwkIb.addr;
    2bac:	20 91 a5 0c 	lds	r18, 0x0CA5
    2bb0:	30 91 a6 0c 	lds	r19, 0x0CA6
    2bb4:	3a 87       	std	Y+10, r19	; 0x0a
    2bb6:	29 87       	std	Y+9, r18	; 0x09
  header->macSeq = ++nwkIb.macSeqNum;
    2bb8:	20 91 aa 0c 	lds	r18, 0x0CAA
    2bbc:	2f 5f       	subi	r18, 0xFF	; 255
    2bbe:	20 93 aa 0c 	sts	0x0CAA, r18
    2bc2:	2c 83       	std	Y+4, r18	; 0x04

  if (0xffff == header->macDstAddr)
    2bc4:	2f ef       	ldi	r18, 0xFF	; 255
    2bc6:	8f 3f       	cpi	r24, 0xFF	; 255
    2bc8:	92 07       	cpc	r25, r18
    2bca:	19 f4       	brne	.+6      	; 0x2bd2 <nwkTxFrame+0x62>
    header->macFcf = 0x8841;
    2bcc:	81 e4       	ldi	r24, 0x41	; 65
    2bce:	98 e8       	ldi	r25, 0x88	; 136
    2bd0:	02 c0       	rjmp	.+4      	; 0x2bd6 <nwkTxFrame+0x66>
  else
    header->macFcf = 0x8861;
    2bd2:	81 e6       	ldi	r24, 0x61	; 97
    2bd4:	98 e8       	ldi	r25, 0x88	; 136
    2bd6:	9b 83       	std	Y+3, r25	; 0x03
    2bd8:	8a 83       	std	Y+2, r24	; 0x02

  ++nwkTxActiveFrames;
    2bda:	80 91 b0 09 	lds	r24, 0x09B0
    2bde:	8f 5f       	subi	r24, 0xFF	; 255
    2be0:	80 93 b0 09 	sts	0x09B0, r24
}
    2be4:	df 91       	pop	r29
    2be6:	cf 91       	pop	r28
    2be8:	08 95       	ret

00002bea <nwkTxBroadcastFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    2bea:	0f 93       	push	r16
    2bec:	1f 93       	push	r17
    2bee:	cf 93       	push	r28
    2bf0:	df 93       	push	r29
    2bf2:	8c 01       	movw	r16, r24
  NwkFrame_t *newFrame;

  if (NULL == (newFrame = nwkFrameAlloc(frame->size - sizeof(NwkFrameHeader_t))))
    2bf4:	fc 01       	movw	r30, r24
    2bf6:	81 81       	ldd	r24, Z+1	; 0x01
    2bf8:	80 51       	subi	r24, 0x10	; 16
    2bfa:	0e 94 57 11 	call	0x22ae	; 0x22ae <nwkFrameAlloc>
    2bfe:	ec 01       	movw	r28, r24
    2c00:	00 97       	sbiw	r24, 0x00	; 0
    2c02:	b1 f1       	breq	.+108    	; 0x2c70 <nwkTxBroadcastFrame+0x86>
    return;

  newFrame->tx.confirm = nwkTxBroadcastConf;
    2c04:	fc 01       	movw	r30, r24
    2c06:	ed 57       	subi	r30, 0x7D	; 125
    2c08:	ff 4f       	sbci	r31, 0xFF	; 255
    2c0a:	8a e6       	ldi	r24, 0x6A	; 106
    2c0c:	95 e1       	ldi	r25, 0x15	; 21
    2c0e:	91 83       	std	Z+1, r25	; 0x01
    2c10:	80 83       	st	Z, r24
  memcpy((uint8_t *)&newFrame->data, (uint8_t *)&frame->data, frame->size);
    2c12:	ce 01       	movw	r24, r28
    2c14:	02 96       	adiw	r24, 0x02	; 2
    2c16:	f8 01       	movw	r30, r16
    2c18:	41 81       	ldd	r20, Z+1	; 0x01
    2c1a:	b8 01       	movw	r22, r16
    2c1c:	6e 5f       	subi	r22, 0xFE	; 254
    2c1e:	7f 4f       	sbci	r23, 0xFF	; 255
    2c20:	50 e0       	ldi	r21, 0x00	; 0
    2c22:	0e 94 7d 1d 	call	0x3afa	; 0x3afa <memcpy>

  newFrame->state = NWK_TX_STATE_SEND;
    2c26:	81 e1       	ldi	r24, 0x11	; 17
    2c28:	88 83       	st	Y, r24
  newFrame->tx.status = NWK_SUCCESS_STATUS;
    2c2a:	fe 01       	movw	r30, r28
    2c2c:	e1 58       	subi	r30, 0x81	; 129
    2c2e:	ff 4f       	sbci	r31, 0xFF	; 255
    2c30:	10 82       	st	Z, r1

  newFrame->data.header.macFcf = 0x8841;
    2c32:	81 e4       	ldi	r24, 0x41	; 65
    2c34:	98 e8       	ldi	r25, 0x88	; 136
    2c36:	9b 83       	std	Y+3, r25	; 0x03
    2c38:	8a 83       	std	Y+2, r24	; 0x02
  newFrame->data.header.macDstAddr = 0xffff;
    2c3a:	8f ef       	ldi	r24, 0xFF	; 255
    2c3c:	9f ef       	ldi	r25, 0xFF	; 255
    2c3e:	98 87       	std	Y+8, r25	; 0x08
    2c40:	8f 83       	std	Y+7, r24	; 0x07
  newFrame->data.header.macDstPanId = nwkIb.panId;
    2c42:	80 91 a7 0c 	lds	r24, 0x0CA7
    2c46:	90 91 a8 0c 	lds	r25, 0x0CA8
    2c4a:	9e 83       	std	Y+6, r25	; 0x06
    2c4c:	8d 83       	std	Y+5, r24	; 0x05
  newFrame->data.header.macSrcAddr = nwkIb.addr;
    2c4e:	80 91 a5 0c 	lds	r24, 0x0CA5
    2c52:	90 91 a6 0c 	lds	r25, 0x0CA6
    2c56:	9a 87       	std	Y+10, r25	; 0x0a
    2c58:	89 87       	std	Y+9, r24	; 0x09
  newFrame->data.header.macSeq = ++nwkIb.macSeqNum;
    2c5a:	80 91 aa 0c 	lds	r24, 0x0CAA
    2c5e:	8f 5f       	subi	r24, 0xFF	; 255
    2c60:	80 93 aa 0c 	sts	0x0CAA, r24
    2c64:	8c 83       	std	Y+4, r24	; 0x04

  ++nwkTxActiveFrames;
    2c66:	80 91 b0 09 	lds	r24, 0x09B0
    2c6a:	8f 5f       	subi	r24, 0xFF	; 255
    2c6c:	80 93 b0 09 	sts	0x09B0, r24
}
    2c70:	df 91       	pop	r29
    2c72:	cf 91       	pop	r28
    2c74:	1f 91       	pop	r17
    2c76:	0f 91       	pop	r16
    2c78:	08 95       	ret

00002c7a <nwkTxAckReceived>:
}

/*****************************************************************************
*****************************************************************************/
void nwkTxAckReceived(NWK_DataInd_t *ind)
{
    2c7a:	1f 93       	push	r17
    2c7c:	cf 93       	push	r28
    2c7e:	df 93       	push	r29
  NwkAckCommand_t *command = (NwkAckCommand_t *)ind->data;
    2c80:	fc 01       	movw	r30, r24
    2c82:	c5 81       	ldd	r28, Z+5	; 0x05
    2c84:	d6 81       	ldd	r29, Z+6	; 0x06

  if (0 == nwkTxActiveFrames)
    2c86:	80 91 b0 09 	lds	r24, 0x09B0
    2c8a:	88 23       	and	r24, r24
    2c8c:	b1 f0       	breq	.+44     	; 0x2cba <nwkTxAckReceived+0x40>
    2c8e:	10 e0       	ldi	r17, 0x00	; 0
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    2c90:	81 2f       	mov	r24, r17
    2c92:	0e 94 80 11 	call	0x2300	; 0x2300 <nwkFrameByIndex>
    2c96:	fc 01       	movw	r30, r24

    if (NWK_TX_STATE_WAIT_ACK == frame->state && frame->data.header.nwkSeq == command->seq)
    2c98:	80 81       	ld	r24, Z
    2c9a:	84 31       	cpi	r24, 0x14	; 20
    2c9c:	59 f4       	brne	.+22     	; 0x2cb4 <nwkTxAckReceived+0x3a>
    2c9e:	94 85       	ldd	r25, Z+12	; 0x0c
    2ca0:	89 81       	ldd	r24, Y+1	; 0x01
    2ca2:	98 17       	cp	r25, r24
    2ca4:	39 f4       	brne	.+14     	; 0x2cb4 <nwkTxAckReceived+0x3a>
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    2ca6:	85 e1       	ldi	r24, 0x15	; 21
    2ca8:	80 83       	st	Z, r24
      frame->tx.control = command->control;
    2caa:	8a 81       	ldd	r24, Y+2	; 0x02
    2cac:	ee 57       	subi	r30, 0x7E	; 126
    2cae:	ff 4f       	sbci	r31, 0xFF	; 255
    2cb0:	80 83       	st	Z, r24
      return;
    2cb2:	03 c0       	rjmp	.+6      	; 0x2cba <nwkTxAckReceived+0x40>
    2cb4:	1f 5f       	subi	r17, 0xFF	; 255
  NwkAckCommand_t *command = (NwkAckCommand_t *)ind->data;

  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    2cb6:	13 30       	cpi	r17, 0x03	; 3
    2cb8:	59 f7       	brne	.-42     	; 0x2c90 <nwkTxAckReceived+0x16>
      frame->state = NWK_TX_STATE_CONFIRM;
      frame->tx.control = command->control;
      return;
    }
  }
}
    2cba:	df 91       	pop	r29
    2cbc:	cf 91       	pop	r28
    2cbe:	1f 91       	pop	r17
    2cc0:	08 95       	ret

00002cc2 <nwkTxBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkTxBusy(void)
{
  return nwkTxActiveFrames > 0;
    2cc2:	81 e0       	ldi	r24, 0x01	; 1
    2cc4:	90 91 b0 09 	lds	r25, 0x09B0
    2cc8:	99 23       	and	r25, r25
    2cca:	09 f4       	brne	.+2      	; 0x2cce <nwkTxBusy+0xc>
    2ccc:	80 e0       	ldi	r24, 0x00	; 0
}
    2cce:	08 95       	ret

00002cd0 <PHY_DataConf>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
  nwkTxPhyActiveFrame->tx.status = convertPhyStatus(status);
    2cd0:	e0 91 ae 09 	lds	r30, 0x09AE
    2cd4:	f0 91 af 09 	lds	r31, 0x09AF

/*****************************************************************************
*****************************************************************************/
static uint8_t convertPhyStatus(uint8_t status)
{
  if (TRAC_STATUS_SUCCESS == status ||
    2cd8:	83 30       	cpi	r24, 0x03	; 3
    2cda:	30 f0       	brcs	.+12     	; 0x2ce8 <PHY_DataConf+0x18>
      TRAC_STATUS_SUCCESS_DATA_PENDING == status ||
      TRAC_STATUS_SUCCESS_WAIT_FOR_ACK == status)
    return NWK_SUCCESS_STATUS;

  else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    2cdc:	83 30       	cpi	r24, 0x03	; 3
    2cde:	31 f0       	breq	.+12     	; 0x2cec <PHY_DataConf+0x1c>
    return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

  else if (TRAC_STATUS_NO_ACK == status)
    2ce0:	85 30       	cpi	r24, 0x05	; 5
    2ce2:	31 f4       	brne	.+12     	; 0x2cf0 <PHY_DataConf+0x20>
    return NWK_PHY_NO_ACK_STATUS;
    2ce4:	81 e2       	ldi	r24, 0x21	; 33
    2ce6:	05 c0       	rjmp	.+10     	; 0x2cf2 <PHY_DataConf+0x22>
static uint8_t convertPhyStatus(uint8_t status)
{
  if (TRAC_STATUS_SUCCESS == status ||
      TRAC_STATUS_SUCCESS_DATA_PENDING == status ||
      TRAC_STATUS_SUCCESS_WAIT_FOR_ACK == status)
    return NWK_SUCCESS_STATUS;
    2ce8:	80 e0       	ldi	r24, 0x00	; 0
    2cea:	03 c0       	rjmp	.+6      	; 0x2cf2 <PHY_DataConf+0x22>

  else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    2cec:	80 e2       	ldi	r24, 0x20	; 32
    2cee:	01 c0       	rjmp	.+2      	; 0x2cf2 <PHY_DataConf+0x22>

  else if (TRAC_STATUS_NO_ACK == status)
    return NWK_PHY_NO_ACK_STATUS;

  else
    return NWK_ERROR_STATUS;
    2cf0:	81 e0       	ldi	r24, 0x01	; 1

/*****************************************************************************
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
  nwkTxPhyActiveFrame->tx.status = convertPhyStatus(status);
    2cf2:	df 01       	movw	r26, r30
    2cf4:	a1 58       	subi	r26, 0x81	; 129
    2cf6:	bf 4f       	sbci	r27, 0xFF	; 255
    2cf8:	8c 93       	st	X, r24
  nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    2cfa:	83 e1       	ldi	r24, 0x13	; 19
    2cfc:	80 83       	st	Z, r24
  nwkTxPhyActiveFrame = NULL;
    2cfe:	10 92 af 09 	sts	0x09AF, r1
    2d02:	10 92 ae 09 	sts	0x09AE, r1
}
    2d06:	08 95       	ret

00002d08 <nwkTxTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    2d08:	cf 92       	push	r12
    2d0a:	df 92       	push	r13
    2d0c:	ef 92       	push	r14
    2d0e:	ff 92       	push	r15
    2d10:	0f 93       	push	r16
    2d12:	1f 93       	push	r17
    2d14:	cf 93       	push	r28
    2d16:	df 93       	push	r29
  if (0 == nwkTxActiveFrames)
    2d18:	80 91 b0 09 	lds	r24, 0x09B0
    2d1c:	88 23       	and	r24, r24
    2d1e:	09 f4       	brne	.+2      	; 0x2d22 <nwkTxTaskHandler+0x1a>
    2d20:	55 c0       	rjmp	.+170    	; 0x2dcc <nwkTxTaskHandler+0xc4>
    2d22:	10 e0       	ldi	r17, 0x00	; 0
            frame->state = NWK_TX_STATE_CONFIRM;
          }
        }
        else
        {
          frame->state = NWK_TX_STATE_CONFIRM;
    2d24:	05 e1       	ldi	r16, 0x15	; 21
        if (NWK_SUCCESS_STATUS == frame->tx.status)
        {
          if (frame->data.header.nwkSrcAddr == nwkIb.addr &&
              frame->data.header.nwkFcf.ackRequest)
          {
            frame->state = NWK_TX_STATE_WAIT_ACK;
    2d26:	84 e1       	ldi	r24, 0x14	; 20
    2d28:	f8 2e       	mov	r15, r24
            frame->tx.timeout = NWK_ACK_WAIT_TIME / NWK_TX_ACK_WAIT_TIMER_INTERVAL + 1;
    2d2a:	95 e1       	ldi	r25, 0x15	; 21
    2d2c:	c9 2e       	mov	r12, r25
    2d2e:	d1 2c       	mov	r13, r1
      case NWK_TX_STATE_SEND:
      {
        if (!PHY_Busy())
        {
          nwkTxPhyActiveFrame = frame;
          frame->state = NWK_TX_STATE_WAIT_CONF;
    2d30:	22 e1       	ldi	r18, 0x12	; 18
    2d32:	e2 2e       	mov	r14, r18
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    2d34:	81 2f       	mov	r24, r17
    2d36:	0e 94 80 11 	call	0x2300	; 0x2300 <nwkFrameByIndex>
    2d3a:	ec 01       	movw	r28, r24

    switch (frame->state)
    2d3c:	88 81       	ld	r24, Y
    2d3e:	83 31       	cpi	r24, 0x13	; 19
    2d40:	99 f0       	breq	.+38     	; 0x2d68 <nwkTxTaskHandler+0x60>
    2d42:	85 31       	cpi	r24, 0x15	; 21
    2d44:	79 f1       	breq	.+94     	; 0x2da4 <nwkTxTaskHandler+0x9c>
    2d46:	81 31       	cpi	r24, 0x11	; 17
    2d48:	e9 f5       	brne	.+122    	; 0x2dc4 <nwkTxTaskHandler+0xbc>
      } break;
#endif

      case NWK_TX_STATE_SEND:
      {
        if (!PHY_Busy())
    2d4a:	0e 94 8c 17 	call	0x2f18	; 0x2f18 <PHY_Busy>
    2d4e:	88 23       	and	r24, r24
    2d50:	c9 f5       	brne	.+114    	; 0x2dc4 <nwkTxTaskHandler+0xbc>
        {
          nwkTxPhyActiveFrame = frame;
    2d52:	d0 93 af 09 	sts	0x09AF, r29
    2d56:	c0 93 ae 09 	sts	0x09AE, r28
          frame->state = NWK_TX_STATE_WAIT_CONF;
    2d5a:	e8 82       	st	Y, r14
          PHY_DataReq((uint8_t *)&frame->data, frame->size);
    2d5c:	ce 01       	movw	r24, r28
    2d5e:	02 96       	adiw	r24, 0x02	; 2
    2d60:	69 81       	ldd	r22, Y+1	; 0x01
    2d62:	0e 94 b3 17 	call	0x2f66	; 0x2f66 <PHY_DataReq>
    2d66:	2e c0       	rjmp	.+92     	; 0x2dc4 <nwkTxTaskHandler+0xbc>
      case NWK_TX_STATE_WAIT_CONF:
        break;

      case NWK_TX_STATE_SENT:
      {
        if (NWK_SUCCESS_STATUS == frame->tx.status)
    2d68:	fe 01       	movw	r30, r28
    2d6a:	e1 58       	subi	r30, 0x81	; 129
    2d6c:	ff 4f       	sbci	r31, 0xFF	; 255
    2d6e:	80 81       	ld	r24, Z
    2d70:	88 23       	and	r24, r24
    2d72:	b1 f4       	brne	.+44     	; 0x2da0 <nwkTxTaskHandler+0x98>
        {
          if (frame->data.header.nwkSrcAddr == nwkIb.addr &&
    2d74:	2d 85       	ldd	r18, Y+13	; 0x0d
    2d76:	3e 85       	ldd	r19, Y+14	; 0x0e
    2d78:	80 91 a5 0c 	lds	r24, 0x0CA5
    2d7c:	90 91 a6 0c 	lds	r25, 0x0CA6
    2d80:	28 17       	cp	r18, r24
    2d82:	39 07       	cpc	r19, r25
    2d84:	69 f4       	brne	.+26     	; 0x2da0 <nwkTxTaskHandler+0x98>
    2d86:	8b 85       	ldd	r24, Y+11	; 0x0b
    2d88:	80 ff       	sbrs	r24, 0
    2d8a:	0a c0       	rjmp	.+20     	; 0x2da0 <nwkTxTaskHandler+0x98>
              frame->data.header.nwkFcf.ackRequest)
          {
            frame->state = NWK_TX_STATE_WAIT_ACK;
    2d8c:	f8 82       	st	Y, r15
            frame->tx.timeout = NWK_ACK_WAIT_TIME / NWK_TX_ACK_WAIT_TIMER_INTERVAL + 1;
    2d8e:	c0 58       	subi	r28, 0x80	; 128
    2d90:	df 4f       	sbci	r29, 0xFF	; 255
    2d92:	d9 82       	std	Y+1, r13	; 0x01
    2d94:	c8 82       	st	Y, r12
            SYS_TimerStart(&nwkTxAckWaitTimer);
    2d96:	81 eb       	ldi	r24, 0xB1	; 177
    2d98:	99 e0       	ldi	r25, 0x09	; 9
    2d9a:	0e 94 7b 19 	call	0x32f6	; 0x32f6 <SYS_TimerStart>
    2d9e:	12 c0       	rjmp	.+36     	; 0x2dc4 <nwkTxTaskHandler+0xbc>
            frame->state = NWK_TX_STATE_CONFIRM;
          }
        }
        else
        {
          frame->state = NWK_TX_STATE_CONFIRM;
    2da0:	08 83       	st	Y, r16
    2da2:	10 c0       	rjmp	.+32     	; 0x2dc4 <nwkTxTaskHandler+0xbc>
        break;

      case NWK_TX_STATE_CONFIRM:
      {
#ifdef NWK_ENABLE_ROUTING
        nwkRouteFrameSent(frame);
    2da4:	ce 01       	movw	r24, r28
    2da6:	0e 94 31 12 	call	0x2462	; 0x2462 <nwkRouteFrameSent>
#endif
        frame->tx.confirm(frame);
    2daa:	fe 01       	movw	r30, r28
    2dac:	ed 57       	subi	r30, 0x7D	; 125
    2dae:	ff 4f       	sbci	r31, 0xFF	; 255
    2db0:	01 90       	ld	r0, Z+
    2db2:	f0 81       	ld	r31, Z
    2db4:	e0 2d       	mov	r30, r0
    2db6:	ce 01       	movw	r24, r28
    2db8:	09 95       	icall
        --nwkTxActiveFrames;
    2dba:	80 91 b0 09 	lds	r24, 0x09B0
    2dbe:	81 50       	subi	r24, 0x01	; 1
    2dc0:	80 93 b0 09 	sts	0x09B0, r24
      } break;
    2dc4:	1f 5f       	subi	r17, 0xFF	; 255
void nwkTxTaskHandler(void)
{
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    2dc6:	13 30       	cpi	r17, 0x03	; 3
    2dc8:	09 f0       	breq	.+2      	; 0x2dcc <nwkTxTaskHandler+0xc4>
    2dca:	b4 cf       	rjmp	.-152    	; 0x2d34 <nwkTxTaskHandler+0x2c>

      default:
        break;
    };
  }
}
    2dcc:	df 91       	pop	r29
    2dce:	cf 91       	pop	r28
    2dd0:	1f 91       	pop	r17
    2dd2:	0f 91       	pop	r16
    2dd4:	ff 90       	pop	r15
    2dd6:	ef 90       	pop	r14
    2dd8:	df 90       	pop	r13
    2dda:	cf 90       	pop	r12
    2ddc:	08 95       	ret

00002dde <phyTrxSetState>:

/*****************************************************************************
*****************************************************************************/
static inline void phyTrxSetState(uint8_t state)
{
  TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    2dde:	93 e0       	ldi	r25, 0x03	; 3
    2de0:	90 93 42 01 	sts	0x0142, r25
  TRX_STATE_REG = state;
    2de4:	80 93 42 01 	sts	0x0142, r24
  while (state != TRX_STATUS_REG_s.trxStatus);
    2de8:	90 91 41 01 	lds	r25, 0x0141
    2dec:	9f 71       	andi	r25, 0x1F	; 31
    2dee:	89 17       	cp	r24, r25
    2df0:	d9 f7       	brne	.-10     	; 0x2de8 <phyTrxSetState+0xa>
}
    2df2:	08 95       	ret

00002df4 <phySetRxState>:

/*****************************************************************************
*****************************************************************************/
static void phySetRxState(void)
{
  if (phyIb.rx)
    2df4:	80 91 c8 09 	lds	r24, 0x09C8
    2df8:	88 23       	and	r24, r24
    2dfa:	11 f0       	breq	.+4      	; 0x2e00 <phySetRxState+0xc>
    phyTrxSetState(TRX_CMD_RX_AACK_ON);
    2dfc:	86 e1       	ldi	r24, 0x16	; 22
    2dfe:	01 c0       	rjmp	.+2      	; 0x2e02 <phySetRxState+0xe>
  else
    phyTrxSetState(TRX_CMD_TRX_OFF);
    2e00:	88 e0       	ldi	r24, 0x08	; 8
    2e02:	0e 94 ef 16 	call	0x2dde	; 0x2dde <phyTrxSetState>
    2e06:	08 95       	ret

00002e08 <phyGetRandomNumber>:

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
static uint16_t phyGetRandomNumber(void)
{
    2e08:	0f 93       	push	r16
    2e0a:	1f 93       	push	r17
    2e0c:	cf 93       	push	r28
    2e0e:	df 93       	push	r29
  uint16_t rnd = 0;

  IRQ_MASK_REG = 0x00;
    2e10:	10 92 4e 01 	sts	0x014E, r1
  phyTrxSetState(TRX_CMD_RX_ON);
    2e14:	86 e0       	ldi	r24, 0x06	; 6
    2e16:	0e 94 ef 16 	call	0x2dde	; 0x2dde <phyTrxSetState>
    2e1a:	c0 e0       	ldi	r28, 0x00	; 0
    2e1c:	d0 e0       	ldi	r29, 0x00	; 0
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
static uint16_t phyGetRandomNumber(void)
{
  uint16_t rnd = 0;
    2e1e:	00 e0       	ldi	r16, 0x00	; 0
    2e20:	10 e0       	ldi	r17, 0x00	; 0
  IRQ_MASK_REG = 0x00;
  phyTrxSetState(TRX_CMD_RX_ON);

  for (uint8_t i = 0; i < 16; i += 2)
  {
    HAL_Delay(RANDOM_NUMBER_UPDATE_INTERVAL);
    2e22:	81 e0       	ldi	r24, 0x01	; 1
    2e24:	0e 94 95 0d 	call	0x1b2a	; 0x1b2a <HAL_Delay>
    rnd |= PHY_RSSI_REG_s.rndValue << i;
    2e28:	80 91 46 01 	lds	r24, 0x0146
    2e2c:	82 95       	swap	r24
    2e2e:	86 95       	lsr	r24
    2e30:	83 70       	andi	r24, 0x03	; 3
    2e32:	90 e0       	ldi	r25, 0x00	; 0
    2e34:	0c 2e       	mov	r0, r28
    2e36:	02 c0       	rjmp	.+4      	; 0x2e3c <phyGetRandomNumber+0x34>
    2e38:	88 0f       	add	r24, r24
    2e3a:	99 1f       	adc	r25, r25
    2e3c:	0a 94       	dec	r0
    2e3e:	e2 f7       	brpl	.-8      	; 0x2e38 <phyGetRandomNumber+0x30>
    2e40:	08 2b       	or	r16, r24
    2e42:	19 2b       	or	r17, r25
    2e44:	22 96       	adiw	r28, 0x02	; 2
  uint16_t rnd = 0;

  IRQ_MASK_REG = 0x00;
  phyTrxSetState(TRX_CMD_RX_ON);

  for (uint8_t i = 0; i < 16; i += 2)
    2e46:	c0 31       	cpi	r28, 0x10	; 16
    2e48:	d1 05       	cpc	r29, r1
    2e4a:	59 f7       	brne	.-42     	; 0x2e22 <phyGetRandomNumber+0x1a>
  {
    HAL_Delay(RANDOM_NUMBER_UPDATE_INTERVAL);
    rnd |= PHY_RSSI_REG_s.rndValue << i;
  }

  phyTrxSetState(TRX_CMD_TRX_OFF);
    2e4c:	88 e0       	ldi	r24, 0x08	; 8
    2e4e:	0e 94 ef 16 	call	0x2dde	; 0x2dde <phyTrxSetState>

  IRQ_STATUS_REG = IRQ_STATUS_CLEAR_VALUE;
    2e52:	8f ef       	ldi	r24, 0xFF	; 255
    2e54:	80 93 4f 01 	sts	0x014F, r24
  IRQ_MASK_REG_s.rxEndEn = 1;
    2e58:	80 91 4e 01 	lds	r24, 0x014E
    2e5c:	88 60       	ori	r24, 0x08	; 8
    2e5e:	80 93 4e 01 	sts	0x014E, r24
  IRQ_MASK_REG_s.txEndEn = 1;
    2e62:	80 91 4e 01 	lds	r24, 0x014E
    2e66:	80 64       	ori	r24, 0x40	; 64
    2e68:	80 93 4e 01 	sts	0x014E, r24

  return rnd;
}
    2e6c:	c8 01       	movw	r24, r16
    2e6e:	df 91       	pop	r29
    2e70:	cf 91       	pop	r28
    2e72:	1f 91       	pop	r17
    2e74:	0f 91       	pop	r16
    2e76:	08 95       	ret

00002e78 <PHY_Init>:

/*****************************************************************************
*****************************************************************************/
void PHY_Init(void)
{
  TRXPR_REG_s.trxrst = 1;
    2e78:	e9 e3       	ldi	r30, 0x39	; 57
    2e7a:	f1 e0       	ldi	r31, 0x01	; 1
    2e7c:	80 81       	ld	r24, Z
    2e7e:	81 60       	ori	r24, 0x01	; 1
    2e80:	80 83       	st	Z, r24

  phyTrxSetState(TRX_CMD_TRX_OFF);
    2e82:	88 e0       	ldi	r24, 0x08	; 8
    2e84:	0e 94 ef 16 	call	0x2dde	; 0x2dde <phyTrxSetState>

  CSMA_SEED_1_REG_s.aackSetPd = 1;
    2e88:	ee e6       	ldi	r30, 0x6E	; 110
    2e8a:	f1 e0       	ldi	r31, 0x01	; 1
    2e8c:	80 81       	ld	r24, Z
    2e8e:	80 62       	ori	r24, 0x20	; 32
    2e90:	80 83       	st	Z, r24
  CSMA_SEED_1_REG_s.aackDisAck = 0;
    2e92:	80 81       	ld	r24, Z
    2e94:	8f 7e       	andi	r24, 0xEF	; 239
    2e96:	80 83       	st	Z, r24

  IRQ_STATUS_REG = IRQ_STATUS_CLEAR_VALUE;
    2e98:	8f ef       	ldi	r24, 0xFF	; 255
    2e9a:	80 93 4f 01 	sts	0x014F, r24
  IRQ_MASK_REG_s.rxEndEn = 1;
    2e9e:	ee e4       	ldi	r30, 0x4E	; 78
    2ea0:	f1 e0       	ldi	r31, 0x01	; 1
    2ea2:	80 81       	ld	r24, Z
    2ea4:	88 60       	ori	r24, 0x08	; 8
    2ea6:	80 83       	st	Z, r24
  IRQ_MASK_REG_s.txEndEn = 1;
    2ea8:	80 81       	ld	r24, Z
    2eaa:	80 64       	ori	r24, 0x40	; 64
    2eac:	80 83       	st	Z, r24

  TRX_CTRL_2_REG_s.rxSafeMode = 1;
    2eae:	ec e4       	ldi	r30, 0x4C	; 76
    2eb0:	f1 e0       	ldi	r31, 0x01	; 1
    2eb2:	80 81       	ld	r24, Z
    2eb4:	80 68       	ori	r24, 0x80	; 128
    2eb6:	80 83       	st	Z, r24

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
  CSMA_SEED_0_REG = (uint8_t)phyGetRandomNumber();
    2eb8:	0e 94 04 17 	call	0x2e08	; 0x2e08 <phyGetRandomNumber>
    2ebc:	80 93 6d 01 	sts	0x016D, r24
#else
  CSMA_SEED_0_REG = 0x11;
#endif

  phyIb.request = PHY_REQ_NONE;
    2ec0:	10 92 c2 09 	sts	0x09C2, r1
  phyIb.rx = false;
    2ec4:	10 92 c8 09 	sts	0x09C8, r1
  phyState = PHY_STATE_IDLE;
    2ec8:	81 e0       	ldi	r24, 0x01	; 1
    2eca:	80 93 c1 09 	sts	0x09C1, r24
}
    2ece:	08 95       	ret

00002ed0 <PHY_SetRxState>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
  phyIb.request |= PHY_REQ_RX;
    2ed0:	90 91 c2 09 	lds	r25, 0x09C2
    2ed4:	98 60       	ori	r25, 0x08	; 8
    2ed6:	90 93 c2 09 	sts	0x09C2, r25
  phyIb.rx = rx;
    2eda:	80 93 c8 09 	sts	0x09C8, r24
}
    2ede:	08 95       	ret

00002ee0 <PHY_SetChannel>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
  phyIb.request |= PHY_REQ_CHANNEL;
    2ee0:	90 91 c2 09 	lds	r25, 0x09C2
    2ee4:	91 60       	ori	r25, 0x01	; 1
    2ee6:	90 93 c2 09 	sts	0x09C2, r25
  phyIb.channel = channel;
    2eea:	80 93 c3 09 	sts	0x09C3, r24
}
    2eee:	08 95       	ret

00002ef0 <PHY_SetPanId>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
  phyIb.request |= PHY_REQ_PANID;
    2ef0:	20 91 c2 09 	lds	r18, 0x09C2
    2ef4:	22 60       	ori	r18, 0x02	; 2
    2ef6:	20 93 c2 09 	sts	0x09C2, r18
  phyIb.panId = panId;
    2efa:	90 93 c5 09 	sts	0x09C5, r25
    2efe:	80 93 c4 09 	sts	0x09C4, r24
}
    2f02:	08 95       	ret

00002f04 <PHY_SetShortAddr>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
  phyIb.request |= PHY_REQ_ADDR;
    2f04:	20 91 c2 09 	lds	r18, 0x09C2
    2f08:	24 60       	ori	r18, 0x04	; 4
    2f0a:	20 93 c2 09 	sts	0x09C2, r18
  phyIb.addr = addr;
    2f0e:	90 93 c7 09 	sts	0x09C7, r25
    2f12:	80 93 c6 09 	sts	0x09C6, r24
}
    2f16:	08 95       	ret

00002f18 <PHY_Busy>:

/*****************************************************************************
*****************************************************************************/
bool PHY_Busy(void)
{
  return PHY_STATE_IDLE != phyState || PHY_REQ_NONE != phyIb.request;
    2f18:	80 91 c1 09 	lds	r24, 0x09C1
    2f1c:	81 30       	cpi	r24, 0x01	; 1
    2f1e:	49 f4       	brne	.+18     	; 0x2f32 <PHY_Busy+0x1a>
    2f20:	81 e0       	ldi	r24, 0x01	; 1
    2f22:	90 e0       	ldi	r25, 0x00	; 0
    2f24:	20 91 c2 09 	lds	r18, 0x09C2
    2f28:	22 23       	and	r18, r18
    2f2a:	29 f4       	brne	.+10     	; 0x2f36 <PHY_Busy+0x1e>
    2f2c:	80 e0       	ldi	r24, 0x00	; 0
    2f2e:	90 e0       	ldi	r25, 0x00	; 0
    2f30:	08 95       	ret
    2f32:	81 e0       	ldi	r24, 0x01	; 1
    2f34:	90 e0       	ldi	r25, 0x00	; 0
}
    2f36:	08 95       	ret

00002f38 <PHY_Sleep>:

/*****************************************************************************
*****************************************************************************/
void PHY_Sleep(void)
{
  phyTrxSetState(TRX_CMD_TRX_OFF);
    2f38:	88 e0       	ldi	r24, 0x08	; 8
    2f3a:	0e 94 ef 16 	call	0x2dde	; 0x2dde <phyTrxSetState>
  TRXPR_REG_s.slptr = 1;
    2f3e:	e9 e3       	ldi	r30, 0x39	; 57
    2f40:	f1 e0       	ldi	r31, 0x01	; 1
    2f42:	80 81       	ld	r24, Z
    2f44:	82 60       	ori	r24, 0x02	; 2
    2f46:	80 83       	st	Z, r24
  phyState = PHY_STATE_SLEEP;
    2f48:	82 e0       	ldi	r24, 0x02	; 2
    2f4a:	80 93 c1 09 	sts	0x09C1, r24
}
    2f4e:	08 95       	ret

00002f50 <PHY_Wakeup>:

/*****************************************************************************
*****************************************************************************/
void PHY_Wakeup(void)
{
  TRXPR_REG_s.slptr = 0;
    2f50:	e9 e3       	ldi	r30, 0x39	; 57
    2f52:	f1 e0       	ldi	r31, 0x01	; 1
    2f54:	80 81       	ld	r24, Z
    2f56:	8d 7f       	andi	r24, 0xFD	; 253
    2f58:	80 83       	st	Z, r24
  phySetRxState();
    2f5a:	0e 94 fa 16 	call	0x2df4	; 0x2df4 <phySetRxState>
  phyState = PHY_STATE_IDLE;
    2f5e:	81 e0       	ldi	r24, 0x01	; 1
    2f60:	80 93 c1 09 	sts	0x09C1, r24
}
    2f64:	08 95       	ret

00002f66 <PHY_DataReq>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataReq(uint8_t *data, uint8_t size)
{
    2f66:	1f 93       	push	r17
    2f68:	cf 93       	push	r28
    2f6a:	df 93       	push	r29
    2f6c:	00 d0       	rcall	.+0      	; 0x2f6e <PHY_DataReq+0x8>
    2f6e:	cd b7       	in	r28, 0x3d	; 61
    2f70:	de b7       	in	r29, 0x3e	; 62
    2f72:	18 2f       	mov	r17, r24
  phyTrxSetState(TRX_CMD_TX_ARET_ON);
    2f74:	89 e1       	ldi	r24, 0x19	; 25
    2f76:	69 83       	std	Y+1, r22	; 0x01
    2f78:	9a 83       	std	Y+2, r25	; 0x02
    2f7a:	0e 94 ef 16 	call	0x2dde	; 0x2dde <phyTrxSetState>

  TRX_FRAME_BUFFER(0) = size + 2/*crc*/;
    2f7e:	69 81       	ldd	r22, Y+1	; 0x01
    2f80:	86 2f       	mov	r24, r22
    2f82:	8e 5f       	subi	r24, 0xFE	; 254
    2f84:	80 93 80 01 	sts	0x0180, r24
  for (uint8_t i = 0; i < size; i++)
    2f88:	e1 2f       	mov	r30, r17
    2f8a:	9a 81       	ldd	r25, Y+2	; 0x02
    2f8c:	f9 2f       	mov	r31, r25
    2f8e:	a1 e8       	ldi	r26, 0x81	; 129
    2f90:	b1 e0       	ldi	r27, 0x01	; 1
    2f92:	02 c0       	rjmp	.+4      	; 0x2f98 <PHY_DataReq+0x32>
    TRX_FRAME_BUFFER(i+1) = data[i];
    2f94:	81 91       	ld	r24, Z+
    2f96:	8d 93       	st	X+, r24
void PHY_DataReq(uint8_t *data, uint8_t size)
{
  phyTrxSetState(TRX_CMD_TX_ARET_ON);

  TRX_FRAME_BUFFER(0) = size + 2/*crc*/;
  for (uint8_t i = 0; i < size; i++)
    2f98:	8e 2f       	mov	r24, r30
    2f9a:	81 1b       	sub	r24, r17
    2f9c:	86 17       	cp	r24, r22
    2f9e:	d0 f3       	brcs	.-12     	; 0x2f94 <PHY_DataReq+0x2e>
    TRX_FRAME_BUFFER(i+1) = data[i];

  TRX_STATE_REG = TRX_CMD_TX_START;
    2fa0:	82 e0       	ldi	r24, 0x02	; 2
    2fa2:	80 93 42 01 	sts	0x0142, r24

  phyState = PHY_STATE_TX_WAIT_END;
    2fa6:	83 e0       	ldi	r24, 0x03	; 3
    2fa8:	80 93 c1 09 	sts	0x09C1, r24
}
    2fac:	0f 90       	pop	r0
    2fae:	0f 90       	pop	r0
    2fb0:	df 91       	pop	r29
    2fb2:	cf 91       	pop	r28
    2fb4:	1f 91       	pop	r17
    2fb6:	08 95       	ret

00002fb8 <PHY_RandomReq>:
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
void PHY_RandomReq(void)
{
  phyIb.request |= PHY_REQ_RANDOM;
    2fb8:	80 91 c2 09 	lds	r24, 0x09C2
    2fbc:	80 61       	ori	r24, 0x10	; 16
    2fbe:	80 93 c2 09 	sts	0x09C2, r24
}
    2fc2:	08 95       	ret

00002fc4 <__vector_63>:
#endif

/*****************************************************************************
*****************************************************************************/
ISR(TRX24_TX_END_vect)
{
    2fc4:	1f 92       	push	r1
    2fc6:	0f 92       	push	r0
    2fc8:	0f b6       	in	r0, 0x3f	; 63
    2fca:	0f 92       	push	r0
    2fcc:	0b b6       	in	r0, 0x3b	; 59
    2fce:	0f 92       	push	r0
    2fd0:	11 24       	eor	r1, r1
    2fd2:	2f 93       	push	r18
    2fd4:	3f 93       	push	r19
    2fd6:	4f 93       	push	r20
    2fd8:	5f 93       	push	r21
    2fda:	6f 93       	push	r22
    2fdc:	7f 93       	push	r23
    2fde:	8f 93       	push	r24
    2fe0:	9f 93       	push	r25
    2fe2:	af 93       	push	r26
    2fe4:	bf 93       	push	r27
    2fe6:	ef 93       	push	r30
    2fe8:	ff 93       	push	r31
  if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus)
    2fea:	80 91 41 01 	lds	r24, 0x0141
    2fee:	8f 71       	andi	r24, 0x1F	; 31
    2ff0:	89 31       	cpi	r24, 0x19	; 25
    2ff2:	69 f4       	brne	.+26     	; 0x300e <__vector_63+0x4a>
  {
    //TRX_STATE_REG = TRX_CMD_PLL_ON; // Don't wait for this to complete
    phyTrxSetState(TRX_CMD_PLL_ON);
    2ff4:	89 e0       	ldi	r24, 0x09	; 9
    2ff6:	0e 94 ef 16 	call	0x2dde	; 0x2dde <phyTrxSetState>

    phyState = PHY_STATE_TX_CONFIRM;
    2ffa:	84 e0       	ldi	r24, 0x04	; 4
    2ffc:	80 93 c1 09 	sts	0x09C1, r24
    phyTxStatus = TRX_STATE_REG_s.tracStatus;
    3000:	80 91 42 01 	lds	r24, 0x0142
    3004:	82 95       	swap	r24
    3006:	86 95       	lsr	r24
    3008:	87 70       	andi	r24, 0x07	; 7
    300a:	80 93 c0 09 	sts	0x09C0, r24
  }
  else
  {
    // Auto ACK transmission completed
  }
}
    300e:	ff 91       	pop	r31
    3010:	ef 91       	pop	r30
    3012:	bf 91       	pop	r27
    3014:	af 91       	pop	r26
    3016:	9f 91       	pop	r25
    3018:	8f 91       	pop	r24
    301a:	7f 91       	pop	r23
    301c:	6f 91       	pop	r22
    301e:	5f 91       	pop	r21
    3020:	4f 91       	pop	r20
    3022:	3f 91       	pop	r19
    3024:	2f 91       	pop	r18
    3026:	0f 90       	pop	r0
    3028:	0b be       	out	0x3b, r0	; 59
    302a:	0f 90       	pop	r0
    302c:	0f be       	out	0x3f, r0	; 63
    302e:	0f 90       	pop	r0
    3030:	1f 90       	pop	r1
    3032:	18 95       	reti

00003034 <__vector_60>:
#endif

/*****************************************************************************
*****************************************************************************/
ISR(TRX24_RX_END_vect)
{
    3034:	1f 92       	push	r1
    3036:	0f 92       	push	r0
    3038:	0f b6       	in	r0, 0x3f	; 63
    303a:	0f 92       	push	r0
    303c:	11 24       	eor	r1, r1
    303e:	8f 93       	push	r24
  TRX_STATE_REG = TRX_CMD_PLL_ON; // Don't wait for this to complete
    3040:	89 e0       	ldi	r24, 0x09	; 9
    3042:	80 93 42 01 	sts	0x0142, r24
  phyRxRssi = (int8_t)PHY_ED_LEVEL_REG;
    3046:	80 91 47 01 	lds	r24, 0x0147
    304a:	80 93 bf 09 	sts	0x09BF, r24
  phyRxSize = TST_RX_LENGTH_REG;
    304e:	80 91 7b 01 	lds	r24, 0x017B
    3052:	80 93 be 09 	sts	0x09BE, r24
  phyState = PHY_STATE_RX_IND;
    3056:	85 e0       	ldi	r24, 0x05	; 5
    3058:	80 93 c1 09 	sts	0x09C1, r24
}
    305c:	8f 91       	pop	r24
    305e:	0f 90       	pop	r0
    3060:	0f be       	out	0x3f, r0	; 63
    3062:	0f 90       	pop	r0
    3064:	1f 90       	pop	r1
    3066:	18 95       	reti

00003068 <PHY_TaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void PHY_TaskHandler(void)
{
    3068:	1f 93       	push	r17
    306a:	cf 93       	push	r28
    306c:	df 93       	push	r29
    306e:	00 d0       	rcall	.+0      	; 0x3070 <PHY_TaskHandler+0x8>
    3070:	00 d0       	rcall	.+0      	; 0x3072 <PHY_TaskHandler+0xa>
    3072:	0f 92       	push	r0
    3074:	cd b7       	in	r28, 0x3d	; 61
    3076:	de b7       	in	r29, 0x3e	; 62
  switch (phyState)
    3078:	80 91 c1 09 	lds	r24, 0x09C1
    307c:	84 30       	cpi	r24, 0x04	; 4
    307e:	f1 f1       	breq	.+124    	; 0x30fc <PHY_TaskHandler+0x94>
    3080:	85 30       	cpi	r24, 0x05	; 5
    3082:	09 f4       	brne	.+2      	; 0x3086 <PHY_TaskHandler+0x1e>
    3084:	4f c0       	rjmp	.+158    	; 0x3124 <PHY_TaskHandler+0xbc>
    3086:	81 30       	cpi	r24, 0x01	; 1
    3088:	09 f0       	breq	.+2      	; 0x308c <PHY_TaskHandler+0x24>
    308a:	76 c0       	rjmp	.+236    	; 0x3178 <PHY_TaskHandler+0x110>
  {
    case PHY_STATE_IDLE:
    {
      if (phyIb.request)
    308c:	10 91 c2 09 	lds	r17, 0x09C2
    3090:	11 23       	and	r17, r17
    3092:	09 f4       	brne	.+2      	; 0x3096 <PHY_TaskHandler+0x2e>
    3094:	71 c0       	rjmp	.+226    	; 0x3178 <PHY_TaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
static void phyHandleSetRequests(void)
{
  phyTrxSetState(TRX_CMD_TRX_OFF);
    3096:	88 e0       	ldi	r24, 0x08	; 8
    3098:	0e 94 ef 16 	call	0x2dde	; 0x2dde <phyTrxSetState>

  if (phyIb.request & PHY_REQ_CHANNEL)
    309c:	10 ff       	sbrs	r17, 0
    309e:	09 c0       	rjmp	.+18     	; 0x30b2 <PHY_TaskHandler+0x4a>
  {
    PHY_CC_CCA_REG_s.channel = phyIb.channel;
    30a0:	90 91 c3 09 	lds	r25, 0x09C3
    30a4:	9f 71       	andi	r25, 0x1F	; 31
    30a6:	80 91 48 01 	lds	r24, 0x0148
    30aa:	80 7e       	andi	r24, 0xE0	; 224
    30ac:	89 2b       	or	r24, r25
    30ae:	80 93 48 01 	sts	0x0148, r24
  }

  if (phyIb.request & PHY_REQ_PANID)
    30b2:	80 91 c2 09 	lds	r24, 0x09C2
    30b6:	81 ff       	sbrs	r24, 1
    30b8:	08 c0       	rjmp	.+16     	; 0x30ca <PHY_TaskHandler+0x62>
  {
    uint8_t *d = (uint8_t *)&phyIb.panId;
    PAN_ID_0_REG = d[0];
    30ba:	80 91 c4 09 	lds	r24, 0x09C4
    30be:	80 93 62 01 	sts	0x0162, r24
    PAN_ID_1_REG = d[1];
    30c2:	80 91 c5 09 	lds	r24, 0x09C5
    30c6:	80 93 63 01 	sts	0x0163, r24
  }

  if (phyIb.request & PHY_REQ_ADDR)
    30ca:	80 91 c2 09 	lds	r24, 0x09C2
    30ce:	82 ff       	sbrs	r24, 2
    30d0:	08 c0       	rjmp	.+16     	; 0x30e2 <PHY_TaskHandler+0x7a>
  {
    uint8_t *d = (uint8_t *)&phyIb.addr;
    SHORT_ADDR_0_REG = d[0];
    30d2:	80 91 c6 09 	lds	r24, 0x09C6
    30d6:	80 93 60 01 	sts	0x0160, r24
    SHORT_ADDR_1_REG = d[1];
    30da:	80 91 c7 09 	lds	r24, 0x09C7
    30de:	80 93 61 01 	sts	0x0161, r24
  }

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
  if (phyIb.request & PHY_REQ_RANDOM)
    30e2:	80 91 c2 09 	lds	r24, 0x09C2
    30e6:	84 ff       	sbrs	r24, 4
    30e8:	04 c0       	rjmp	.+8      	; 0x30f2 <PHY_TaskHandler+0x8a>
  {
    uint16_t rnd = phyGetRandomNumber();
    30ea:	0e 94 04 17 	call	0x2e08	; 0x2e08 <phyGetRandomNumber>
    PHY_RandomConf(rnd);
    30ee:	0e 94 a8 1a 	call	0x3550	; 0x3550 <PHY_RandomConf>

#ifdef PHY_ENABLE_ENERGY_DETECTION
  if (!(phyIb.request & PHY_REQ_ED))
    phySetRxState();
#else
  phySetRxState();
    30f2:	0e 94 fa 16 	call	0x2df4	; 0x2df4 <phySetRxState>
#endif

  phyIb.request = PHY_REQ_NONE;
    30f6:	10 92 c2 09 	sts	0x09C2, r1
    30fa:	3e c0       	rjmp	.+124    	; 0x3178 <PHY_TaskHandler+0x110>
        phyHandleSetRequests();
    } break;

    case PHY_STATE_TX_CONFIRM:
    {
      PHY_DataConf(phyTxStatus);
    30fc:	80 91 c0 09 	lds	r24, 0x09C0
    3100:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <PHY_DataConf>

      while (TRX_CMD_PLL_ON != TRX_STATUS_REG_s.trxStatus);
    3104:	80 91 41 01 	lds	r24, 0x0141
    3108:	8f 71       	andi	r24, 0x1F	; 31
    310a:	89 30       	cpi	r24, 0x09	; 9
    310c:	d9 f7       	brne	.-10     	; 0x3104 <PHY_TaskHandler+0x9c>
    310e:	2f c0       	rjmp	.+94     	; 0x316e <PHY_TaskHandler+0x106>
    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
        phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    3110:	fc 01       	movw	r30, r24
    3112:	e0 58       	subi	r30, 0x80	; 128
    3114:	fe 4f       	sbci	r31, 0xFE	; 254
    3116:	20 81       	ld	r18, Z
    3118:	87 53       	subi	r24, 0x37	; 55
    311a:	96 4f       	sbci	r25, 0xF6	; 246
    311c:	fc 01       	movw	r30, r24
    311e:	20 83       	st	Z, r18

    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
    3120:	4f 5f       	subi	r20, 0xFF	; 255
    3122:	01 c0       	rjmp	.+2      	; 0x3126 <PHY_TaskHandler+0xbe>

/*****************************************************************************
*****************************************************************************/
void PHY_TaskHandler(void)
{
  switch (phyState)
    3124:	40 e0       	ldi	r20, 0x00	; 0

    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
    3126:	20 91 be 09 	lds	r18, 0x09BE
    312a:	84 2f       	mov	r24, r20
    312c:	90 e0       	ldi	r25, 0x00	; 0
    312e:	30 e0       	ldi	r19, 0x00	; 0
    3130:	28 17       	cp	r18, r24
    3132:	39 07       	cpc	r19, r25
    3134:	6c f7       	brge	.-38     	; 0x3110 <PHY_TaskHandler+0xa8>
        phyRxBuffer[i] = TRX_FRAME_BUFFER(i);

      ind.data = phyRxBuffer;
    3136:	89 ec       	ldi	r24, 0xC9	; 201
    3138:	99 e0       	ldi	r25, 0x09	; 9
    313a:	9a 83       	std	Y+2, r25	; 0x02
    313c:	89 83       	std	Y+1, r24	; 0x01
      ind.size = phyRxSize - 2/*crc*/;
    313e:	80 91 be 09 	lds	r24, 0x09BE
    3142:	82 50       	subi	r24, 0x02	; 2
    3144:	8b 83       	std	Y+3, r24	; 0x03
      ind.lqi  = phyRxBuffer[phyRxSize];
    3146:	e0 91 be 09 	lds	r30, 0x09BE
    314a:	f0 e0       	ldi	r31, 0x00	; 0
    314c:	e7 53       	subi	r30, 0x37	; 55
    314e:	f6 4f       	sbci	r31, 0xF6	; 246
    3150:	80 81       	ld	r24, Z
    3152:	8c 83       	std	Y+4, r24	; 0x04
      ind.rssi = phyRxRssi + PHY_RSSI_BASE_VAL;
    3154:	80 91 bf 09 	lds	r24, 0x09BF
    3158:	8a 55       	subi	r24, 0x5A	; 90
    315a:	8d 83       	std	Y+5, r24	; 0x05
      PHY_DataInd(&ind);
    315c:	ce 01       	movw	r24, r28
    315e:	01 96       	adiw	r24, 0x01	; 1
    3160:	0e 94 5a 13 	call	0x26b4	; 0x26b4 <PHY_DataInd>

      while (TRX_CMD_PLL_ON != TRX_STATUS_REG_s.trxStatus);
    3164:	80 91 41 01 	lds	r24, 0x0141
    3168:	8f 71       	andi	r24, 0x1F	; 31
    316a:	89 30       	cpi	r24, 0x09	; 9
    316c:	d9 f7       	brne	.-10     	; 0x3164 <PHY_TaskHandler+0xfc>
      phyState = PHY_STATE_IDLE;
    316e:	81 e0       	ldi	r24, 0x01	; 1
    3170:	80 93 c1 09 	sts	0x09C1, r24
      phySetRxState();
    3174:	0e 94 fa 16 	call	0x2df4	; 0x2df4 <phySetRxState>
#endif

    default:
      break;
  }
}
    3178:	0f 90       	pop	r0
    317a:	0f 90       	pop	r0
    317c:	0f 90       	pop	r0
    317e:	0f 90       	pop	r0
    3180:	0f 90       	pop	r0
    3182:	df 91       	pop	r29
    3184:	cf 91       	pop	r28
    3186:	1f 91       	pop	r17
    3188:	08 95       	ret

0000318a <SYS_Init>:

/*****************************************************************************
*****************************************************************************/
void SYS_Init(void)
{
  HAL_Init();
    318a:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <HAL_Init>
  SYS_TimerInit();
    318e:	0e 94 2c 19 	call	0x3258	; 0x3258 <SYS_TimerInit>
  PHY_Init();
    3192:	0e 94 3c 17 	call	0x2e78	; 0x2e78 <PHY_Init>
  NWK_Init();
    3196:	0e 94 2e 10 	call	0x205c	; 0x205c <NWK_Init>
}
    319a:	08 95       	ret

0000319c <SYS_TaskHandler>:

/*****************************************************************************
*****************************************************************************/
void SYS_TaskHandler(void)
{
  PHY_TaskHandler();
    319c:	0e 94 34 18 	call	0x3068	; 0x3068 <PHY_TaskHandler>
  NWK_TaskHandler();
    31a0:	0e 94 79 10 	call	0x20f2	; 0x20f2 <NWK_TaskHandler>
  SYS_TimerTaskHandler();
    31a4:	0e 94 88 19 	call	0x3310	; 0x3310 <SYS_TimerTaskHandler>
}
    31a8:	08 95       	ret

000031aa <placeTimer>:
}

/*****************************************************************************
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    31aa:	0f 93       	push	r16
    31ac:	1f 93       	push	r17
    31ae:	cf 93       	push	r28
    31b0:	df 93       	push	r29
    31b2:	fc 01       	movw	r30, r24
  if (timers)
    31b4:	00 91 49 0a 	lds	r16, 0x0A49
    31b8:	10 91 4a 0a 	lds	r17, 0x0A4A
    31bc:	36 81       	ldd	r19, Z+6	; 0x06
    31be:	27 81       	ldd	r18, Z+7	; 0x07
    31c0:	90 85       	ldd	r25, Z+8	; 0x08
    31c2:	81 85       	ldd	r24, Z+9	; 0x09
    31c4:	01 15       	cp	r16, r1
    31c6:	11 05       	cpc	r17, r1
    31c8:	c1 f1       	breq	.+112    	; 0x323a <placeTimer+0x90>
  {
    SYS_Timer_t *prev = NULL;
    uint32_t timeout = timer->interval;
    31ca:	43 2f       	mov	r20, r19
    31cc:	52 2f       	mov	r21, r18
    31ce:	69 2f       	mov	r22, r25
    31d0:	78 2f       	mov	r23, r24
    31d2:	e8 01       	movw	r28, r16
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
  if (timers)
  {
    SYS_Timer_t *prev = NULL;
    31d4:	20 e0       	ldi	r18, 0x00	; 0
    31d6:	30 e0       	ldi	r19, 0x00	; 0
    31d8:	01 c0       	rjmp	.+2      	; 0x31dc <placeTimer+0x32>
    uint32_t timeout = timer->interval;

    for (SYS_Timer_t *t = timers; t; t = t->next)
    31da:	ec 01       	movw	r28, r24
    {
      if (timeout < t->timeout)
    31dc:	8a 81       	ldd	r24, Y+2	; 0x02
    31de:	9b 81       	ldd	r25, Y+3	; 0x03
    31e0:	ac 81       	ldd	r26, Y+4	; 0x04
    31e2:	bd 81       	ldd	r27, Y+5	; 0x05
    31e4:	48 17       	cp	r20, r24
    31e6:	59 07       	cpc	r21, r25
    31e8:	6a 07       	cpc	r22, r26
    31ea:	7b 07       	cpc	r23, r27
    31ec:	48 f4       	brcc	.+18     	; 0x3200 <placeTimer+0x56>
      {
         t->timeout -= timeout;
    31ee:	84 1b       	sub	r24, r20
    31f0:	95 0b       	sbc	r25, r21
    31f2:	a6 0b       	sbc	r26, r22
    31f4:	b7 0b       	sbc	r27, r23
    31f6:	8a 83       	std	Y+2, r24	; 0x02
    31f8:	9b 83       	std	Y+3, r25	; 0x03
    31fa:	ac 83       	std	Y+4, r26	; 0x04
    31fc:	bd 83       	std	Y+5, r27	; 0x05
         break;
    31fe:	09 c0       	rjmp	.+18     	; 0x3212 <placeTimer+0x68>
      }
      else
        timeout -= t->timeout;
    3200:	48 1b       	sub	r20, r24
    3202:	59 0b       	sbc	r21, r25
    3204:	6a 0b       	sbc	r22, r26
    3206:	7b 0b       	sbc	r23, r27
  if (timers)
  {
    SYS_Timer_t *prev = NULL;
    uint32_t timeout = timer->interval;

    for (SYS_Timer_t *t = timers; t; t = t->next)
    3208:	88 81       	ld	r24, Y
    320a:	99 81       	ldd	r25, Y+1	; 0x01
    320c:	9e 01       	movw	r18, r28
    320e:	00 97       	sbiw	r24, 0x00	; 0
    3210:	21 f7       	brne	.-56     	; 0x31da <placeTimer+0x30>
        timeout -= t->timeout;

      prev = t;
    }

    timer->timeout = timeout;
    3212:	42 83       	std	Z+2, r20	; 0x02
    3214:	53 83       	std	Z+3, r21	; 0x03
    3216:	64 83       	std	Z+4, r22	; 0x04
    3218:	75 83       	std	Z+5, r23	; 0x05

    if (prev)
    321a:	21 15       	cp	r18, r1
    321c:	31 05       	cpc	r19, r1
    321e:	51 f0       	breq	.+20     	; 0x3234 <placeTimer+0x8a>
    {
      timer->next = prev->next;
    3220:	d9 01       	movw	r26, r18
    3222:	8d 91       	ld	r24, X+
    3224:	9c 91       	ld	r25, X
    3226:	11 97       	sbiw	r26, 0x01	; 1
    3228:	91 83       	std	Z+1, r25	; 0x01
    322a:	80 83       	st	Z, r24
      prev->next = timer;
    322c:	11 96       	adiw	r26, 0x01	; 1
    322e:	fc 93       	st	X, r31
    3230:	ee 93       	st	-X, r30
    3232:	0d c0       	rjmp	.+26     	; 0x324e <placeTimer+0xa4>
    }
    else
    {
      timer->next = timers;
    3234:	11 83       	std	Z+1, r17	; 0x01
    3236:	00 83       	st	Z, r16
    3238:	06 c0       	rjmp	.+12     	; 0x3246 <placeTimer+0x9c>
      timers = timer;
    }
  }
  else
  {
    timer->next = NULL;
    323a:	11 82       	std	Z+1, r1	; 0x01
    323c:	10 82       	st	Z, r1
    timer->timeout = timer->interval;
    323e:	32 83       	std	Z+2, r19	; 0x02
    3240:	23 83       	std	Z+3, r18	; 0x03
    3242:	94 83       	std	Z+4, r25	; 0x04
    3244:	85 83       	std	Z+5, r24	; 0x05
    timers = timer;
    3246:	f0 93 4a 0a 	sts	0x0A4A, r31
    324a:	e0 93 49 0a 	sts	0x0A49, r30
  }
}
    324e:	df 91       	pop	r29
    3250:	cf 91       	pop	r28
    3252:	1f 91       	pop	r17
    3254:	0f 91       	pop	r16
    3256:	08 95       	ret

00003258 <SYS_TimerInit>:

/*****************************************************************************
*****************************************************************************/
void SYS_TimerInit(void)
{
  timers = NULL;
    3258:	10 92 4a 0a 	sts	0x0A4A, r1
    325c:	10 92 49 0a 	sts	0x0A49, r1
}
    3260:	08 95       	ret

00003262 <SYS_TimerStop>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    3262:	cf 93       	push	r28
    3264:	df 93       	push	r29
    3266:	ec 01       	movw	r28, r24
  SYS_Timer_t *prev = NULL;

  for (SYS_Timer_t *t = timers; t; t = t->next)
    3268:	e0 91 49 0a 	lds	r30, 0x0A49
    326c:	f0 91 4a 0a 	lds	r31, 0x0A4A

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
  SYS_Timer_t *prev = NULL;
    3270:	a0 e0       	ldi	r26, 0x00	; 0
    3272:	b0 e0       	ldi	r27, 0x00	; 0

  for (SYS_Timer_t *t = timers; t; t = t->next)
    3274:	2a c0       	rjmp	.+84     	; 0x32ca <SYS_TimerStop+0x68>
  {
    if (t == timer)
    3276:	ec 17       	cp	r30, r28
    3278:	fd 07       	cpc	r31, r29
    327a:	11 f5       	brne	.+68     	; 0x32c0 <SYS_TimerStop+0x5e>
    327c:	80 81       	ld	r24, Z
    327e:	91 81       	ldd	r25, Z+1	; 0x01
    {
      if (prev)
    3280:	10 97       	sbiw	r26, 0x00	; 0
    3282:	21 f0       	breq	.+8      	; 0x328c <SYS_TimerStop+0x2a>
        prev->next = t->next;
    3284:	11 96       	adiw	r26, 0x01	; 1
    3286:	9c 93       	st	X, r25
    3288:	8e 93       	st	-X, r24
    328a:	04 c0       	rjmp	.+8      	; 0x3294 <SYS_TimerStop+0x32>
      else
        timers = t->next;
    328c:	90 93 4a 0a 	sts	0x0A4A, r25
    3290:	80 93 49 0a 	sts	0x0A49, r24

      if (t->next)
    3294:	01 90       	ld	r0, Z+
    3296:	f0 81       	ld	r31, Z
    3298:	e0 2d       	mov	r30, r0
    329a:	30 97       	sbiw	r30, 0x00	; 0
    329c:	c1 f0       	breq	.+48     	; 0x32ce <SYS_TimerStop+0x6c>
        t->next->timeout += timer->timeout;
    329e:	82 81       	ldd	r24, Z+2	; 0x02
    32a0:	93 81       	ldd	r25, Z+3	; 0x03
    32a2:	a4 81       	ldd	r26, Z+4	; 0x04
    32a4:	b5 81       	ldd	r27, Z+5	; 0x05
    32a6:	4a 81       	ldd	r20, Y+2	; 0x02
    32a8:	5b 81       	ldd	r21, Y+3	; 0x03
    32aa:	6c 81       	ldd	r22, Y+4	; 0x04
    32ac:	7d 81       	ldd	r23, Y+5	; 0x05
    32ae:	84 0f       	add	r24, r20
    32b0:	95 1f       	adc	r25, r21
    32b2:	a6 1f       	adc	r26, r22
    32b4:	b7 1f       	adc	r27, r23
    32b6:	82 83       	std	Z+2, r24	; 0x02
    32b8:	93 83       	std	Z+3, r25	; 0x03
    32ba:	a4 83       	std	Z+4, r26	; 0x04
    32bc:	b5 83       	std	Z+5, r27	; 0x05
    32be:	07 c0       	rjmp	.+14     	; 0x32ce <SYS_TimerStop+0x6c>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
  SYS_Timer_t *prev = NULL;

  for (SYS_Timer_t *t = timers; t; t = t->next)
    32c0:	90 81       	ld	r25, Z
    32c2:	81 81       	ldd	r24, Z+1	; 0x01
    32c4:	df 01       	movw	r26, r30
    32c6:	e9 2f       	mov	r30, r25
    32c8:	f8 2f       	mov	r31, r24
    32ca:	30 97       	sbiw	r30, 0x00	; 0
    32cc:	a1 f6       	brne	.-88     	; 0x3276 <SYS_TimerStop+0x14>

      break;
    }
    prev = t;
  }
}
    32ce:	df 91       	pop	r29
    32d0:	cf 91       	pop	r28
    32d2:	08 95       	ret

000032d4 <SYS_TimerStarted>:

/*****************************************************************************
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    32d4:	e0 91 49 0a 	lds	r30, 0x0A49
    32d8:	f0 91 4a 0a 	lds	r31, 0x0A4A
    32dc:	06 c0       	rjmp	.+12     	; 0x32ea <SYS_TimerStarted+0x16>
    if (t == timer)
    32de:	e8 17       	cp	r30, r24
    32e0:	f9 07       	cpc	r31, r25
    32e2:	39 f0       	breq	.+14     	; 0x32f2 <SYS_TimerStarted+0x1e>

/*****************************************************************************
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    32e4:	01 90       	ld	r0, Z+
    32e6:	f0 81       	ld	r31, Z
    32e8:	e0 2d       	mov	r30, r0
    32ea:	30 97       	sbiw	r30, 0x00	; 0
    32ec:	c1 f7       	brne	.-16     	; 0x32de <SYS_TimerStarted+0xa>
    if (t == timer)
      return true;
  return false;
    32ee:	80 e0       	ldi	r24, 0x00	; 0
    32f0:	08 95       	ret
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    if (t == timer)
      return true;
    32f2:	81 e0       	ldi	r24, 0x01	; 1
  return false;
}
    32f4:	08 95       	ret

000032f6 <SYS_TimerStart>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    32f6:	cf 93       	push	r28
    32f8:	df 93       	push	r29
    32fa:	ec 01       	movw	r28, r24
  if (!SYS_TimerStarted(timer))
    32fc:	0e 94 6a 19 	call	0x32d4	; 0x32d4 <SYS_TimerStarted>
    3300:	88 23       	and	r24, r24
    3302:	19 f4       	brne	.+6      	; 0x330a <SYS_TimerStart+0x14>
    placeTimer(timer);
    3304:	ce 01       	movw	r24, r28
    3306:	0e 94 d5 18 	call	0x31aa	; 0x31aa <placeTimer>
}
    330a:	df 91       	pop	r29
    330c:	cf 91       	pop	r28
    330e:	08 95       	ret

00003310 <SYS_TimerTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    3310:	cf 92       	push	r12
    3312:	df 92       	push	r13
    3314:	ef 92       	push	r14
    3316:	ff 92       	push	r15
    3318:	cf 93       	push	r28
    331a:	df 93       	push	r29
  uint32_t elapsed;
  uint8_t cnt;

  if (0 == halTimerIrqCount)
    331c:	80 91 a4 0c 	lds	r24, 0x0CA4
    3320:	88 23       	and	r24, r24
    3322:	09 f4       	brne	.+2      	; 0x3326 <SYS_TimerTaskHandler+0x16>
    3324:	3e c0       	rjmp	.+124    	; 0x33a2 <SYS_TimerTaskHandler+0x92>
    return;

  ATOMIC_SECTION_ENTER
    3326:	8f b7       	in	r24, 0x3f	; 63
    3328:	f8 94       	cli
    cnt = halTimerIrqCount;
    332a:	60 91 a4 0c 	lds	r22, 0x0CA4
    halTimerIrqCount = 0;
    332e:	10 92 a4 0c 	sts	0x0CA4, r1
  ATOMIC_SECTION_LEAVE
    3332:	8f bf       	out	0x3f, r24	; 63

  elapsed = cnt * HAL_TIMER_INTERVAL;
    3334:	70 e0       	ldi	r23, 0x00	; 0
    3336:	80 e0       	ldi	r24, 0x00	; 0
    3338:	90 e0       	ldi	r25, 0x00	; 0
    333a:	2a e0       	ldi	r18, 0x0A	; 10
    333c:	30 e0       	ldi	r19, 0x00	; 0
    333e:	40 e0       	ldi	r20, 0x00	; 0
    3340:	50 e0       	ldi	r21, 0x00	; 0
    3342:	0e 94 8c 1c 	call	0x3918	; 0x3918 <__mulsi3>
    3346:	6b 01       	movw	r12, r22
    3348:	7c 01       	movw	r14, r24

  while (timers && (timers->timeout <= elapsed))
    334a:	14 c0       	rjmp	.+40     	; 0x3374 <SYS_TimerTaskHandler+0x64>
  {
    SYS_Timer_t *timer = timers;

    elapsed -= timers->timeout;
    334c:	c8 1a       	sub	r12, r24
    334e:	d9 0a       	sbc	r13, r25
    3350:	ea 0a       	sbc	r14, r26
    3352:	fb 0a       	sbc	r15, r27
    timers = timers->next;
    3354:	88 81       	ld	r24, Y
    3356:	99 81       	ldd	r25, Y+1	; 0x01
    3358:	90 93 4a 0a 	sts	0x0A4A, r25
    335c:	80 93 49 0a 	sts	0x0A49, r24
    if (SYS_TIMER_PERIODIC_MODE == timer->mode)
    3360:	8a 85       	ldd	r24, Y+10	; 0x0a
    3362:	81 30       	cpi	r24, 0x01	; 1
    3364:	19 f4       	brne	.+6      	; 0x336c <SYS_TimerTaskHandler+0x5c>
      placeTimer(timer);
    3366:	ce 01       	movw	r24, r28
    3368:	0e 94 d5 18 	call	0x31aa	; 0x31aa <placeTimer>
    timer->handler(timer);
    336c:	eb 85       	ldd	r30, Y+11	; 0x0b
    336e:	fc 85       	ldd	r31, Y+12	; 0x0c
    3370:	ce 01       	movw	r24, r28
    3372:	09 95       	icall
    halTimerIrqCount = 0;
  ATOMIC_SECTION_LEAVE

  elapsed = cnt * HAL_TIMER_INTERVAL;

  while (timers && (timers->timeout <= elapsed))
    3374:	c0 91 49 0a 	lds	r28, 0x0A49
    3378:	d0 91 4a 0a 	lds	r29, 0x0A4A
    337c:	20 97       	sbiw	r28, 0x00	; 0
    337e:	89 f0       	breq	.+34     	; 0x33a2 <SYS_TimerTaskHandler+0x92>
    3380:	8a 81       	ldd	r24, Y+2	; 0x02
    3382:	9b 81       	ldd	r25, Y+3	; 0x03
    3384:	ac 81       	ldd	r26, Y+4	; 0x04
    3386:	bd 81       	ldd	r27, Y+5	; 0x05
    3388:	c8 16       	cp	r12, r24
    338a:	d9 06       	cpc	r13, r25
    338c:	ea 06       	cpc	r14, r26
    338e:	fb 06       	cpc	r15, r27
    3390:	e8 f6       	brcc	.-70     	; 0x334c <SYS_TimerTaskHandler+0x3c>
      placeTimer(timer);
    timer->handler(timer);
  }

  if (timers)
    timers->timeout -= elapsed;
    3392:	8c 19       	sub	r24, r12
    3394:	9d 09       	sbc	r25, r13
    3396:	ae 09       	sbc	r26, r14
    3398:	bf 09       	sbc	r27, r15
    339a:	8a 83       	std	Y+2, r24	; 0x02
    339c:	9b 83       	std	Y+3, r25	; 0x03
    339e:	ac 83       	std	Y+4, r26	; 0x04
    33a0:	bd 83       	std	Y+5, r27	; 0x05
}
    33a2:	df 91       	pop	r29
    33a4:	cf 91       	pop	r28
    33a6:	ff 90       	pop	r15
    33a8:	ef 90       	pop	r14
    33aa:	df 90       	pop	r13
    33ac:	cf 90       	pop	r12
    33ae:	08 95       	ret

000033b0 <appNetworkStatusTimerHandler>:
#include "halGpio.h"

#if APP_ADDR < 0x4003
HAL_GPIO_PIN(LED0, B, 4);
#else
HAL_GPIO_PIN(LED0, D, 6);
    33b0:	8b b1       	in	r24, 0x0b	; 11
    33b2:	90 e4       	ldi	r25, 0x40	; 64
    33b4:	89 27       	eor	r24, r25
    33b6:	8b b9       	out	0x0b, r24	; 11
*****************************************************************************/
static void appNetworkStatusTimerHandler(SYS_Timer_t *timer)
{
	ledToggle(LED_NETWORK);
	(void)timer;
}
    33b8:	08 95       	ret

000033ba <appDataInd>:
}

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
{
    33ba:	df 92       	push	r13
    33bc:	ef 92       	push	r14
    33be:	ff 92       	push	r15
    33c0:	0f 93       	push	r16
    33c2:	1f 93       	push	r17
    33c4:	cf 93       	push	r28
    33c6:	df 93       	push	r29
    33c8:	fc 01       	movw	r30, r24
	AppMessage_t *msg = (AppMessage_t *)ind->data;
    33ca:	a5 81       	ldd	r26, Z+5	; 0x05
    33cc:	b6 81       	ldd	r27, Z+6	; 0x06
    33ce:	8b b1       	in	r24, 0x0b	; 11
    33d0:	90 e4       	ldi	r25, 0x40	; 64
    33d2:	89 27       	eor	r24, r25
    33d4:	8b b9       	out	0x0b, r24	; 11

	ledToggle(LED_DATA);

	msg->lqi = ind->lqi;
    33d6:	80 85       	ldd	r24, Z+8	; 0x08
    33d8:	59 96       	adiw	r26, 0x19	; 25
    33da:	8c 93       	st	X, r24
    33dc:	59 97       	sbiw	r26, 0x19	; 25
	msg->rssi = ind->rssi;
    33de:	81 85       	ldd	r24, Z+9	; 0x09
    33e0:	5a 96       	adiw	r26, 0x1a	; 26
    33e2:	8c 93       	st	X, r24

	appSendMessage(ind->data, ind->size);
    33e4:	e5 80       	ldd	r14, Z+5	; 0x05
    33e6:	c6 81       	ldd	r28, Z+6	; 0x06
    33e8:	d7 80       	ldd	r13, Z+7	; 0x07
*****************************************************************************/
static void appSendMessage(uint8_t *data, uint8_t size)
{
	uint8_t cs = 0;

	HAL_UartWriteByte(0x10);
    33ea:	80 e1       	ldi	r24, 0x10	; 16
    33ec:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	HAL_UartWriteByte(0x02);
    33f0:	82 e0       	ldi	r24, 0x02	; 2
    33f2:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
    33f6:	0e 2d       	mov	r16, r14
    33f8:	1c 2f       	mov	r17, r28

/*****************************************************************************
*****************************************************************************/
static void appSendMessage(uint8_t *data, uint8_t size)
{
	uint8_t cs = 0;
    33fa:	ff 24       	eor	r15, r15
    33fc:	0f c0       	rjmp	.+30     	; 0x341c <appDataInd+0x62>
	HAL_UartWriteByte(cs);
}

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
    33fe:	e8 01       	movw	r28, r16
	HAL_UartWriteByte(0x10);
	HAL_UartWriteByte(0x02);

	for (uint8_t i = 0; i < size; i++)
	{
		if (data[i] == 0x10)
    3400:	88 81       	ld	r24, Y
    3402:	80 31       	cpi	r24, 0x10	; 16
    3404:	21 f4       	brne	.+8      	; 0x340e <appDataInd+0x54>
		{
			HAL_UartWriteByte(0x10);
    3406:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
			cs += 0x10;
    340a:	80 e1       	ldi	r24, 0x10	; 16
    340c:	f8 0e       	add	r15, r24
		}
		HAL_UartWriteByte(data[i]);
    340e:	f8 01       	movw	r30, r16
    3410:	81 91       	ld	r24, Z+
    3412:	8f 01       	movw	r16, r30
    3414:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
		cs += data[i];
    3418:	88 81       	ld	r24, Y
    341a:	f8 0e       	add	r15, r24
	uint8_t cs = 0;

	HAL_UartWriteByte(0x10);
	HAL_UartWriteByte(0x02);

	for (uint8_t i = 0; i < size; i++)
    341c:	80 2f       	mov	r24, r16
    341e:	8e 19       	sub	r24, r14
    3420:	8d 15       	cp	r24, r13
    3422:	68 f3       	brcs	.-38     	; 0x33fe <appDataInd+0x44>
		}
		HAL_UartWriteByte(data[i]);
		cs += data[i];
	}

	HAL_UartWriteByte(0x10);
    3424:	80 e1       	ldi	r24, 0x10	; 16
    3426:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	HAL_UartWriteByte(0x03);
    342a:	83 e0       	ldi	r24, 0x03	; 3
    342c:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	cs += 0x10 + 0x02 + 0x10 + 0x03;

	HAL_UartWriteByte(cs);
    3430:	8f 2d       	mov	r24, r15
    3432:	8b 5d       	subi	r24, 0xDB	; 219
    3434:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	msg->lqi = ind->lqi;
	msg->rssi = ind->rssi;

	appSendMessage(ind->data, ind->size);
	return true;
}
    3438:	81 e0       	ldi	r24, 0x01	; 1
    343a:	df 91       	pop	r29
    343c:	cf 91       	pop	r28
    343e:	1f 91       	pop	r17
    3440:	0f 91       	pop	r16
    3442:	ff 90       	pop	r15
    3444:	ef 90       	pop	r14
    3446:	df 90       	pop	r13
    3448:	08 95       	ret

0000344a <appDataSendingTimerHandler>:

/*****************************************************************************
*****************************************************************************/
static void appDataSendingTimerHandler(SYS_Timer_t *timer)
{
	if (APP_STATE_WAIT_SEND_TIMER == appState)
    344a:	80 91 4b 0a 	lds	r24, 0x0A4B
    344e:	84 30       	cpi	r24, 0x04	; 4
    3450:	21 f4       	brne	.+8      	; 0x345a <appDataSendingTimerHandler+0x10>
	appState = APP_STATE_SEND;
    3452:	81 e0       	ldi	r24, 0x01	; 1
    3454:	80 93 4b 0a 	sts	0x0A4B, r24
    3458:	08 95       	ret
	else
	SYS_TimerStart(&appDataSendingTimer);
    345a:	8c e4       	ldi	r24, 0x4C	; 76
    345c:	9a e0       	ldi	r25, 0x0A	; 10
    345e:	0e 94 7b 19 	call	0x32f6	; 0x32f6 <SYS_TimerStart>
    3462:	08 95       	ret

00003464 <appDataConf>:

/*****************************************************************************
*****************************************************************************/
#if APP_ROUTER || APP_ENDDEVICE
static void appDataConf(NWK_DataReq_t *req)
{
    3464:	cf 93       	push	r28
    3466:	df 93       	push	r29
    3468:	ec 01       	movw	r28, r24
    346a:	5e 98       	cbi	0x0b, 6	; 11
	ledOff(LED_DATA);

	switch (req->status)
    346c:	8f 85       	ldd	r24, Y+15	; 0x0f
    346e:	82 30       	cpi	r24, 0x02	; 2
    3470:	a1 f0       	breq	.+40     	; 0x349a <appDataConf+0x36>
    3472:	83 30       	cpi	r24, 0x03	; 3
    3474:	28 f4       	brcc	.+10     	; 0x3480 <appDataConf+0x1c>
    3476:	88 23       	and	r24, r24
    3478:	51 f0       	breq	.+20     	; 0x348e <appDataConf+0x2a>
    347a:	81 30       	cpi	r24, 0x01	; 1
    347c:	d1 f4       	brne	.+52     	; 0x34b2 <appDataConf+0x4e>
    347e:	0a c0       	rjmp	.+20     	; 0x3494 <appDataConf+0x30>
    3480:	80 32       	cpi	r24, 0x20	; 32
    3482:	89 f0       	breq	.+34     	; 0x34a6 <appDataConf+0x42>
    3484:	81 32       	cpi	r24, 0x21	; 33
    3486:	91 f0       	breq	.+36     	; 0x34ac <appDataConf+0x48>
    3488:	80 31       	cpi	r24, 0x10	; 16
    348a:	99 f4       	brne	.+38     	; 0x34b2 <appDataConf+0x4e>
    348c:	09 c0       	rjmp	.+18     	; 0x34a0 <appDataConf+0x3c>
	{
		case NWK_SUCCESS_STATUS:
		HAL_UartPrint("NWK_SUCCESS\r\n");
    348e:	82 e4       	ldi	r24, 0x42	; 66
    3490:	92 e0       	ldi	r25, 0x02	; 2
    3492:	11 c0       	rjmp	.+34     	; 0x34b6 <appDataConf+0x52>
		break;
		
		case NWK_ERROR_STATUS:
		HAL_UartPrint("NWK_ERROR\r\n");
    3494:	80 e5       	ldi	r24, 0x50	; 80
    3496:	92 e0       	ldi	r25, 0x02	; 2
    3498:	0e c0       	rjmp	.+28     	; 0x34b6 <appDataConf+0x52>
		break;
		
		case NWK_OUT_OF_MEMORY_STATUS:
		HAL_UartPrint("NWK_OUT_OF_MEMORY\r\n");
    349a:	8c e5       	ldi	r24, 0x5C	; 92
    349c:	92 e0       	ldi	r25, 0x02	; 2
    349e:	0b c0       	rjmp	.+22     	; 0x34b6 <appDataConf+0x52>
		break;
		
		case NWK_NO_ACK_STATUS:
		HAL_UartPrint("NWK_NO_ACK\r\n");
    34a0:	80 e7       	ldi	r24, 0x70	; 112
    34a2:	92 e0       	ldi	r25, 0x02	; 2
    34a4:	08 c0       	rjmp	.+16     	; 0x34b6 <appDataConf+0x52>
		break;
		
		case NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS:
		HAL_UartPrint("PHY_CHANNEL_ACCESS_FAILURE\r\n");
    34a6:	8d e7       	ldi	r24, 0x7D	; 125
    34a8:	92 e0       	ldi	r25, 0x02	; 2
    34aa:	05 c0       	rjmp	.+10     	; 0x34b6 <appDataConf+0x52>
		break;
		
		case NWK_PHY_NO_ACK_STATUS:
		HAL_UartPrint("PHY_NO_ACK_STATUS\r\n");
    34ac:	8a e9       	ldi	r24, 0x9A	; 154
    34ae:	92 e0       	ldi	r25, 0x02	; 2
    34b0:	02 c0       	rjmp	.+4      	; 0x34b6 <appDataConf+0x52>
		break;
		
		default:
		HAL_UartPrint("NOT SPECTED\r\n");
    34b2:	8e ea       	ldi	r24, 0xAE	; 174
    34b4:	92 e0       	ldi	r25, 0x02	; 2
    34b6:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
		break;
	}

	if (NWK_SUCCESS_STATUS == req->status)
    34ba:	8f 85       	ldd	r24, Y+15	; 0x0f
    34bc:	20 91 8a 0a 	lds	r18, 0x0A8A
    34c0:	88 23       	and	r24, r24
    34c2:	59 f4       	brne	.+22     	; 0x34da <appDataConf+0x76>
	{
		if (!appNetworkStatus)
    34c4:	22 23       	and	r18, r18
    34c6:	29 f5       	brne	.+74     	; 0x3512 <appDataConf+0xae>
    34c8:	5e 9a       	sbi	0x0b, 6	; 11
		{
			ledOn(LED_NETWORK);
			SYS_TimerStop(&appNetworkStatusTimer);
    34ca:	8b e8       	ldi	r24, 0x8B	; 139
    34cc:	9a e0       	ldi	r25, 0x0A	; 10
    34ce:	0e 94 31 19 	call	0x3262	; 0x3262 <SYS_TimerStop>
			appNetworkStatus = true;
    34d2:	81 e0       	ldi	r24, 0x01	; 1
    34d4:	80 93 8a 0a 	sts	0x0A8A, r24
    34d8:	1c c0       	rjmp	.+56     	; 0x3512 <appDataConf+0xae>
		}
	}
	else
	{
		msg.sensors.light++;
    34da:	80 91 7e 0a 	lds	r24, 0x0A7E
    34de:	90 91 7f 0a 	lds	r25, 0x0A7F
    34e2:	a0 91 80 0a 	lds	r26, 0x0A80
    34e6:	b0 91 81 0a 	lds	r27, 0x0A81
    34ea:	01 96       	adiw	r24, 0x01	; 1
    34ec:	a1 1d       	adc	r26, r1
    34ee:	b1 1d       	adc	r27, r1
    34f0:	80 93 7e 0a 	sts	0x0A7E, r24
    34f4:	90 93 7f 0a 	sts	0x0A7F, r25
    34f8:	a0 93 80 0a 	sts	0x0A80, r26
    34fc:	b0 93 81 0a 	sts	0x0A81, r27

		if (appNetworkStatus)
    3500:	22 23       	and	r18, r18
    3502:	39 f0       	breq	.+14     	; 0x3512 <appDataConf+0xae>
    3504:	5e 98       	cbi	0x0b, 6	; 11
		{
			ledOff(LED_NETWORK);
			SYS_TimerStart(&appNetworkStatusTimer);
    3506:	8b e8       	ldi	r24, 0x8B	; 139
    3508:	9a e0       	ldi	r25, 0x0A	; 10
    350a:	0e 94 7b 19 	call	0x32f6	; 0x32f6 <SYS_TimerStart>
			appNetworkStatus = false;
    350e:	10 92 8a 0a 	sts	0x0A8A, r1
		}
	}

	appState = APP_STATE_SENDING_DONE;
    3512:	83 e0       	ldi	r24, 0x03	; 3
    3514:	80 93 4b 0a 	sts	0x0A4B, r24
}
    3518:	df 91       	pop	r29
    351a:	cf 91       	pop	r28
    351c:	08 95       	ret

0000351e <HAL_UartBytesReceived>:
static SYS_Timer_t appDataSendingTimer;

/*****************************************************************************
*****************************************************************************/
void HAL_UartBytesReceived(uint16_t bytes)
{
    351e:	0f 93       	push	r16
    3520:	1f 93       	push	r17
    3522:	cf 93       	push	r28
    3524:	df 93       	push	r29
    3526:	8c 01       	movw	r16, r24
	for (uint16_t i = 0; i < bytes; i++)
    3528:	c0 e0       	ldi	r28, 0x00	; 0
    352a:	d0 e0       	ldi	r29, 0x00	; 0
    352c:	05 c0       	rjmp	.+10     	; 0x3538 <HAL_UartBytesReceived+0x1a>
	{
		HAL_UartWriteByte(HAL_UartReadByte());
    352e:	0e 94 45 0f 	call	0x1e8a	; 0x1e8a <HAL_UartReadByte>
    3532:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>

/*****************************************************************************
*****************************************************************************/
void HAL_UartBytesReceived(uint16_t bytes)
{
	for (uint16_t i = 0; i < bytes; i++)
    3536:	21 96       	adiw	r28, 0x01	; 1
    3538:	c0 17       	cp	r28, r16
    353a:	d1 07       	cpc	r29, r17
    353c:	c1 f7       	brne	.-16     	; 0x352e <HAL_UartBytesReceived+0x10>
    353e:	8b b1       	in	r24, 0x0b	; 11
    3540:	90 e4       	ldi	r25, 0x40	; 64
    3542:	89 27       	eor	r24, r25
    3544:	8b b9       	out	0x0b, r24	; 11
	{
		HAL_UartWriteByte(HAL_UartReadByte());
	}
	ledToggle(2);
}
    3546:	df 91       	pop	r29
    3548:	cf 91       	pop	r28
    354a:	1f 91       	pop	r17
    354c:	0f 91       	pop	r16
    354e:	08 95       	ret

00003550 <PHY_RandomConf>:
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
void PHY_RandomConf(uint16_t rnd)
{
	srand(rnd);
    3550:	0e 94 72 1d 	call	0x3ae4	; 0x3ae4 <srand>
}
    3554:	08 95       	ret

00003556 <main>:

/*****************************************************************************
*****************************************************************************/
int main(void)
{
	SYS_Init();
    3556:	0e 94 c5 18 	call	0x318a	; 0x318a <SYS_Init>
	
	HAL_UartInit(38400);
    355a:	60 e0       	ldi	r22, 0x00	; 0
    355c:	76 e9       	ldi	r23, 0x96	; 150
    355e:	80 e0       	ldi	r24, 0x00	; 0
    3560:	90 e0       	ldi	r25, 0x00	; 0
    3562:	0e 94 90 0e 	call	0x1d20	; 0x1d20 <HAL_UartInit>
	
	RTC_Init();
    3566:	0e 94 56 0a 	call	0x14ac	; 0x14ac <RTC_Init>
	currentTime.hour = 11;
    356a:	8b e0       	ldi	r24, 0x0B	; 11
    356c:	80 93 ba 1c 	sts	0x1CBA, r24
	currentTime.minute = 11;
    3570:	80 93 bb 1c 	sts	0x1CBB, r24
	currentTime.second = 00;
    3574:	10 92 bc 1c 	sts	0x1CBC, r1
	
	EEPROM_Init();
    3578:	0e 94 fe 09 	call	0x13fc	; 0x13fc <EEPROM_Init>
	
	RTC_ValidateTime(&currentTime);
    357c:	8a eb       	ldi	r24, 0xBA	; 186
    357e:	9c e1       	ldi	r25, 0x1C	; 28
    3580:	0e 94 7a 0a 	call	0x14f4	; 0x14f4 <RTC_ValidateTime>
	
	if(DS2401_Init())
    3584:	0e 94 61 09 	call	0x12c2	; 0x12c2 <DS2401_Init>
    3588:	88 23       	and	r24, r24
    358a:	e9 f0       	breq	.+58     	; 0x35c6 <main+0x70>
	{
		HAL_UartPrint("SERIAL NUMBER: ");
    358c:	8c eb       	ldi	r24, 0xBC	; 188
    358e:	92 e0       	ldi	r25, 0x02	; 2
    3590:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
    3594:	08 e9       	ldi	r16, 0x98	; 152
    3596:	1c e0       	ldi	r17, 0x0C	; 12
		for(int i = 0; i < SERIAL_NUMBER_SIZE - 1; i++)
    3598:	c0 e0       	ldi	r28, 0x00	; 0
    359a:	d0 e0       	ldi	r29, 0x00	; 0
		{
			numWriteHEX(serialNumber[i]);
    359c:	f8 01       	movw	r30, r16
    359e:	81 91       	ld	r24, Z+
    35a0:	8f 01       	movw	r16, r30
    35a2:	90 e0       	ldi	r25, 0x00	; 0
    35a4:	0e 94 aa 0b 	call	0x1754	; 0x1754 <numWriteHEX>
			HAL_UartWriteByte('-');
    35a8:	8d e2       	ldi	r24, 0x2D	; 45
    35aa:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	RTC_ValidateTime(&currentTime);
	
	if(DS2401_Init())
	{
		HAL_UartPrint("SERIAL NUMBER: ");
		for(int i = 0; i < SERIAL_NUMBER_SIZE - 1; i++)
    35ae:	21 96       	adiw	r28, 0x01	; 1
    35b0:	c5 30       	cpi	r28, 0x05	; 5
    35b2:	d1 05       	cpc	r29, r1
    35b4:	99 f7       	brne	.-26     	; 0x359c <main+0x46>
		{
			numWriteHEX(serialNumber[i]);
			HAL_UartWriteByte('-');
		}	
		numWriteHEX(serialNumber[SERIAL_NUMBER_SIZE - 1]);		
    35b6:	80 91 9d 0c 	lds	r24, 0x0C9D
    35ba:	90 e0       	ldi	r25, 0x00	; 0
    35bc:	0e 94 aa 0b 	call	0x1754	; 0x1754 <numWriteHEX>
		HAL_UartPrint("\r\n\r\n");
    35c0:	8c ec       	ldi	r24, 0xCC	; 204
    35c2:	92 e0       	ldi	r25, 0x02	; 2
    35c4:	02 c0       	rjmp	.+4      	; 0x35ca <main+0x74>
	}else
	{
		HAL_UartPrint("SERIAL NUMBER: NOT DETECTED!\r\n");
    35c6:	81 ed       	ldi	r24, 0xD1	; 209
    35c8:	92 e0       	ldi	r25, 0x02	; 2
    35ca:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
*****************************************************************************/
static void appInit(void)
{
	msg.messageType          = 1;
	msg.nodeType             = APP_NODE_TYPE;
	msg.extAddr              = APP_ADDR;
    35ce:	0b e5       	ldi	r16, 0x5B	; 91
    35d0:	1a e0       	ldi	r17, 0x0A	; 10

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    35d2:	25 e2       	ldi	r18, 0x25	; 37
    35d4:	e2 2e       	mov	r14, r18
    35d6:	2a e1       	ldi	r18, 0x1A	; 26
    35d8:	f2 2e       	mov	r15, r18

	#if APP_ROUTER || APP_ENDDEVICE
	appNetworkStatus = false;
	appNetworkStatusTimer.interval = 500;
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    35da:	38 ed       	ldi	r19, 0xD8	; 216
    35dc:	c3 2e       	mov	r12, r19
    35de:	39 e1       	ldi	r19, 0x19	; 25
    35e0:	d3 2e       	mov	r13, r19
	#else
	nwkDataReq.dstAddr = 0;
	nwkDataReq.dstEndpoint = APP_ENDPOINT;
	nwkDataReq.srcEndpoint = APP_ENDPOINT;
	nwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
	nwkDataReq.data = (uint8_t *)&msg;
    35e2:	4e ef       	ldi	r20, 0xFE	; 254
    35e4:	a4 2e       	mov	r10, r20
    35e6:	4f ef       	ldi	r20, 0xFF	; 255
    35e8:	b4 2e       	mov	r11, r20
    35ea:	a0 0e       	add	r10, r16
    35ec:	b1 1e       	adc	r11, r17
	nwkDataReq.size = sizeof(msg);
	nwkDataReq.confirm = appDataConf;
    35ee:	52 e3       	ldi	r21, 0x32	; 50
    35f0:	85 2e       	mov	r8, r21
    35f2:	5a e1       	ldi	r21, 0x1A	; 26
    35f4:	95 2e       	mov	r9, r21
	OTA_ClientInit();
	#endif

	while (1)
	{
		SYS_TaskHandler();
    35f6:	0e 94 ce 18 	call	0x319c	; 0x319c <SYS_TaskHandler>
		HAL_UartTaskHandler();
    35fa:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <HAL_UartTaskHandler>

/*****************************************************************************
*****************************************************************************/
static void APP_TaskHandler(void)
{
	switch (appState)
    35fe:	c0 91 4b 0a 	lds	r28, 0x0A4B
    3602:	c3 30       	cpi	r28, 0x03	; 3
    3604:	09 f4       	brne	.+2      	; 0x3608 <main+0xb2>
    3606:	5f c1       	rjmp	.+702    	; 0x38c6 <main+0x370>
    3608:	c4 30       	cpi	r28, 0x04	; 4
    360a:	30 f4       	brcc	.+12     	; 0x3618 <main+0xc2>
    360c:	cc 23       	and	r28, r28
    360e:	71 f0       	breq	.+28     	; 0x362c <main+0xd6>
    3610:	c1 30       	cpi	r28, 0x01	; 1
    3612:	09 f0       	breq	.+2      	; 0x3616 <main+0xc0>
    3614:	7e c1       	rjmp	.+764    	; 0x3912 <main+0x3bc>
    3616:	be c0       	rjmp	.+380    	; 0x3794 <main+0x23e>
    3618:	c6 30       	cpi	r28, 0x06	; 6
    361a:	09 f4       	brne	.+2      	; 0x361e <main+0xc8>
    361c:	62 c1       	rjmp	.+708    	; 0x38e2 <main+0x38c>
    361e:	c7 30       	cpi	r28, 0x07	; 7
    3620:	09 f4       	brne	.+2      	; 0x3624 <main+0xce>
    3622:	6c c1       	rjmp	.+728    	; 0x38fc <main+0x3a6>
    3624:	c5 30       	cpi	r28, 0x05	; 5
    3626:	09 f0       	breq	.+2      	; 0x362a <main+0xd4>
    3628:	74 c1       	rjmp	.+744    	; 0x3912 <main+0x3bc>
    362a:	53 c1       	rjmp	.+678    	; 0x38d2 <main+0x37c>

/*****************************************************************************
*****************************************************************************/
static void appInit(void)
{
	msg.messageType          = 1;
    362c:	21 e0       	ldi	r18, 0x01	; 1
    362e:	20 93 59 0a 	sts	0x0A59, r18
	msg.nodeType             = APP_NODE_TYPE;
    3632:	20 93 5a 0a 	sts	0x0A5A, r18
	msg.extAddr              = APP_ADDR;
    3636:	83 e0       	ldi	r24, 0x03	; 3
    3638:	80 93 5b 0a 	sts	0x0A5B, r24
    363c:	80 e4       	ldi	r24, 0x40	; 64
    363e:	f8 01       	movw	r30, r16
    3640:	81 83       	std	Z+1, r24	; 0x01
    3642:	12 82       	std	Z+2, r1	; 0x02
    3644:	13 82       	std	Z+3, r1	; 0x03
    3646:	14 82       	std	Z+4, r1	; 0x04
    3648:	15 82       	std	Z+5, r1	; 0x05
    364a:	16 82       	std	Z+6, r1	; 0x06
    364c:	17 82       	std	Z+7, r1	; 0x07
	msg.shortAddr            = APP_ADDR;
    364e:	83 e0       	ldi	r24, 0x03	; 3
    3650:	90 e4       	ldi	r25, 0x40	; 64
    3652:	90 93 64 0a 	sts	0x0A64, r25
    3656:	80 93 63 0a 	sts	0x0A63, r24
	msg.softVersion          = 0x01010100;
    365a:	80 e0       	ldi	r24, 0x00	; 0
    365c:	91 e0       	ldi	r25, 0x01	; 1
    365e:	a1 e0       	ldi	r26, 0x01	; 1
    3660:	b1 e0       	ldi	r27, 0x01	; 1
    3662:	80 93 65 0a 	sts	0x0A65, r24
    3666:	90 93 66 0a 	sts	0x0A66, r25
    366a:	a0 93 67 0a 	sts	0x0A67, r26
    366e:	b0 93 68 0a 	sts	0x0A68, r27
	msg.channelMask          = (1L << APP_CHANNEL);
    3672:	80 e0       	ldi	r24, 0x00	; 0
    3674:	90 e8       	ldi	r25, 0x80	; 128
    3676:	a0 e0       	ldi	r26, 0x00	; 0
    3678:	b0 e0       	ldi	r27, 0x00	; 0
    367a:	80 93 69 0a 	sts	0x0A69, r24
    367e:	90 93 6a 0a 	sts	0x0A6A, r25
    3682:	a0 93 6b 0a 	sts	0x0A6B, r26
    3686:	b0 93 6c 0a 	sts	0x0A6C, r27
	msg.panId                = APP_PANID;
    368a:	84 e3       	ldi	r24, 0x34	; 52
    368c:	92 e1       	ldi	r25, 0x12	; 18
    368e:	90 93 6e 0a 	sts	0x0A6E, r25
    3692:	80 93 6d 0a 	sts	0x0A6D, r24
	msg.workingChannel       = APP_CHANNEL;
    3696:	8f e0       	ldi	r24, 0x0F	; 15
    3698:	80 93 6f 0a 	sts	0x0A6F, r24
	msg.parentShortAddr      = 0;
    369c:	10 92 71 0a 	sts	0x0A71, r1
    36a0:	10 92 70 0a 	sts	0x0A70, r1
	msg.lqi                  = 0;
    36a4:	10 92 72 0a 	sts	0x0A72, r1
	msg.rssi                 = 0;
    36a8:	10 92 73 0a 	sts	0x0A73, r1

	msg.sensors.type        = 1;
    36ac:	20 93 74 0a 	sts	0x0A74, r18
	msg.sensors.size        = sizeof(int32_t) * 3;
    36b0:	8c e0       	ldi	r24, 0x0C	; 12
    36b2:	80 93 75 0a 	sts	0x0A75, r24
	msg.sensors.battery     = 0;
    36b6:	10 92 76 0a 	sts	0x0A76, r1
    36ba:	10 92 77 0a 	sts	0x0A77, r1
    36be:	10 92 78 0a 	sts	0x0A78, r1
    36c2:	10 92 79 0a 	sts	0x0A79, r1
	msg.sensors.temperature = 0;
    36c6:	10 92 7a 0a 	sts	0x0A7A, r1
    36ca:	10 92 7b 0a 	sts	0x0A7B, r1
    36ce:	10 92 7c 0a 	sts	0x0A7C, r1
    36d2:	10 92 7d 0a 	sts	0x0A7D, r1
	msg.sensors.light       = 0;
    36d6:	10 92 7e 0a 	sts	0x0A7E, r1
    36da:	10 92 7f 0a 	sts	0x0A7F, r1
    36de:	10 92 80 0a 	sts	0x0A80, r1
    36e2:	10 92 81 0a 	sts	0x0A81, r1

	msg.caption.type         = 32;
    36e6:	80 e2       	ldi	r24, 0x20	; 32
    36e8:	80 93 82 0a 	sts	0x0A82, r24
	msg.caption.size         = APP_CAPTION_SIZE;
    36ec:	86 e0       	ldi	r24, 0x06	; 6
    36ee:	80 93 83 0a 	sts	0x0A83, r24
	memcpy(msg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    36f2:	e4 e8       	ldi	r30, 0x84	; 132
    36f4:	fa e0       	ldi	r31, 0x0A	; 10
    36f6:	a0 ef       	ldi	r26, 0xF0	; 240
    36f8:	b2 e0       	ldi	r27, 0x02	; 2
    36fa:	0d 90       	ld	r0, X+
    36fc:	01 92       	st	Z+, r0
    36fe:	81 50       	subi	r24, 0x01	; 1
    3700:	e1 f7       	brne	.-8      	; 0x36fa <main+0x1a4>
    3702:	56 9a       	sbi	0x0a, 6	; 10
    3704:	5e 9a       	sbi	0x0b, 6	; 11
	#endif
	#endif

	ledsInit();

	NWK_SetAddr(APP_ADDR);
    3706:	83 e0       	ldi	r24, 0x03	; 3
    3708:	90 e4       	ldi	r25, 0x40	; 64
    370a:	0e 94 47 10 	call	0x208e	; 0x208e <NWK_SetAddr>
	NWK_SetPanId(APP_PANID);
    370e:	84 e3       	ldi	r24, 0x34	; 52
    3710:	92 e1       	ldi	r25, 0x12	; 18
    3712:	0e 94 4e 10 	call	0x209c	; 0x209c <NWK_SetPanId>
	PHY_SetChannel(APP_CHANNEL);
    3716:	8f e0       	ldi	r24, 0x0F	; 15
    3718:	0e 94 70 17 	call	0x2ee0	; 0x2ee0 <PHY_SetChannel>
	PHY_SetRxState(true);
    371c:	81 e0       	ldi	r24, 0x01	; 1
    371e:	0e 94 68 17 	call	0x2ed0	; 0x2ed0 <PHY_SetRxState>

	#ifdef NWK_ENABLE_SECURITY
	NWK_SetSecurityKey((uint8_t *)APP_SECURITY_KEY);
	#endif

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);
    3722:	81 e0       	ldi	r24, 0x01	; 1
    3724:	6d ed       	ldi	r22, 0xDD	; 221
    3726:	79 e1       	ldi	r23, 0x19	; 25
    3728:	0e 94 55 10 	call	0x20aa	; 0x20aa <NWK_OpenEndpoint>

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    372c:	80 ed       	ldi	r24, 0xD0	; 208
    372e:	97 e0       	ldi	r25, 0x07	; 7
    3730:	a0 e0       	ldi	r26, 0x00	; 0
    3732:	b0 e0       	ldi	r27, 0x00	; 0
    3734:	80 93 52 0a 	sts	0x0A52, r24
    3738:	90 93 53 0a 	sts	0x0A53, r25
    373c:	a0 93 54 0a 	sts	0x0A54, r26
    3740:	b0 93 55 0a 	sts	0x0A55, r27
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3744:	10 92 56 0a 	sts	0x0A56, r1
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    3748:	f0 92 58 0a 	sts	0x0A58, r15
    374c:	e0 92 57 0a 	sts	0x0A57, r14

	#if APP_ROUTER || APP_ENDDEVICE
	appNetworkStatus = false;
    3750:	10 92 8a 0a 	sts	0x0A8A, r1
	appNetworkStatusTimer.interval = 500;
    3754:	84 ef       	ldi	r24, 0xF4	; 244
    3756:	91 e0       	ldi	r25, 0x01	; 1
    3758:	a0 e0       	ldi	r26, 0x00	; 0
    375a:	b0 e0       	ldi	r27, 0x00	; 0
    375c:	80 93 91 0a 	sts	0x0A91, r24
    3760:	90 93 92 0a 	sts	0x0A92, r25
    3764:	a0 93 93 0a 	sts	0x0A93, r26
    3768:	b0 93 94 0a 	sts	0x0A94, r27
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
    376c:	c1 e0       	ldi	r28, 0x01	; 1
    376e:	c0 93 95 0a 	sts	0x0A95, r28
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    3772:	d0 92 97 0a 	sts	0x0A97, r13
    3776:	c0 92 96 0a 	sts	0x0A96, r12
	SYS_TimerStart(&appNetworkStatusTimer);
    377a:	8b e8       	ldi	r24, 0x8B	; 139
    377c:	9a e0       	ldi	r25, 0x0A	; 10
    377e:	0e 94 7b 19 	call	0x32f6	; 0x32f6 <SYS_TimerStart>
	
	HAL_UartPrint("ROUTER\r\n");
    3782:	87 ef       	ldi	r24, 0xF7	; 247
    3784:	92 e0       	ldi	r25, 0x02	; 2
    3786:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
	#else
	ledOn(LED_NETWORK);
	#endif

	#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	PHY_RandomReq();
    378a:	0e 94 dc 17 	call	0x2fb8	; 0x2fb8 <PHY_RandomReq>
	#endif

	appState = APP_STATE_SEND;
    378e:	c0 93 4b 0a 	sts	0x0A4B, r28
    3792:	bf c0       	rjmp	.+382    	; 0x3912 <main+0x3bc>
unsigned int adcVal;
char buf[5];
static void appSendData(void)
{
	#ifdef NWK_ENABLE_ROUTING
	msg.parentShortAddr = NWK_RouteNextHop(0);
    3794:	80 e0       	ldi	r24, 0x00	; 0
    3796:	90 e0       	ldi	r25, 0x00	; 0
    3798:	0e 94 05 13 	call	0x260a	; 0x260a <NWK_RouteNextHop>
    379c:	90 93 71 0a 	sts	0x0A71, r25
    37a0:	80 93 70 0a 	sts	0x0A70, r24
	#else
	msg.parentShortAddr = 0;
	#endif

	msg.sensors.battery     = rand();
    37a4:	0e 94 6d 1d 	call	0x3ada	; 0x3ada <rand>
    37a8:	aa 27       	eor	r26, r26
    37aa:	97 fd       	sbrc	r25, 7
    37ac:	a0 95       	com	r26
    37ae:	ba 2f       	mov	r27, r26
    37b0:	80 93 76 0a 	sts	0x0A76, r24
    37b4:	90 93 77 0a 	sts	0x0A77, r25
    37b8:	a0 93 78 0a 	sts	0x0A78, r26
    37bc:	b0 93 79 0a 	sts	0x0A79, r27
	msg.sensors.temperature = rand() & 0x7f;
    37c0:	0e 94 6d 1d 	call	0x3ada	; 0x3ada <rand>
    37c4:	aa 27       	eor	r26, r26
    37c6:	97 fd       	sbrc	r25, 7
    37c8:	a0 95       	com	r26
    37ca:	ba 2f       	mov	r27, r26
    37cc:	8f 77       	andi	r24, 0x7F	; 127
    37ce:	90 70       	andi	r25, 0x00	; 0
    37d0:	a0 70       	andi	r26, 0x00	; 0
    37d2:	b0 70       	andi	r27, 0x00	; 0
    37d4:	80 93 7a 0a 	sts	0x0A7A, r24
    37d8:	90 93 7b 0a 	sts	0x0A7B, r25
    37dc:	a0 93 7c 0a 	sts	0x0A7C, r26
    37e0:	b0 93 7d 0a 	sts	0x0A7D, r27
	#if APP_COORDINATOR
	appSendMessage((uint8_t *)&msg, sizeof(msg));
	SYS_TimerStart(&appDataSendingTimer);
	appState = APP_STATE_WAIT_SEND_TIMER;
	#else
	nwkDataReq.dstAddr = 0;
    37e4:	10 92 9e 0a 	sts	0x0A9E, r1
    37e8:	10 92 9d 0a 	sts	0x0A9D, r1
	nwkDataReq.dstEndpoint = APP_ENDPOINT;
    37ec:	c0 93 9f 0a 	sts	0x0A9F, r28
	nwkDataReq.srcEndpoint = APP_ENDPOINT;
    37f0:	c0 93 a0 0a 	sts	0x0AA0, r28
	nwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
    37f4:	83 e0       	ldi	r24, 0x03	; 3
    37f6:	80 93 a1 0a 	sts	0x0AA1, r24
	nwkDataReq.data = (uint8_t *)&msg;
    37fa:	b0 92 a3 0a 	sts	0x0AA3, r11
    37fe:	a0 92 a2 0a 	sts	0x0AA2, r10
	nwkDataReq.size = sizeof(msg);
    3802:	81 e3       	ldi	r24, 0x31	; 49
    3804:	80 93 a4 0a 	sts	0x0AA4, r24
	nwkDataReq.confirm = appDataConf;
    3808:	90 92 a6 0a 	sts	0x0AA6, r9
    380c:	80 92 a5 0a 	sts	0x0AA5, r8
    3810:	5e 9a       	sbi	0x0b, 6	; 11

	ledOn(LED_DATA);
	
	NWK_DataReq(&nwkDataReq);
    3812:	88 e9       	ldi	r24, 0x98	; 152
    3814:	9a e0       	ldi	r25, 0x0A	; 10
    3816:	0e 94 a4 10 	call	0x2148	; 0x2148 <NWK_DataReq>
	numWrite(currentTime.hour);
    381a:	80 91 ba 1c 	lds	r24, 0x1CBA
    381e:	90 e0       	ldi	r25, 0x00	; 0
    3820:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <numWrite>
	HAL_UartWriteByte(':');
    3824:	8a e3       	ldi	r24, 0x3A	; 58
    3826:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	numWrite(currentTime.minute);
    382a:	80 91 bb 1c 	lds	r24, 0x1CBB
    382e:	90 e0       	ldi	r25, 0x00	; 0
    3830:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <numWrite>
	HAL_UartWriteByte(':');
    3834:	8a e3       	ldi	r24, 0x3A	; 58
    3836:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	numWrite(currentTime.second);
    383a:	80 91 bc 1c 	lds	r24, 0x1CBC
    383e:	90 e0       	ldi	r25, 0x00	; 0
    3840:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <numWrite>
	HAL_UartPrint("\r\n");
    3844:	80 e0       	ldi	r24, 0x00	; 0
    3846:	93 e0       	ldi	r25, 0x03	; 3
    3848:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
	
	//ADC_Reference(REF_DEFAULT);
	//adcVal = ADC_Read(ADC4);
	ADC_Reference(REF_INTERNAL_16);
    384c:	83 e0       	ldi	r24, 0x03	; 3
    384e:	0e 94 cb 09 	call	0x1396	; 0x1396 <ADC_Reference>
	adcVal = ADC_Read(INTERNAL_TEMP);
    3852:	89 e2       	ldi	r24, 0x29	; 41
    3854:	0e 94 ce 09 	call	0x139c	; 0x139c <ADC_Read>
	adcVal = 1.13 * adcVal - 272.8;
    3858:	bc 01       	movw	r22, r24
    385a:	80 e0       	ldi	r24, 0x00	; 0
    385c:	90 e0       	ldi	r25, 0x00	; 0
    385e:	0e 94 21 04 	call	0x842	; 0x842 <__floatunsisf>
    3862:	27 ed       	ldi	r18, 0xD7	; 215
    3864:	33 ea       	ldi	r19, 0xA3	; 163
    3866:	40 e9       	ldi	r20, 0x90	; 144
    3868:	5f e3       	ldi	r21, 0x3F	; 63
    386a:	0e 94 9e 02 	call	0x53c	; 0x53c <__mulsf3>
    386e:	26 e6       	ldi	r18, 0x66	; 102
    3870:	36 e6       	ldi	r19, 0x66	; 102
    3872:	48 e8       	ldi	r20, 0x88	; 136
    3874:	53 e4       	ldi	r21, 0x43	; 67
    3876:	0e 94 66 02 	call	0x4cc	; 0x4cc <__subsf3>
    387a:	0e 94 b1 00 	call	0x162	; 0x162 <__fixunssfsi>
    387e:	dc 01       	movw	r26, r24
    3880:	cb 01       	movw	r24, r22
    3882:	90 93 b3 0c 	sts	0x0CB3, r25
    3886:	80 93 b2 0c 	sts	0x0CB2, r24
	HAL_UartPrint("TEMP: ");
    388a:	83 e0       	ldi	r24, 0x03	; 3
    388c:	93 e0       	ldi	r25, 0x03	; 3
    388e:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
	//numWrite(adcVal);
	itoa(adcVal, buf, 10);
    3892:	80 91 b2 0c 	lds	r24, 0x0CB2
    3896:	90 91 b3 0c 	lds	r25, 0x0CB3
    389a:	64 eb       	ldi	r22, 0xB4	; 180
    389c:	7c e0       	ldi	r23, 0x0C	; 12
    389e:	4a e0       	ldi	r20, 0x0A	; 10
    38a0:	50 e0       	ldi	r21, 0x00	; 0
    38a2:	0e 94 86 1d 	call	0x3b0c	; 0x3b0c <itoa>
	HAL_UartPrint(buf);
    38a6:	84 eb       	ldi	r24, 0xB4	; 180
    38a8:	9c e0       	ldi	r25, 0x0C	; 12
    38aa:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>
	HAL_UartWriteByte('');
    38ae:	8a eb       	ldi	r24, 0xBA	; 186
    38b0:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	HAL_UartWriteByte('C');
    38b4:	83 e4       	ldi	r24, 0x43	; 67
    38b6:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartWriteByte>
	HAL_UartPrint("\r\n");
    38ba:	80 e0       	ldi	r24, 0x00	; 0
    38bc:	93 e0       	ldi	r25, 0x03	; 3
    38be:	0e 94 16 0f 	call	0x1e2c	; 0x1e2c <HAL_UartPrint>

	appState = APP_STATE_WAIT_CONF;
    38c2:	82 e0       	ldi	r24, 0x02	; 2
    38c4:	24 c0       	rjmp	.+72     	; 0x390e <main+0x3b8>
		case APP_STATE_SENDING_DONE:
		{
			#if APP_ENDDEVICE
			appState = APP_STATE_PREPARE_TO_SLEEP;
			#else
			SYS_TimerStart(&appDataSendingTimer);
    38c6:	8c e4       	ldi	r24, 0x4C	; 76
    38c8:	9a e0       	ldi	r25, 0x0A	; 10
    38ca:	0e 94 7b 19 	call	0x32f6	; 0x32f6 <SYS_TimerStart>
			appState = APP_STATE_WAIT_SEND_TIMER;
    38ce:	84 e0       	ldi	r24, 0x04	; 4
    38d0:	1e c0       	rjmp	.+60     	; 0x390e <main+0x3b8>
			#endif
		} break;

		case APP_STATE_PREPARE_TO_SLEEP:
		{
			if (!NWK_Busy())
    38d2:	0e 94 5e 10 	call	0x20bc	; 0x20bc <NWK_Busy>
    38d6:	88 23       	and	r24, r24
    38d8:	e1 f4       	brne	.+56     	; 0x3912 <main+0x3bc>
			{
				NWK_SleepReq();
    38da:	0e 94 73 10 	call	0x20e6	; 0x20e6 <NWK_SleepReq>
				appState = APP_STATE_SLEEP;
    38de:	86 e0       	ldi	r24, 0x06	; 6
    38e0:	16 c0       	rjmp	.+44     	; 0x390e <main+0x3b8>
    38e2:	56 98       	cbi	0x0a, 6	; 10
    38e4:	5e 98       	cbi	0x0b, 6	; 11

		case APP_STATE_SLEEP:
		{
			ledsClose();

			PHY_SetRxState(false);
    38e6:	80 e0       	ldi	r24, 0x00	; 0
    38e8:	0e 94 68 17 	call	0x2ed0	; 0x2ed0 <PHY_SetRxState>

			HAL_Sleep(APP_SENDING_INTERVAL);
    38ec:	60 ed       	ldi	r22, 0xD0	; 208
    38ee:	77 e0       	ldi	r23, 0x07	; 7
    38f0:	80 e0       	ldi	r24, 0x00	; 0
    38f2:	90 e0       	ldi	r25, 0x00	; 0
    38f4:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <HAL_Sleep>
			appState = APP_STATE_WAKEUP;
    38f8:	87 e0       	ldi	r24, 0x07	; 7
    38fa:	09 c0       	rjmp	.+18     	; 0x390e <main+0x3b8>
		} break;

		case APP_STATE_WAKEUP:
		{
			NWK_WakeupReq();
    38fc:	0e 94 76 10 	call	0x20ec	; 0x20ec <NWK_WakeupReq>
    3900:	56 9a       	sbi	0x0a, 6	; 10
    3902:	5e 9a       	sbi	0x0b, 6	; 11
    3904:	5e 9a       	sbi	0x0b, 6	; 11

			ledsInit();
			ledOn(LED_NETWORK);

			PHY_SetRxState(true);
    3906:	81 e0       	ldi	r24, 0x01	; 1
    3908:	0e 94 68 17 	call	0x2ed0	; 0x2ed0 <PHY_SetRxState>

			appState = APP_STATE_SEND;
    390c:	81 e0       	ldi	r24, 0x01	; 1
    390e:	80 93 4b 0a 	sts	0x0A4B, r24
		#endif
		#ifdef APP_ENABLE_OTA_CLIENT
			OTA_ClientTaskHandler();
		#endif
		APP_TaskHandler();
		PortMonitor_TaskHandler();
    3912:	0e 94 03 07 	call	0xe06	; 0xe06 <PortMonitor_TaskHandler>
	}
    3916:	6f ce       	rjmp	.-802    	; 0x35f6 <main+0xa0>

00003918 <__mulsi3>:
    3918:	62 9f       	mul	r22, r18
    391a:	d0 01       	movw	r26, r0
    391c:	73 9f       	mul	r23, r19
    391e:	f0 01       	movw	r30, r0
    3920:	82 9f       	mul	r24, r18
    3922:	e0 0d       	add	r30, r0
    3924:	f1 1d       	adc	r31, r1
    3926:	64 9f       	mul	r22, r20
    3928:	e0 0d       	add	r30, r0
    392a:	f1 1d       	adc	r31, r1
    392c:	92 9f       	mul	r25, r18
    392e:	f0 0d       	add	r31, r0
    3930:	83 9f       	mul	r24, r19
    3932:	f0 0d       	add	r31, r0
    3934:	74 9f       	mul	r23, r20
    3936:	f0 0d       	add	r31, r0
    3938:	65 9f       	mul	r22, r21
    393a:	f0 0d       	add	r31, r0
    393c:	99 27       	eor	r25, r25
    393e:	72 9f       	mul	r23, r18
    3940:	b0 0d       	add	r27, r0
    3942:	e1 1d       	adc	r30, r1
    3944:	f9 1f       	adc	r31, r25
    3946:	63 9f       	mul	r22, r19
    3948:	b0 0d       	add	r27, r0
    394a:	e1 1d       	adc	r30, r1
    394c:	f9 1f       	adc	r31, r25
    394e:	bd 01       	movw	r22, r26
    3950:	cf 01       	movw	r24, r30
    3952:	11 24       	eor	r1, r1
    3954:	08 95       	ret

00003956 <__udivmodhi4>:
    3956:	aa 1b       	sub	r26, r26
    3958:	bb 1b       	sub	r27, r27
    395a:	51 e1       	ldi	r21, 0x11	; 17
    395c:	07 c0       	rjmp	.+14     	; 0x396c <__udivmodhi4_ep>

0000395e <__udivmodhi4_loop>:
    395e:	aa 1f       	adc	r26, r26
    3960:	bb 1f       	adc	r27, r27
    3962:	a6 17       	cp	r26, r22
    3964:	b7 07       	cpc	r27, r23
    3966:	10 f0       	brcs	.+4      	; 0x396c <__udivmodhi4_ep>
    3968:	a6 1b       	sub	r26, r22
    396a:	b7 0b       	sbc	r27, r23

0000396c <__udivmodhi4_ep>:
    396c:	88 1f       	adc	r24, r24
    396e:	99 1f       	adc	r25, r25
    3970:	5a 95       	dec	r21
    3972:	a9 f7       	brne	.-22     	; 0x395e <__udivmodhi4_loop>
    3974:	80 95       	com	r24
    3976:	90 95       	com	r25
    3978:	bc 01       	movw	r22, r24
    397a:	cd 01       	movw	r24, r26
    397c:	08 95       	ret

0000397e <__udivmodsi4>:
    397e:	a1 e2       	ldi	r26, 0x21	; 33
    3980:	1a 2e       	mov	r1, r26
    3982:	aa 1b       	sub	r26, r26
    3984:	bb 1b       	sub	r27, r27
    3986:	fd 01       	movw	r30, r26
    3988:	0d c0       	rjmp	.+26     	; 0x39a4 <__udivmodsi4_ep>

0000398a <__udivmodsi4_loop>:
    398a:	aa 1f       	adc	r26, r26
    398c:	bb 1f       	adc	r27, r27
    398e:	ee 1f       	adc	r30, r30
    3990:	ff 1f       	adc	r31, r31
    3992:	a2 17       	cp	r26, r18
    3994:	b3 07       	cpc	r27, r19
    3996:	e4 07       	cpc	r30, r20
    3998:	f5 07       	cpc	r31, r21
    399a:	20 f0       	brcs	.+8      	; 0x39a4 <__udivmodsi4_ep>
    399c:	a2 1b       	sub	r26, r18
    399e:	b3 0b       	sbc	r27, r19
    39a0:	e4 0b       	sbc	r30, r20
    39a2:	f5 0b       	sbc	r31, r21

000039a4 <__udivmodsi4_ep>:
    39a4:	66 1f       	adc	r22, r22
    39a6:	77 1f       	adc	r23, r23
    39a8:	88 1f       	adc	r24, r24
    39aa:	99 1f       	adc	r25, r25
    39ac:	1a 94       	dec	r1
    39ae:	69 f7       	brne	.-38     	; 0x398a <__udivmodsi4_loop>
    39b0:	60 95       	com	r22
    39b2:	70 95       	com	r23
    39b4:	80 95       	com	r24
    39b6:	90 95       	com	r25
    39b8:	9b 01       	movw	r18, r22
    39ba:	ac 01       	movw	r20, r24
    39bc:	bd 01       	movw	r22, r26
    39be:	cf 01       	movw	r24, r30
    39c0:	08 95       	ret

000039c2 <__prologue_saves__>:
    39c2:	2f 92       	push	r2
    39c4:	3f 92       	push	r3
    39c6:	4f 92       	push	r4
    39c8:	5f 92       	push	r5
    39ca:	6f 92       	push	r6
    39cc:	7f 92       	push	r7
    39ce:	8f 92       	push	r8
    39d0:	9f 92       	push	r9
    39d2:	af 92       	push	r10
    39d4:	bf 92       	push	r11
    39d6:	cf 92       	push	r12
    39d8:	df 92       	push	r13
    39da:	ef 92       	push	r14
    39dc:	ff 92       	push	r15
    39de:	0f 93       	push	r16
    39e0:	1f 93       	push	r17
    39e2:	cf 93       	push	r28
    39e4:	df 93       	push	r29
    39e6:	cd b7       	in	r28, 0x3d	; 61
    39e8:	de b7       	in	r29, 0x3e	; 62
    39ea:	ca 1b       	sub	r28, r26
    39ec:	db 0b       	sbc	r29, r27
    39ee:	0f b6       	in	r0, 0x3f	; 63
    39f0:	f8 94       	cli
    39f2:	de bf       	out	0x3e, r29	; 62
    39f4:	0f be       	out	0x3f, r0	; 63
    39f6:	cd bf       	out	0x3d, r28	; 61
    39f8:	09 94       	ijmp

000039fa <__epilogue_restores__>:
    39fa:	2a 88       	ldd	r2, Y+18	; 0x12
    39fc:	39 88       	ldd	r3, Y+17	; 0x11
    39fe:	48 88       	ldd	r4, Y+16	; 0x10
    3a00:	5f 84       	ldd	r5, Y+15	; 0x0f
    3a02:	6e 84       	ldd	r6, Y+14	; 0x0e
    3a04:	7d 84       	ldd	r7, Y+13	; 0x0d
    3a06:	8c 84       	ldd	r8, Y+12	; 0x0c
    3a08:	9b 84       	ldd	r9, Y+11	; 0x0b
    3a0a:	aa 84       	ldd	r10, Y+10	; 0x0a
    3a0c:	b9 84       	ldd	r11, Y+9	; 0x09
    3a0e:	c8 84       	ldd	r12, Y+8	; 0x08
    3a10:	df 80       	ldd	r13, Y+7	; 0x07
    3a12:	ee 80       	ldd	r14, Y+6	; 0x06
    3a14:	fd 80       	ldd	r15, Y+5	; 0x05
    3a16:	0c 81       	ldd	r16, Y+4	; 0x04
    3a18:	1b 81       	ldd	r17, Y+3	; 0x03
    3a1a:	aa 81       	ldd	r26, Y+2	; 0x02
    3a1c:	b9 81       	ldd	r27, Y+1	; 0x01
    3a1e:	ce 0f       	add	r28, r30
    3a20:	d1 1d       	adc	r29, r1
    3a22:	0f b6       	in	r0, 0x3f	; 63
    3a24:	f8 94       	cli
    3a26:	de bf       	out	0x3e, r29	; 62
    3a28:	0f be       	out	0x3f, r0	; 63
    3a2a:	cd bf       	out	0x3d, r28	; 61
    3a2c:	ed 01       	movw	r28, r26
    3a2e:	08 95       	ret

00003a30 <do_rand>:
    3a30:	8f 92       	push	r8
    3a32:	9f 92       	push	r9
    3a34:	af 92       	push	r10
    3a36:	bf 92       	push	r11
    3a38:	cf 92       	push	r12
    3a3a:	df 92       	push	r13
    3a3c:	ef 92       	push	r14
    3a3e:	ff 92       	push	r15
    3a40:	cf 93       	push	r28
    3a42:	df 93       	push	r29
    3a44:	ec 01       	movw	r28, r24
    3a46:	88 81       	ld	r24, Y
    3a48:	99 81       	ldd	r25, Y+1	; 0x01
    3a4a:	aa 81       	ldd	r26, Y+2	; 0x02
    3a4c:	bb 81       	ldd	r27, Y+3	; 0x03
    3a4e:	00 97       	sbiw	r24, 0x00	; 0
    3a50:	a1 05       	cpc	r26, r1
    3a52:	b1 05       	cpc	r27, r1
    3a54:	21 f4       	brne	.+8      	; 0x3a5e <do_rand+0x2e>
    3a56:	84 e2       	ldi	r24, 0x24	; 36
    3a58:	99 ed       	ldi	r25, 0xD9	; 217
    3a5a:	ab e5       	ldi	r26, 0x5B	; 91
    3a5c:	b7 e0       	ldi	r27, 0x07	; 7
    3a5e:	bc 01       	movw	r22, r24
    3a60:	cd 01       	movw	r24, r26
    3a62:	2d e1       	ldi	r18, 0x1D	; 29
    3a64:	33 ef       	ldi	r19, 0xF3	; 243
    3a66:	41 e0       	ldi	r20, 0x01	; 1
    3a68:	50 e0       	ldi	r21, 0x00	; 0
    3a6a:	0e 94 c7 1d 	call	0x3b8e	; 0x3b8e <__divmodsi4>
    3a6e:	49 01       	movw	r8, r18
    3a70:	5a 01       	movw	r10, r20
    3a72:	27 ea       	ldi	r18, 0xA7	; 167
    3a74:	31 e4       	ldi	r19, 0x41	; 65
    3a76:	40 e0       	ldi	r20, 0x00	; 0
    3a78:	50 e0       	ldi	r21, 0x00	; 0
    3a7a:	0e 94 8c 1c 	call	0x3918	; 0x3918 <__mulsi3>
    3a7e:	6b 01       	movw	r12, r22
    3a80:	7c 01       	movw	r14, r24
    3a82:	c5 01       	movw	r24, r10
    3a84:	b4 01       	movw	r22, r8
    3a86:	2c ee       	ldi	r18, 0xEC	; 236
    3a88:	34 ef       	ldi	r19, 0xF4	; 244
    3a8a:	4f ef       	ldi	r20, 0xFF	; 255
    3a8c:	5f ef       	ldi	r21, 0xFF	; 255
    3a8e:	0e 94 8c 1c 	call	0x3918	; 0x3918 <__mulsi3>
    3a92:	dc 01       	movw	r26, r24
    3a94:	cb 01       	movw	r24, r22
    3a96:	c8 0e       	add	r12, r24
    3a98:	d9 1e       	adc	r13, r25
    3a9a:	ea 1e       	adc	r14, r26
    3a9c:	fb 1e       	adc	r15, r27
    3a9e:	f7 fe       	sbrs	r15, 7
    3aa0:	08 c0       	rjmp	.+16     	; 0x3ab2 <do_rand+0x82>
    3aa2:	8f ef       	ldi	r24, 0xFF	; 255
    3aa4:	9f ef       	ldi	r25, 0xFF	; 255
    3aa6:	af ef       	ldi	r26, 0xFF	; 255
    3aa8:	bf e7       	ldi	r27, 0x7F	; 127
    3aaa:	c8 0e       	add	r12, r24
    3aac:	d9 1e       	adc	r13, r25
    3aae:	ea 1e       	adc	r14, r26
    3ab0:	fb 1e       	adc	r15, r27
    3ab2:	c8 82       	st	Y, r12
    3ab4:	d9 82       	std	Y+1, r13	; 0x01
    3ab6:	ea 82       	std	Y+2, r14	; 0x02
    3ab8:	fb 82       	std	Y+3, r15	; 0x03
    3aba:	c6 01       	movw	r24, r12
    3abc:	9f 77       	andi	r25, 0x7F	; 127
    3abe:	df 91       	pop	r29
    3ac0:	cf 91       	pop	r28
    3ac2:	ff 90       	pop	r15
    3ac4:	ef 90       	pop	r14
    3ac6:	df 90       	pop	r13
    3ac8:	cf 90       	pop	r12
    3aca:	bf 90       	pop	r11
    3acc:	af 90       	pop	r10
    3ace:	9f 90       	pop	r9
    3ad0:	8f 90       	pop	r8
    3ad2:	08 95       	ret

00003ad4 <rand_r>:
    3ad4:	0e 94 18 1d 	call	0x3a30	; 0x3a30 <do_rand>
    3ad8:	08 95       	ret

00003ada <rand>:
    3ada:	82 e1       	ldi	r24, 0x12	; 18
    3adc:	94 e0       	ldi	r25, 0x04	; 4
    3ade:	0e 94 18 1d 	call	0x3a30	; 0x3a30 <do_rand>
    3ae2:	08 95       	ret

00003ae4 <srand>:
    3ae4:	a0 e0       	ldi	r26, 0x00	; 0
    3ae6:	b0 e0       	ldi	r27, 0x00	; 0
    3ae8:	80 93 12 04 	sts	0x0412, r24
    3aec:	90 93 13 04 	sts	0x0413, r25
    3af0:	a0 93 14 04 	sts	0x0414, r26
    3af4:	b0 93 15 04 	sts	0x0415, r27
    3af8:	08 95       	ret

00003afa <memcpy>:
    3afa:	fb 01       	movw	r30, r22
    3afc:	dc 01       	movw	r26, r24
    3afe:	02 c0       	rjmp	.+4      	; 0x3b04 <memcpy+0xa>
    3b00:	01 90       	ld	r0, Z+
    3b02:	0d 92       	st	X+, r0
    3b04:	41 50       	subi	r20, 0x01	; 1
    3b06:	50 40       	sbci	r21, 0x00	; 0
    3b08:	d8 f7       	brcc	.-10     	; 0x3b00 <memcpy+0x6>
    3b0a:	08 95       	ret

00003b0c <itoa>:
    3b0c:	fb 01       	movw	r30, r22
    3b0e:	9f 01       	movw	r18, r30
    3b10:	e8 94       	clt
    3b12:	42 30       	cpi	r20, 0x02	; 2
    3b14:	c4 f0       	brlt	.+48     	; 0x3b46 <itoa+0x3a>
    3b16:	45 32       	cpi	r20, 0x25	; 37
    3b18:	b4 f4       	brge	.+44     	; 0x3b46 <itoa+0x3a>
    3b1a:	4a 30       	cpi	r20, 0x0A	; 10
    3b1c:	29 f4       	brne	.+10     	; 0x3b28 <itoa+0x1c>
    3b1e:	97 fb       	bst	r25, 7
    3b20:	1e f4       	brtc	.+6      	; 0x3b28 <itoa+0x1c>
    3b22:	90 95       	com	r25
    3b24:	81 95       	neg	r24
    3b26:	9f 4f       	sbci	r25, 0xFF	; 255
    3b28:	64 2f       	mov	r22, r20
    3b2a:	77 27       	eor	r23, r23
    3b2c:	0e 94 ab 1c 	call	0x3956	; 0x3956 <__udivmodhi4>
    3b30:	80 5d       	subi	r24, 0xD0	; 208
    3b32:	8a 33       	cpi	r24, 0x3A	; 58
    3b34:	0c f0       	brlt	.+2      	; 0x3b38 <itoa+0x2c>
    3b36:	89 5d       	subi	r24, 0xD9	; 217
    3b38:	81 93       	st	Z+, r24
    3b3a:	cb 01       	movw	r24, r22
    3b3c:	00 97       	sbiw	r24, 0x00	; 0
    3b3e:	a1 f7       	brne	.-24     	; 0x3b28 <itoa+0x1c>
    3b40:	16 f4       	brtc	.+4      	; 0x3b46 <itoa+0x3a>
    3b42:	5d e2       	ldi	r21, 0x2D	; 45
    3b44:	51 93       	st	Z+, r21
    3b46:	10 82       	st	Z, r1
    3b48:	c9 01       	movw	r24, r18
    3b4a:	0c 94 b7 1d 	jmp	0x3b6e	; 0x3b6e <strrev>

00003b4e <__eerd_block_m128rfa1>:
    3b4e:	dc 01       	movw	r26, r24
    3b50:	cb 01       	movw	r24, r22

00003b52 <__eerd_blraw_m128rfa1>:
    3b52:	fc 01       	movw	r30, r24
    3b54:	f9 99       	sbic	0x1f, 1	; 31
    3b56:	fe cf       	rjmp	.-4      	; 0x3b54 <__eerd_blraw_m128rfa1+0x2>
    3b58:	06 c0       	rjmp	.+12     	; 0x3b66 <__eerd_blraw_m128rfa1+0x14>
    3b5a:	f2 bd       	out	0x22, r31	; 34
    3b5c:	e1 bd       	out	0x21, r30	; 33
    3b5e:	f8 9a       	sbi	0x1f, 0	; 31
    3b60:	31 96       	adiw	r30, 0x01	; 1
    3b62:	00 b4       	in	r0, 0x20	; 32
    3b64:	0d 92       	st	X+, r0
    3b66:	41 50       	subi	r20, 0x01	; 1
    3b68:	50 40       	sbci	r21, 0x00	; 0
    3b6a:	b8 f7       	brcc	.-18     	; 0x3b5a <__eerd_blraw_m128rfa1+0x8>
    3b6c:	08 95       	ret

00003b6e <strrev>:
    3b6e:	dc 01       	movw	r26, r24
    3b70:	fc 01       	movw	r30, r24
    3b72:	67 2f       	mov	r22, r23
    3b74:	71 91       	ld	r23, Z+
    3b76:	77 23       	and	r23, r23
    3b78:	e1 f7       	brne	.-8      	; 0x3b72 <strrev+0x4>
    3b7a:	32 97       	sbiw	r30, 0x02	; 2
    3b7c:	04 c0       	rjmp	.+8      	; 0x3b86 <strrev+0x18>
    3b7e:	7c 91       	ld	r23, X
    3b80:	6d 93       	st	X+, r22
    3b82:	70 83       	st	Z, r23
    3b84:	62 91       	ld	r22, -Z
    3b86:	ae 17       	cp	r26, r30
    3b88:	bf 07       	cpc	r27, r31
    3b8a:	c8 f3       	brcs	.-14     	; 0x3b7e <strrev+0x10>
    3b8c:	08 95       	ret

00003b8e <__divmodsi4>:
    3b8e:	97 fb       	bst	r25, 7
    3b90:	09 2e       	mov	r0, r25
    3b92:	05 26       	eor	r0, r21
    3b94:	0e d0       	rcall	.+28     	; 0x3bb2 <__divmodsi4_neg1>
    3b96:	57 fd       	sbrc	r21, 7
    3b98:	04 d0       	rcall	.+8      	; 0x3ba2 <__divmodsi4_neg2>
    3b9a:	f1 de       	rcall	.-542    	; 0x397e <__udivmodsi4>
    3b9c:	0a d0       	rcall	.+20     	; 0x3bb2 <__divmodsi4_neg1>
    3b9e:	00 1c       	adc	r0, r0
    3ba0:	38 f4       	brcc	.+14     	; 0x3bb0 <__divmodsi4_exit>

00003ba2 <__divmodsi4_neg2>:
    3ba2:	50 95       	com	r21
    3ba4:	40 95       	com	r20
    3ba6:	30 95       	com	r19
    3ba8:	21 95       	neg	r18
    3baa:	3f 4f       	sbci	r19, 0xFF	; 255
    3bac:	4f 4f       	sbci	r20, 0xFF	; 255
    3bae:	5f 4f       	sbci	r21, 0xFF	; 255

00003bb0 <__divmodsi4_exit>:
    3bb0:	08 95       	ret

00003bb2 <__divmodsi4_neg1>:
    3bb2:	f6 f7       	brtc	.-4      	; 0x3bb0 <__divmodsi4_exit>
    3bb4:	90 95       	com	r25
    3bb6:	80 95       	com	r24
    3bb8:	70 95       	com	r23
    3bba:	61 95       	neg	r22
    3bbc:	7f 4f       	sbci	r23, 0xFF	; 255
    3bbe:	8f 4f       	sbci	r24, 0xFF	; 255
    3bc0:	9f 4f       	sbci	r25, 0xFF	; 255
    3bc2:	08 95       	ret

00003bc4 <_exit>:
    3bc4:	f8 94       	cli

00003bc6 <__stop_program>:
    3bc6:	ff cf       	rjmp	.-2      	; 0x3bc6 <__stop_program>
