EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,18.1.0 Build 625 09/12/2018 SJ Lite Edition
PROJECT,"ece385_lab6_1"
REVISION,"ece385_lab6_1"
PROJECT_FILE,"C:/Users/pitch/Desktop/quartus/lab_6.1/ece385_lab6_1.qpf"
TIME,"Fri Apr 28 13:46:07 2023"
TIME_SECONDS,"1682707567"
FAMILY,"MAX 10"
DEVICE,"10M50DA"
PACKAGE,"FBGA"
PART,"10M50DAF484C7G"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"4.70"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"3.50"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1A,2.50,1B,2.50,2,2.50,3,2.50,4,2.50,5,2.50,6,2.50,7,2.50,8,2.50,
RAIL_VOLTAGES,,VCC,1.200,VCCA,2.500,VCCD_PLL,1.200,VCCINT,1.200,VCCA_ADC,2.500,


BLOCK,PLL,count,1,pll_type,"FAST",pll_is_lvds,"0",pll_dpa_buses,"0",pll_output_max_freq,"50",pll_nominal_vco_freq,"500"
BLOCK,M9K,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"50",ram_porta_data_width,"36",ram_porta_addr_width,"6",ram_porta_depth,"64",ram_porta_ena_static_prob,"0.375000",ram_porta_write_ena_static_prob,"0.375000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"50",ram_portb_data_width,"36",ram_portb_addr_width,"6",ram_portb_ena_static_prob,"0.093750",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.093750"
BLOCK,M9K,count,2,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"50",ram_porta_data_width,"18",ram_porta_addr_width,"8",ram_porta_depth,"256",ram_porta_ena_static_prob,"0.507813",ram_porta_write_ena_static_prob,"0.312500",ram_porta_read_ena_static_prob,"0.687500",avg_ram_porta_output_toggle_ratio,"0.050781",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,11,ram_mode,"ROM",ram_read_during_write,"new",ram_porta_fmax,"50",ram_porta_data_width,"9",ram_porta_addr_width,"10",ram_porta_depth,"1024",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.069358",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"50",ram_porta_data_width,"36",ram_porta_addr_width,"5",ram_porta_depth,"32",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.625000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"50",ram_portb_data_width,"36",ram_portb_addr_width,"5",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,M9K,count,124,ram_mode,"ROM",ram_read_during_write,"new",ram_porta_fmax,"50",ram_porta_data_width,"1",ram_porta_addr_width,"13",ram_porta_depth,"8192",ram_porta_ena_static_prob,"0.031250",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.376135",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,Embedded multiplier output,count,1,avg_toggle_rate,"36813692.000000",avg_toggle_rate_ratio,"0.736274",avg_fanout,"0.000000",fmax,"50",mac_mode,"Simple Multiplier",num_multipliers,"1",mac_width,"18",input_reg_used,"0",pipe_reg_used,"0",second_adder_reg_used,"0",output_reg_used,"0"
BLOCK,Combinational cell,count,93,avg_toggle_rate,"2115612.160417",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.161290",fmax,"0"
BLOCK,Combinational cell,count,7060,avg_toggle_rate,"6728804.366202",avg_toggle_rate_ratio,"0.134576",avg_fanout,"2.160907",fmax,"50"
BLOCK,Combinational cell,count,196,avg_toggle_rate,"744689.769029",avg_toggle_rate_ratio,"0.074469",avg_fanout,"2.142857",fmax,"10"
BLOCK,Clock control block,count,1,avg_toggle_rate,"100000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1.000000",fmax,"50",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Other",num_raw_fanout,"1",num_lc_comb_fanout,"0",num_lc_ff_fanout,"0",sum_lc_ff_clkena_static_prob,"0",avg_lc_ff_clk_ena_static_prob,"0",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"1"
BLOCK,Clock control block,count,1,avg_toggle_rate,"20000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"171.000000",fmax,"10",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"171",num_lc_comb_fanout,"0",num_lc_ff_fanout,"171",sum_lc_ff_clkena_static_prob,"76.0002",avg_lc_ff_clk_ena_static_prob,"0.444446",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"100000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1506.000000",fmax,"50",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"1506",num_lc_comb_fanout,"0",num_lc_ff_fanout,"1498",sum_lc_ff_clkena_static_prob,"956.532",avg_lc_ff_clk_ena_static_prob,"0.638539",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"8",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"100000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"322.000000",fmax,"50",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"322",num_lc_comb_fanout,"0",num_lc_ff_fanout,"187",sum_lc_ff_clkena_static_prob,"175.002",avg_lc_ff_clk_ena_static_prob,"0.935842",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"135",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"100000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"783.000000",fmax,"50",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"783",num_lc_comb_fanout,"0",num_lc_ff_fanout,"783",sum_lc_ff_clkena_static_prob,"398.972",avg_lc_ff_clk_ena_static_prob,"0.509543",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"100000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"99.000000",fmax,"50",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"99",num_lc_comb_fanout,"0",num_lc_ff_fanout,"99",sum_lc_ff_clkena_static_prob,"84.7562",avg_lc_ff_clk_ena_static_prob,"0.856123",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,User Flash Memory,count,1,ufm_read_static_prob,"0",ufm_osc_enable_static_prob,"1"
BLOCK,Register cell,count,2501,avg_toggle_rate,"6190023.990404",avg_toggle_rate_ratio,"0.123800",avg_fanout,"4.085166",fmax,"50"
BLOCK,Register cell,count,171,avg_toggle_rate,"1250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"4.309942",fmax,"10"
BLOCK,I/O pad,count,10,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,39,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"0",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,10,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"1",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,56,avg_toggle_rate,"7924107.142857",avg_toggle_rate_ratio,"0.158482",avg_fanout,"0.000000",fmax,"50",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"0",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,3,avg_toggle_rate,"37500000.000000",avg_toggle_rate_ratio,"0.750000",avg_fanout,"1.000000",fmax,"50",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,16,avg_toggle_rate,"6250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"1.000000",fmax,"50",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"0.5",nsleep_static_prob,"1",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,7,avg_toggle_rate,"6250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"1.000000",fmax,"50",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"1",vod,"-1",slew_rate,"2"
