===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 24.6198 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7536 (  8.9%)    3.7536 ( 15.2%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    2.9650 (  7.0%)    2.9650 ( 12.0%)    Parse modules
    0.7322 (  1.7%)    0.7322 (  3.0%)    Verify circuit
   34.3935 ( 81.4%)   17.7978 ( 72.3%)  'firrtl.circuit' Pipeline
    0.7107 (  1.7%)    0.7107 (  2.9%)    LowerFIRRTLAnnotations
    3.4050 (  8.1%)    1.8422 (  7.5%)    'firrtl.module' Pipeline
    1.0795 (  2.6%)    0.5832 (  2.4%)      DropName
    2.3255 (  5.5%)    1.2590 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1589 (  0.4%)    0.0873 (  0.4%)    'firrtl.module' Pipeline
    0.1589 (  0.4%)    0.0873 (  0.4%)      LowerCHIRRTLPass
    0.2368 (  0.6%)    0.2368 (  1.0%)    InferWidths
    0.6838 (  1.6%)    0.6838 (  2.8%)    MemToRegOfVec
    1.1676 (  2.8%)    1.1676 (  4.7%)    InferResets
    0.1392 (  0.3%)    0.1392 (  0.6%)      (A) circt::firrtl::InstanceGraph
    0.1921 (  0.5%)    0.1921 (  0.8%)    WireDFT
    1.4761 (  3.5%)    1.4761 (  6.0%)    LowerFIRRTLTypes
    3.9866 (  9.4%)    2.2244 (  9.0%)    'firrtl.module' Pipeline
    3.0323 (  7.2%)    1.6569 (  6.7%)      ExpandWhens
    0.9543 (  2.3%)    0.5674 (  2.3%)      SFCCompat
    1.0728 (  2.5%)    1.0728 (  4.4%)    CheckCombCycles
    0.2020 (  0.5%)    0.2020 (  0.8%)      (A) circt::firrtl::InstanceGraph
    6.3262 ( 15.0%)    3.4723 ( 14.1%)    'firrtl.module' Pipeline
    6.0233 ( 14.3%)    3.2998 ( 13.4%)      Canonicalizer
    0.3028 (  0.7%)    0.1725 (  0.7%)      InferReadWrite
    0.1660 (  0.4%)    0.1660 (  0.7%)    PrefixModules
    0.0607 (  0.1%)    0.0607 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.3539 (  0.8%)    0.3539 (  1.4%)    Inliner
    0.8791 (  2.1%)    0.8791 (  3.6%)    IMConstProp
    0.0593 (  0.1%)    0.0593 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0497 (  0.1%)    0.0497 (  0.2%)    AddSeqMemPorts
    0.0497 (  0.1%)    0.0497 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1771 (  0.4%)    0.1771 (  0.7%)    CreateSiFiveMetadata
    0.0262 (  0.1%)    0.0262 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.7190 (  6.4%)    1.4339 (  5.8%)    'firrtl.module' Pipeline
    0.2447 (  0.6%)    0.1278 (  0.5%)      DropName
    2.4743 (  5.9%)    1.3061 (  5.3%)      Canonicalizer
    0.7120 (  1.7%)    0.7120 (  2.9%)    IMDeadCodeElim
    0.0497 (  0.1%)    0.0497 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.5776 (  1.4%)    0.5776 (  2.3%)  LowerFIRRTLToHW
    0.0238 (  0.1%)    0.0238 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0935 (  0.2%)    0.0935 (  0.4%)  LowerSeqToSV
    0.5255 (  1.2%)    0.5255 (  2.1%)  HWMemSimImpl
    0.8669 (  2.1%)    0.5472 (  2.2%)  'hw.module' Pipeline
    0.2991 (  0.7%)    0.1944 (  0.8%)    CSE
    0.0075 (  0.0%)    0.0039 (  0.0%)      (A) DominanceInfo
    0.3048 (  0.7%)    0.2020 (  0.8%)    Canonicalizer
    0.1483 (  0.4%)    0.0930 (  0.4%)    CSE
    0.0050 (  0.0%)    0.0025 (  0.0%)      (A) DominanceInfo
    0.0615 (  0.1%)    0.0314 (  0.1%)    HWCleanup
    0.1863 (  0.4%)    0.1028 (  0.4%)  'hw.module' Pipeline
    0.0277 (  0.1%)    0.0150 (  0.1%)    HWLegalizeModules
    0.1158 (  0.3%)    0.0667 (  0.3%)    PrettifyVerilog
    0.1912 (  0.5%)    0.1912 (  0.8%)  StripDebugInfoWithPred
    0.9387 (  2.2%)    0.9387 (  3.8%)  ExportVerilog
    0.0072 (  0.0%)    0.0072 (  0.0%)  Rest
   42.2687 (100.0%)   24.6198 (100.0%)  Total

{
  totalTime: 24.661,
  maxMemory: 1061969920
}
