// Seed: 2470156674
module module_0 (
    output wire  id_0,
    output wire  id_1,
    input  uwire id_2
);
  assign id_0 = 1;
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output logic id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    input uwire id_6,
    input wor id_7
);
  wor id_9;
  assign id_9 = 1;
  integer id_10;
  always @(posedge 1) begin
    id_10 = 1 | id_5;
    id_2 <= 1;
  end
  assign id_9 = id_9 == 1'b0;
  wire id_11;
  tri1 id_12 = 1;
  module_0(
      id_0, id_0, id_7
  );
endmodule
