\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{}\section{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}


F\+S\+MC P\+C\+C\+A\+RD Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+fsmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a7e197ef7f3d5a1e6bf5b52b1224d59c1}{F\+S\+M\+C\+\_\+\+Waitfeature}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a2722c6febaf495d03808dd6656e8c13e}{F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a40cec452b1d528e73d45bb0395df1ea3}{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a0be55ad90cf48723c8cef753ee920201}{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_afac8f6c87ad18b6caa550fd73e4b16ea}{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a304c79f957bd7fc3d83878af92c1c16d}{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a34514ae2564eb2eb0cd46e5bbf05b607}{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a3ffd8c627ffe3ac90dfbfe93a8b97c26}{F\+S\+M\+C\+\_\+\+Waitfeature}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a15db9675791f6f9c7fd82fe1084ff694}{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ac83f977e01623595e0aa8dd0b1eb3fcc}{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+S\+MC P\+C\+C\+A\+RD Init structure definition. 

Definition at line 85 of file stm32f10x\+\_\+fsmc.\+h.



\subsection{Member Data Documentation}
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping@{F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping}}
\index{F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping@{F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping}{FSMC_AddressLowMapping}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping}\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a2722c6febaf495d03808dd6656e8c13e}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a2722c6febaf495d03808dd6656e8c13e}


Definition at line 88 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}{FSMC_AttributeSpaceTimingStruct}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a304c79f957bd7fc3d83878af92c1c16d}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a304c79f957bd7fc3d83878af92c1c16d}
F\+S\+MC Attribute Space Timing 

Definition at line 94 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}{FSMC_CommonSpaceTimingStruct}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_afac8f6c87ad18b6caa550fd73e4b16ea}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_afac8f6c87ad18b6caa550fd73e4b16ea}
F\+S\+MC Common Space Timing 

Definition at line 92 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}{FSMC_IOSpaceTimingStruct}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a34514ae2564eb2eb0cd46e5bbf05b607}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a34514ae2564eb2eb0cd46e5bbf05b607}
F\+S\+MC IO Space Timing 

Definition at line 96 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}{FSMC_TARSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a0be55ad90cf48723c8cef753ee920201}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a0be55ad90cf48723c8cef753ee920201}
Defines the number of H\+C\+LK cycles to configure the delay between A\+LE low and RE low. This parameter can be a number between 0x0 and 0x\+FF 

Definition at line 90 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}{FSMC_TARSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ac83f977e01623595e0aa8dd0b1eb3fcc}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ac83f977e01623595e0aa8dd0b1eb3fcc}
Defines the number of H\+C\+LK cycles to configure the delay between A\+LE low and RE low. This parameter can be a number between 0x0 and 0x\+FF 

Definition at line 226 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}{FSMC_TCLRSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a40cec452b1d528e73d45bb0395df1ea3}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a40cec452b1d528e73d45bb0395df1ea3}
Defines the number of H\+C\+LK cycles to configure the delay between C\+LE low and RE low. This parameter can be a value between 0 and 0x\+FF. 

Definition at line 89 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}{FSMC_TCLRSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a15db9675791f6f9c7fd82fe1084ff694}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a15db9675791f6f9c7fd82fe1084ff694}
Defines the number of H\+C\+LK cycles to configure the delay between C\+LE low and RE low. This parameter can be a value between 0 and 0x\+FF. 

Definition at line 222 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}}
\index{F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Waitfeature}{FSMC_Waitfeature}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Waitfeature}\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a7e197ef7f3d5a1e6bf5b52b1224d59c1}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a7e197ef7f3d5a1e6bf5b52b1224d59c1}
Enables or disables the Wait feature for the Memory Bank. This parameter can be any value of \hyperlink{group___f_s_m_c___wait__feature}{F\+S\+M\+C\+\_\+\+Wait\+\_\+feature} 

Definition at line 87 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}}
\index{F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Waitfeature}{FSMC_Waitfeature}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Waitfeature}\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a3ffd8c627ffe3ac90dfbfe93a8b97c26}{}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a3ffd8c627ffe3ac90dfbfe93a8b97c26}
Enables or disables the Wait feature for the Memory Bank. This parameter can be any value of \hyperlink{group___f_s_m_c___wait__feature}{F\+S\+M\+C\+\_\+\+Wait\+\_\+feature} 

Definition at line 219 of file stm32f10x\+\_\+fsmc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__fsmc_8h}{stm32f10x\+\_\+fsmc.\+h}\end{DoxyCompactItemize}
