

================================================================
== Vivado HLS Report for 'clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_s'
================================================================
* Date:           Sun May 25 15:18:52 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098| 20.490 us | 20.490 us |  4098|  4098|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CloneLoop  |     4096|     4096|         2|          1|          1|  4096|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     46|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    171|    -|
|Register         |        -|      -|      21|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      21|    217|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_127_p2                       |     +    |      0|  0|  17|          13|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op26          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op31          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op32          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_121_p2               |   icmp   |      0|  0|  13|          13|          14|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  46|          35|          24|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_110              |   9|          2|   13|         26|
    |real_start               |   9|          2|    1|          2|
    |res1_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_3_V_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 171|         37|   29|         61|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_110              |  13|   0|   13|          0|
    |icmp_ln22_reg_157        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,16384> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,16384> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,16384> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,16384> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,16384> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,16384> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,16384> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,16384> | return value |
|start_out                | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,16384> | return value |
|start_write              | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,16384> | return value |
|data_V_data_0_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|res1_V_data_0_V_din      | out |    4|   ap_fifo  |                            res1_V_data_0_V                           |    pointer   |
|res1_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_0_V                           |    pointer   |
|res1_V_data_0_V_write    | out |    1|   ap_fifo  |                            res1_V_data_0_V                           |    pointer   |
|res1_V_data_1_V_din      | out |    4|   ap_fifo  |                            res1_V_data_1_V                           |    pointer   |
|res1_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_1_V                           |    pointer   |
|res1_V_data_1_V_write    | out |    1|   ap_fifo  |                            res1_V_data_1_V                           |    pointer   |
|res1_V_data_2_V_din      | out |    4|   ap_fifo  |                            res1_V_data_2_V                           |    pointer   |
|res1_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_2_V                           |    pointer   |
|res1_V_data_2_V_write    | out |    1|   ap_fifo  |                            res1_V_data_2_V                           |    pointer   |
|res1_V_data_3_V_din      | out |    4|   ap_fifo  |                            res1_V_data_3_V                           |    pointer   |
|res1_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_3_V                           |    pointer   |
|res1_V_data_3_V_write    | out |    1|   ap_fifo  |                            res1_V_data_3_V                           |    pointer   |
|res2_V_data_0_V_din      | out |    4|   ap_fifo  |                            res2_V_data_0_V                           |    pointer   |
|res2_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_0_V                           |    pointer   |
|res2_V_data_0_V_write    | out |    1|   ap_fifo  |                            res2_V_data_0_V                           |    pointer   |
|res2_V_data_1_V_din      | out |    4|   ap_fifo  |                            res2_V_data_1_V                           |    pointer   |
|res2_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_1_V                           |    pointer   |
|res2_V_data_1_V_write    | out |    1|   ap_fifo  |                            res2_V_data_1_V                           |    pointer   |
|res2_V_data_2_V_din      | out |    4|   ap_fifo  |                            res2_V_data_2_V                           |    pointer   |
|res2_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_2_V                           |    pointer   |
|res2_V_data_2_V_write    | out |    1|   ap_fifo  |                            res2_V_data_2_V                           |    pointer   |
|res2_V_data_3_V_din      | out |    4|   ap_fifo  |                            res2_V_data_3_V                           |    pointer   |
|res2_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_3_V                           |    pointer   |
|res2_V_data_3_V_write    | out |    1|   ap_fifo  |                            res2_V_data_3_V                           |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

