

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_63_1'
================================================================
* Date:           Tue Nov 25 01:19:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.001 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |      784|      784|         2|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mul_ln65_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %mul_ln65"   --->   Operation 6 'read' 'mul_ln65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln63 = store i10 0, i10 %i" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 7 'store' 'store_ln63' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 9 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.12ns)   --->   "%icmp_ln63 = icmp_eq  i10 %i_2, i10 784" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 10 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.12ns)   --->   "%add_ln63 = add i10 %i_2, i10 1" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 11 'add' 'add_ln63' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc.i.split, void %for.body.i.i.preheader.exitStub" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 12 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %i_2" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 13 'zext' 'zext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.13ns)   --->   "%add_ln65 = add i13 %mul_ln65_read, i13 %zext_ln65" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 14 'add' 'add_ln65' <Predicate = (!icmp_ln63)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i13 %add_ln65" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 15 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%test_images_addr = getelementptr i10 %test_images, i64 0, i64 %zext_ln65_1" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 16 'getelementptr' 'test_images_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%test_images_load = load i13 %test_images_addr" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 17 'load' 'test_images_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 7840> <ROM>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln63 = store i10 %add_ln63, i10 %i" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 18 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %i_2" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 19 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [mlp.cpp:64->mlp.cpp:95]   --->   Operation 20 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 22 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i10 %image_r, i64 0, i64 %zext_ln63" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 23 'getelementptr' 'image_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] ( I:3.25ns O:3.25ns )   --->   "%test_images_load = load i13 %test_images_addr" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 24 'load' 'test_images_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 7840> <ROM>
ST_2 : Operation 25 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln65 = store i10 %test_images_load, i10 %image_addr" [mlp.cpp:65->mlp.cpp:95]   --->   Operation 25 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 784> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc.i" [mlp.cpp:63->mlp.cpp:95]   --->   Operation 26 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln65]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ test_images]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
mul_ln65_read          (read             ) [ 000]
store_ln63             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_2                    (load             ) [ 011]
icmp_ln63              (icmp             ) [ 010]
add_ln63               (add              ) [ 000]
br_ln63                (br               ) [ 000]
zext_ln65              (zext             ) [ 000]
add_ln65               (add              ) [ 000]
zext_ln65_1            (zext             ) [ 000]
test_images_addr       (getelementptr    ) [ 011]
store_ln63             (store            ) [ 000]
zext_ln63              (zext             ) [ 000]
specpipeline_ln64      (specpipeline     ) [ 000]
speclooptripcount_ln63 (speclooptripcount) [ 000]
specloopname_ln63      (specloopname     ) [ 000]
image_addr             (getelementptr    ) [ 000]
test_images_load       (load             ) [ 000]
store_ln65             (store            ) [ 000]
br_ln63                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln65">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln65"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="test_images">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_images"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="mul_ln65_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="13" slack="0"/>
<pin id="40" dir="0" index="1" bw="13" slack="0"/>
<pin id="41" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln65_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="test_images_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="10" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="13" slack="0"/>
<pin id="48" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_images_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="13" slack="0"/>
<pin id="53" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="test_images_load/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="image_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="10" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="10" slack="0"/>
<pin id="61" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln65_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln63_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="10" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_2_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln63_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="9" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="add_ln63_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln65_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln65_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="13" slack="0"/>
<pin id="97" dir="0" index="1" bw="10" slack="0"/>
<pin id="98" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln65_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="13" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln63_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln63_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="1"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_2_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="1"/>
<pin id="124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="test_images_addr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="1"/>
<pin id="132" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="test_images_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="51" pin="3"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="76" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="76" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="38" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="91" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="95" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="110"><net_src comp="85" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="111" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="118"><net_src comp="34" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="125"><net_src comp="76" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="133"><net_src comp="44" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="51" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_r | {2 }
 - Input state : 
	Port: nn_fpga_top_Pipeline_VITIS_LOOP_63_1 : mul_ln65 | {1 }
	Port: nn_fpga_top_Pipeline_VITIS_LOOP_63_1 : test_images | {1 2 }
  - Chain level:
	State 1
		store_ln63 : 1
		i_2 : 1
		icmp_ln63 : 2
		add_ln63 : 2
		br_ln63 : 3
		zext_ln65 : 2
		add_ln65 : 3
		zext_ln65_1 : 4
		test_images_addr : 5
		test_images_load : 6
		store_ln63 : 3
	State 2
		image_addr : 1
		store_ln65 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln63_fu_85      |    0    |    17   |
|          |      add_ln65_fu_95      |    0    |    20   |
|----------|--------------------------|---------|---------|
|   icmp   |      icmp_ln63_fu_79     |    0    |    17   |
|----------|--------------------------|---------|---------|
|   read   | mul_ln65_read_read_fu_38 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      zext_ln65_fu_91     |    0    |    0    |
|   zext   |    zext_ln65_1_fu_101    |    0    |    0    |
|          |     zext_ln63_fu_111     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    54   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_2_reg_122      |   10   |
|        i_reg_115       |   10   |
|test_images_addr_reg_130|   13   |
+------------------------+--------+
|          Total         |   33   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   26   ||   1.61  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   33   |   63   |
+-----------+--------+--------+--------+
