==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 191.383 MB.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.86 seconds. CPU system time: 2.41 seconds. Elapsed time: 30.26 seconds; current allocated memory: 192.594 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'col' (matmul.cpp:6:10) in function 'hwmm_layer1' completely with a factor of 32 (matmul.cpp:6:10)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [32], float (*) [32])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [16], float (*) [16])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [10], int&)' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 31.84 seconds. CPU system time: 2.06 seconds. Elapsed time: 34.27 seconds; current allocated memory: 196.173 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 196.174 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 199.550 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.2 seconds; current allocated memory: 198.210 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:63) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (matmul.cpp:27) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (matmul.cpp:47) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:93) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:27) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:47) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod' (matmul.cpp:27) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod' (matmul.cpp:47) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (matmul.cpp:112) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (matmul.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (matmul.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer1_weights' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.53 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.7 seconds; current allocated memory: 220.710 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (matmul.cpp:112:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:113:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (matmul.cpp:114:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (matmul.cpp:66:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:33:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:81:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (matmul.cpp:53:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (matmul.cpp:14:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.07 seconds; current allocated memory: 229.216 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 14.66 seconds; current allocated memory: 232.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.01 seconds; current allocated memory: 235.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (7.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fcmp' operation ('tmp_6', matmul.cpp:97) [618]  (3.35 ns)
	'and' operation ('and_ln97_1', matmul.cpp:97) [619]  (0.331 ns)
	'select' operation ('max_val', matmul.cpp:97) [622]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', matmul.cpp:97) [593]  (0 ns)
	'fcmp' operation ('tmp_6', matmul.cpp:97) [618]  (3.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 19.79 seconds; current allocated memory: 237.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.93 seconds; current allocated memory: 241.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.88 seconds. CPU system time: 0.11 seconds. Elapsed time: 15.14 seconds; current allocated memory: 248.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 10530 from HDL expression: (1'b0 == ap_block_pp4_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 26.31 seconds. CPU system time: 0.25 seconds. Elapsed time: 26.63 seconds; current allocated memory: 268.418 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.537 MB.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.53 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.57 seconds; current allocated memory: 192.740 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'col' (matmul.cpp:6:10) in function 'hwmm_layer1' completely with a factor of 32 (matmul.cpp:6:10)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [32], float (*) [32])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [16], float (*) [16])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [10], int&)' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.79 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.17 seconds; current allocated memory: 196.370 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 199.744 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 198.397 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:63) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (matmul.cpp:27) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (matmul.cpp:47) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:93) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:27) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:47) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod' (matmul.cpp:27) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod' (matmul.cpp:47) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (matmul.cpp:112) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (matmul.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (matmul.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer1_weights' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 220.903 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (matmul.cpp:112:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:113:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (matmul.cpp:114:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (matmul.cpp:66:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:33:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:81:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (matmul.cpp:53:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (matmul.cpp:14:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 229.446 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 232.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 235.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 165, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 85, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
WARNING: [HLS 200-871] Estimated clock period (7.552ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nn_inference' consists of the following:	'fcmp' operation ('tmp_6', matmul.cpp:97) [618]  (3.35 ns)
	'and' operation ('and_ln97_1', matmul.cpp:97) [619]  (0.331 ns)
	'select' operation ('max_val', matmul.cpp:97) [622]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', matmul.cpp:97) [593]  (0 ns)
	'fcmp' operation ('tmp_6', matmul.cpp:97) [618]  (3.35 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.32 seconds; current allocated memory: 237.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 241.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 249.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 10530 from HDL expression: (1'b0 == ap_block_pp4_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.16 seconds; current allocated memory: 268.582 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.538 MB.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.41 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.49 seconds; current allocated memory: 192.725 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'col' (matmul.cpp:6:10) in function 'hwmm_layer1' completely with a factor of 32 (matmul.cpp:6:10)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [32], float (*) [32])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [16], float (*) [16])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [10], int&)' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.51 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.78 seconds; current allocated memory: 196.369 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.370 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 199.743 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 198.398 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:63) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (matmul.cpp:27) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (matmul.cpp:47) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:93) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:27) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:47) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod' (matmul.cpp:27) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod' (matmul.cpp:47) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (matmul.cpp:112) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (matmul.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (matmul.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer1_weights' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 220.931 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (matmul.cpp:112:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:113:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (matmul.cpp:114:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (matmul.cpp:66:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:33:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:81:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (matmul.cpp:53:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (matmul.cpp:14:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 229.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 232.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 235.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 131, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 67, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 237.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 240.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 247.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 8320 from HDL expression: (1'b0 == ap_block_pp4_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.49 seconds; current allocated memory: 265.633 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_28_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.538 MB.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.62 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.5 seconds; current allocated memory: 192.725 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'col' (matmul.cpp:6:10) in function 'hwmm_layer1' completely with a factor of 32 (matmul.cpp:6:10)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(float (*) [32], float (*) [32])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(float (*) [32], float const (*) [16], float (*) [16])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(float (*) [16], float (*) [16])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(float (*) [16], float const (*) [10], float (*) [10])' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(float (*) [10], int&)' into 'nn_inference(float*)' (matmul.cpp:109:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.56 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.82 seconds; current allocated memory: 196.369 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.370 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 199.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 198.402 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (matmul.cpp:8) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:63) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (matmul.cpp:27) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:78) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (matmul.cpp:47) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (matmul.cpp:93) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:27) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:47) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod' (matmul.cpp:27) in function 'nn_inference' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'prod' (matmul.cpp:47) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output' (matmul.cpp:112) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2' (matmul.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3' (matmul.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer1_weights' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 220.911 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (matmul.cpp:112:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:113:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (matmul.cpp:114:8)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0]' (matmul.cpp:66:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:33:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0]' (matmul.cpp:81:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0]' (matmul.cpp:53:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (matmul.cpp:14:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 229.446 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 232.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 235.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 133, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 69, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 237.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 240.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 248.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'nn_inference' is 8450 from HDL expression: (1'b0 == ap_block_pp4_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.56 seconds; current allocated memory: 267.320 MB.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_layer1_weights_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_26_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/oliver/Documents/Study/Embedded/Final_Project/MiniProject_ES/src/hls/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 191.537 MB.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
ERROR: [HLS 207-2103] size of array has non-integer type 'hls::stream<mydata_t>' (aka 'stream<hls::axis<ap_int<32>, 0, 0, 0> >'): matmul.cpp:118:18
ERROR: [HLS 207-3712] invalid operands to binary expression ('int' and 'hls::stream<mydata_t>' (aka 'stream<hls::axis<ap_int<32>, 0, 0, 0> >')): matmul.cpp:120:18
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1610:435
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1610:615
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1611:453
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1611:642
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1612:447
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1612:633
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1613:453
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1613:642
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1614:461
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1614:654
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1615:481
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1615:684
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1616:453
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1616:642
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1617:473
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1617:672
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1618:457
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1618:648
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1619:477
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1619:678
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1620:473
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1620:672
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1621:475
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1621:675
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1648:79
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1648:251
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1648:423
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1648:594
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1763:104
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1763:359
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1872:104
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1872:342
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W3, _AP_S3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1980:137
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1980:411
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1058:869
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1058:1075
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1058:1235
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1058:1428
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1059:887
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1059:1102
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1059:1262
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1059:1455
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1060:895
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1060:1107
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1060:1274
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1060:1474
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1061:905
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1061:1120
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1061:1289
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1061:1491
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1062:897
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1062:1116
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1062:1277
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1062:1471
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1063:935
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1063:1164
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1063:1334
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1063:1537
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1064:885
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1064:1100
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1064:1259
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1064:1451
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1065:923
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1065:1148
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1065:1316
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1065:1517
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1066:891
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1066:1108
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1066:1268
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1066:1461
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1067:929
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1067:1156
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1067:1325
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1067:1527
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1068:915
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1068:1140
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1068:1304
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1068:1501
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1069:917
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1069:1143
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1069:1307
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:1069:1504
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2215:9621
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2215:9909
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2216:10008
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2216:10305
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2217:9767
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2217:10061
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2218:9864
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2218:10161
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2219:10671
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2219:10985
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2220:10957
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2220:11281
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2221:10453
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2221:10761
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2222:10739
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2222:11057
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2223:10562
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2223:10873
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2224:10848
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2224:11169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2225:10998
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2225:11321
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2226:11041
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2226:11365
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2327:158
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W2, _AP_S2>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2327:506
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:2367:44
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:725:1213
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:725:1508
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:725:1803
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:725:2048
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:726:1231
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:726:1535
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:726:1839
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:726:2084
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:727:1239
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:727:1540
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:727:1841
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:727:2093
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:728:1249
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:728:1553
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:728:1857
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:728:2111
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:729:1241
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:729:1549
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:729:1857
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:729:2103
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:730:1279
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:730:1597
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:730:1915
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:730:2170
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:731:1229
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:731:1533
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:731:1837
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:731:2081
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:732:1267
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:732:1581
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:732:1895
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:732:2148
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:733:1235
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:733:1541
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:733:1847
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:733:2092
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:734:1273
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:734:1589
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:734:1905
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:734:2159
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:735:1259
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:735:1573
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:735:1887
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:735:2136
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:736:1261
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:736:1576
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:736:1891
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref' against 'stream': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:736:2140
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_range_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:772:158
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W2, _AP_S2>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:772:480
INFO: [HLS 207-4401] candidate template ignored: could not match 'af_bit_ref<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'int': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:772:803
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
