
---------- Begin Simulation Statistics ----------
final_tick                               2542176960500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220814                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   220812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.00                       # Real time elapsed on the host
host_tick_rate                              640266546                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196125                       # Number of instructions simulated
sim_ops                                       4196125                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012167                       # Number of seconds simulated
sim_ticks                                 12167115500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.880248                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  381015                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               812741                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2665                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115128                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            870885                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43556                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          282407                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           238851                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1076172                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71653                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32576                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196125                       # Number of instructions committed
system.cpu.committedOps                       4196125                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.795968                       # CPI: cycles per instruction
system.cpu.discardedOps                        295447                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620246                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1477697                       # DTB hits
system.cpu.dtb.data_misses                       8554                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418410                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873700                       # DTB read hits
system.cpu.dtb.read_misses                       7624                       # DTB read misses
system.cpu.dtb.write_accesses                  201836                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      603997                       # DTB write hits
system.cpu.dtb.write_misses                       930                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18173                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3653866                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1153771                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688062                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17084474                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172534                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1006128                       # ITB accesses
system.cpu.itb.fetch_acv                         1016                       # ITB acv
system.cpu.itb.fetch_hits                      998483                       # ITB hits
system.cpu.itb.fetch_misses                      7645                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4241     69.44%     79.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.07% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.14% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.19% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.69%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6107                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14451                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2440     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2698     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5156                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2427     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2427     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4872                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11227168000     92.24%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9197000      0.08%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19428500      0.16%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               915546500      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12171340000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899555                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944919                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8171958500     67.14%     67.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3999382500     32.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24320607                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541626     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839298     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592517     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104960      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196125                       # Class of committed instruction
system.cpu.quiesceCycles                        13624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7236133                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22757457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22757457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22757457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22757457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116704.907692                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116704.907692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116704.907692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116704.907692                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12995490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12995490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12995490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12995490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66643.538462                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66643.538462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66643.538462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66643.538462                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22407960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22407960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116708.125000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116708.125000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12795993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12795993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66645.796875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66645.796875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.271251                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539688277000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.271251                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204453                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204453                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131009                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34907                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88990                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34551                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28985                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28985                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89580                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41323                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11424512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11424512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18158393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160303                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002720                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052081                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159867     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     436      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160303                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837112536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378302250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475002750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5729152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10228544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5729152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5729152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34907                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34907                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470871835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369799399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840671234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470871835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470871835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183613610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183613610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183613610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470871835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369799399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024284844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000158408500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7492                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414275                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159821                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123683                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159821                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123683                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10611                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2023                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5836                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2049733000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4847420500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13737.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32487.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105504                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82156                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159821                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123683                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.388611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.065787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.677013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35346     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24625     29.61%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10039     12.07%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4814      5.79%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2514      3.02%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1496      1.80%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          922      1.11%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          578      0.69%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2834      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.913252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.316355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.695243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1387     18.51%     18.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5625     75.07%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           296      3.95%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.16%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.52%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.234250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.219388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.726144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6697     89.39%     89.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      1.48%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              472      6.30%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              151      2.02%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.77%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7492                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9549440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  679104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7784448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10228544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7915712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12167110500                       # Total gap between requests
system.mem_ctrls.avgGap                      42916.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5082368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7784448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417713467.090864717960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367143058.681410551071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639794041.570493817329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123683                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2589133250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258287250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298707278750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28923.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32122.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2415103.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319614960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169849020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568608180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314755560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5321645970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190786560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7845327930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.797687                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443309250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11317686250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274304520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145773540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496751220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320142600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5241568380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        258220320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7696828260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.592685                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    617111250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11143884250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12159915500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1712259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1712259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1712259                       # number of overall hits
system.cpu.icache.overall_hits::total         1712259                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89581                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89581                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89581                       # number of overall misses
system.cpu.icache.overall_misses::total         89581                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5518035500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5518035500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5518035500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5518035500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1801840                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1801840                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1801840                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1801840                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049716                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049716                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049716                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049716                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61598.279769                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61598.279769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61598.279769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61598.279769                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88990                       # number of writebacks
system.cpu.icache.writebacks::total             88990                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89581                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5428455500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5428455500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5428455500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5428455500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049716                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049716                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049716                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049716                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60598.290932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60598.290932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60598.290932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60598.290932                       # average overall mshr miss latency
system.cpu.icache.replacements                  88990                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1712259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1712259                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89581                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89581                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5518035500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5518035500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1801840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1801840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049716                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049716                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61598.279769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61598.279769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5428455500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5428455500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60598.290932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60598.290932                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.843643                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1767105                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89068                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.839954                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.843643                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3693260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3693260                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334590                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334590                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334590                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106003                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106003                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106003                       # number of overall misses
system.cpu.dcache.overall_misses::total        106003                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6792778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6792778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6792778500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6792778500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440593                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440593                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073583                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073583                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073583                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073583                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64081.002424                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64081.002424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64081.002424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64081.002424                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34731                       # number of writebacks
system.cpu.dcache.writebacks::total             34731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36577                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36577                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418764500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418764500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418764500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418764500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21597000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21597000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048193                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048193                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048193                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048193                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63647.113473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63647.113473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63647.113473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63647.113473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103831.730769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103831.730769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69279                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3317773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3317773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66933.767753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66933.767753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2698741500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2698741500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21597000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21597000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66754.266845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66754.266845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199972.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199972.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475005500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475005500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61575.361035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61575.361035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720023000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720023000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59315.228636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59315.228636                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64909000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64909000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079871                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079871                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72605.145414                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72605.145414                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64015000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64015000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079871                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079871                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71605.145414                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71605.145414                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542176960500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.359446                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69279                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.166111                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.359446                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2996127                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2996127                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551990786500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 634665                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   634657                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.14                       # Real time elapsed on the host
host_tick_rate                              618824798                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7706332                       # Number of instructions simulated
sim_ops                                       7706332                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007514                       # Number of seconds simulated
sim_ticks                                  7514099000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.987383                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  180113                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               474139                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12364                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66328                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            469925                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              23834                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          184277                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           160443                       # Number of indirect misses.
system.cpu.branchPred.lookups                  635992                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   80135                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19429                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2770774                       # Number of instructions committed
system.cpu.committedOps                       2770774                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.371709                       # CPI: cycles per instruction
system.cpu.discardedOps                        252576                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   348372                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       871121                       # DTB hits
system.cpu.dtb.data_misses                       2103                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233016                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       541073                       # DTB read hits
system.cpu.dtb.read_misses                       1661                       # DTB read misses
system.cpu.dtb.write_accesses                  115356                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      330048                       # DTB write hits
system.cpu.dtb.write_misses                       442                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204960                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2358416                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            703035                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           378472                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10407896                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.186161                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  582204                       # ITB accesses
system.cpu.itb.fetch_acv                          278                       # ITB acv
system.cpu.itb.fetch_hits                      580451                       # ITB hits
system.cpu.itb.fetch_misses                      1753                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.43%      3.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4342     82.63%     86.24% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.65%     89.90% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.91% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.93% # number of callpals executed
system.cpu.kern.callpal::rti                      298      5.67%     95.60% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.10%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.20%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5255                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7198                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1816     38.73%     38.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      42      0.90%     39.62% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2823     60.20%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4689                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1813     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       42      1.14%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1814     49.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3677                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5060482000     67.33%     67.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                72950000      0.97%     68.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9187000      0.12%     68.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2373830000     31.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7516449000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998348                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.642579                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.784176                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 253                      
system.cpu.kern.mode_good::user                   253                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               478                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 253                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.529289                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.692202                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6053879500     80.54%     80.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1462569500     19.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         14883791                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107238      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1686228     60.86%     64.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4450      0.16%     64.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466707     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293422     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.27%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                39076      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2770774                       # Class of committed instruction
system.cpu.quiesceCycles                       144407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4475895                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230147                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2980679610                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2980679610                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2980679610                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2980679610                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118196.510826                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118196.510826                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118196.510826                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118196.510826                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            32                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1718351415                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1718351415                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1718351415                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1718351415                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68139.876874                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68139.876874                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68139.876874                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68139.876874                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7608968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7608968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115287.393939                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115287.393939                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4308968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4308968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65287.393939                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65287.393939                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2973070642                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2973070642                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118204.144482                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118204.144482                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1714042447                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1714042447                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68147.361920                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68147.361920                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 733                       # Transaction distribution
system.membus.trans_dist::ReadResp              80263                       # Transaction distribution
system.membus.trans_dist::WriteReq                732                       # Transaction distribution
system.membus.trans_dist::WriteResp               732                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38777                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66989                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9225                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10314                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10314                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12540                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       200957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       200957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 322697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8573888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8573888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2618                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2330432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2333050                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12516666                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116475                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001460                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038176                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116305     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116475                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2537500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           663600082                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125313000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          356144750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4286592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1458432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5745024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4286592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4286592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2481728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2481728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38777                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38777                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         570473186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194092732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             764565918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    570473186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        570473186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      330276191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            330276191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      330276191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        570473186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194092732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1094842109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000585176500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6436                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6436                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248000                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99129                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89766                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105701                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89766                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3497                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   915                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5140                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1331464250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  431345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2949008000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15433.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34183.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       146                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62044                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73595                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89766                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    507                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.650357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.424394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.849805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22392     40.40%     40.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16595     29.94%     70.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7122     12.85%     83.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3133      5.65%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1737      3.13%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          945      1.70%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          629      1.13%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          398      0.72%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2477      4.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55428                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.404133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.631129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.938789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1574     24.46%     24.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              44      0.68%     25.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             94      1.46%     26.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           652     10.13%     36.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3385     52.59%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           438      6.81%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           114      1.77%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            56      0.87%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            33      0.51%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            18      0.28%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             6      0.09%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            12      0.19%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6436                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.281231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.258126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5915     91.90%     91.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           452      7.02%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            43      0.67%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            15      0.23%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6436                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5521216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  223808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6706304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5745024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6764864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       734.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       892.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    764.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    900.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7514099000                       # Total gap between requests
system.mem_ctrls.avgGap                      38441.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4069504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1451712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6706304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 541582430.574843406677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 193198412.743829965591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 892496093.011284589767                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105701                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2138425250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    810582750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 188053822000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31927.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35570.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1779111.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            220004820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116935335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           329518140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          286212600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     593742240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3056364510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        314465760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4917243405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.402265                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    790522500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    251160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6479792500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            176236620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93668190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           287192220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261323640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     593742240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3170198070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        218654880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4801015860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.934337                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    540907000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    251160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6729534500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  799                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 799                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25884                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25884                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2618                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612874                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               215500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2198000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131415610                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1484000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              728500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               60500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9737026000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1018485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1018485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1018485                       # number of overall hits
system.cpu.icache.overall_hits::total         1018485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66990                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66990                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66990                       # number of overall misses
system.cpu.icache.overall_misses::total         66990                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4391892500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4391892500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4391892500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4391892500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1085475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1085475                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1085475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1085475                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061715                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061715                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061715                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061715                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65560.419466                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65560.419466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65560.419466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65560.419466                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66989                       # number of writebacks
system.cpu.icache.writebacks::total             66989                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66990                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66990                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66990                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66990                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4324902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4324902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4324902500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4324902500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061715                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061715                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061715                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061715                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64560.419466                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64560.419466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64560.419466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64560.419466                       # average overall mshr miss latency
system.cpu.icache.replacements                  66989                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1018485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1018485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66990                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66990                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4391892500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4391892500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1085475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1085475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061715                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061715                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65560.419466                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65560.419466                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66990                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66990                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4324902500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4324902500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64560.419466                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64560.419466                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998528                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1132692                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66989                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.908627                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998528                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2237940                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2237940                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       807213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           807213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       807213                       # number of overall hits
system.cpu.dcache.overall_hits::total          807213                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33602                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33602                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33602                       # number of overall misses
system.cpu.dcache.overall_misses::total         33602                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2230587000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2230587000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2230587000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2230587000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       840815                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840815                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840815                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840815                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039964                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039964                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039964                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039964                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66382.566514                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66382.566514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66382.566514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66382.566514                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13625                       # number of writebacks
system.cpu.dcache.writebacks::total             13625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11221                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11221                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1503284500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1503284500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1503284500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1503284500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    139190000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    139190000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026618                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026618                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67167.887941                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67167.887941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67167.887941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67167.887941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95010.238908                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95010.238908                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22784                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       507604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          507604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1004750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1004750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       521478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       521478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72419.633847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72419.633847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1819                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1819                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          733                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          733                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    878010000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    878010000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    139190000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    139190000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72833.678971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72833.678971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189890.859482                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189890.859482                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1225837000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1225837000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       319337                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       319337                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62136.912003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62136.912003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          732                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          732                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    625274500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    625274500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60553.408871                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60553.408871                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6580                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6580                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          422                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          422                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33199500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33199500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060268                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060268                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78671.800948                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78671.800948                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          421                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          421                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32760000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32760000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060126                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060126                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77814.726841                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77814.726841                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6870                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6870                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6870                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6870                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9813826000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.882483                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              812572                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22788                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.657890                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.882483                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1732162                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1732162                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3167748294500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 426396                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754052                       # Number of bytes of host memory used
host_op_rate                                   426396                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1763.34                       # Real time elapsed on the host
host_tick_rate                              349198794                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   751883483                       # Number of instructions simulated
sim_ops                                     751883483                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.615758                       # Number of seconds simulated
sim_ticks                                615757508000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.844197                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18202795                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             21204456                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2293                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4679116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21534644                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             721343                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1734861                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1013518                       # Number of indirect misses.
system.cpu.branchPred.lookups                31339559                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3944291                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       322325                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   744177151                       # Number of instructions committed
system.cpu.committedOps                     744177151                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.654023                       # CPI: cycles per instruction
system.cpu.discardedOps                      13189485                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                166737646                       # DTB accesses
system.cpu.dtb.data_acv                            11                       # DTB access violations
system.cpu.dtb.data_hits                    168253051                       # DTB hits
system.cpu.dtb.data_misses                       4627                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                119141161                       # DTB read accesses
system.cpu.dtb.read_acv                             3                       # DTB read access violations
system.cpu.dtb.read_hits                    119836183                       # DTB read hits
system.cpu.dtb.read_misses                       3955                       # DTB read misses
system.cpu.dtb.write_accesses                47596485                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    48416868                       # DTB write hits
system.cpu.dtb.write_misses                       672                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              485509                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          568181661                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         128849119                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         50906670                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       577224355                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604587                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               110906931                       # ITB accesses
system.cpu.itb.fetch_acv                          235                       # ITB acv
system.cpu.itb.fetch_hits                   110882076                       # ITB hits
system.cpu.itb.fetch_misses                     24855                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    68      0.42%      0.42% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.42% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13410     82.27%     82.69% # number of callpals executed
system.cpu.kern.callpal::rdps                    1400      8.59%     91.28% # number of callpals executed
system.cpu.kern.callpal::rti                     1191      7.31%     98.59% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.15%     98.74% # number of callpals executed
system.cpu.kern.callpal::rdunique                 206      1.26%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16300                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      42660                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4278     28.06%     28.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     630      4.13%     32.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10323     67.71%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15246                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4239     46.46%     46.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      630      6.91%     53.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4239     46.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9123                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             603904457000     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29428000      0.00%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               871580500      0.14%     98.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10211995500      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         615017461000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990884                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.410636                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.598386                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1121                      
system.cpu.kern.mode_good::user                  1120                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1257                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1120                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.891806                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.942413                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20106594500      3.27%      3.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         594871214500     96.72%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             39600000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       68                       # number of times the context was actually changed
system.cpu.numCycles                       1230885858                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            47088241      6.33%      6.33% # Class of committed instruction
system.cpu.op_class_0::IntAlu               526526746     70.75%     77.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                4936526      0.66%     77.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                481101      0.06%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::MemRead              116685413     15.68%     93.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite              48219291      6.48%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             11767      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8686      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               219028      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                744177151                       # Class of committed instruction
system.cpu.quiesceCycles                       629158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       653661503                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         6978                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5259240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10518420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2036984475                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2036984475                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2036984475                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2036984475                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118051.838598                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118051.838598                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118051.838598                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118051.838598                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            40                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1173281603                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1173281603                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1173281603                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1173281603                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67996.615648                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67996.615648                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67996.615648                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67996.615648                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4809484                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4809484                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123320.102564                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123320.102564                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2859484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2859484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73320.102564                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73320.102564                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2032174991                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2032174991                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118039.904217                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118039.904217                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1170422119                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1170422119                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67984.556169                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67984.556169                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5112216                       # Transaction distribution
system.membus.trans_dist::WriteReq               1180                       # Transaction distribution
system.membus.trans_dist::WriteResp              1180                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       217204                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4849584                       # Transaction distribution
system.membus.trans_dist::CleanEvict           192392                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            130193                       # Transaction distribution
system.membus.trans_dist::ReadExResp           130193                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4849584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        262187                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14543248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14543248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1177027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1180277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15758037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    620394496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    620394496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6465                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     37909056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     37915521                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               659411969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5541                       # Total snoops (count)
system.membus.snoopTraffic                     354624                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5260809                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001326                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036396                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5253831     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    6978      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5260809                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3377000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31197978144                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             211234                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2122919250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        25605656500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      310021120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          335131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    310021120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     310021120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13901056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13901056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4844080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          392341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5236423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       217204                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             217204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         503479237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40778754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             544258198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    503479237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        503479237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22575536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22575536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22575536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        503479237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40778754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            566833735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5025309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4696717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    389913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000643138500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310378                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310378                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15041690                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4718884                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5236423                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5059997                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5236423                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5059997                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 149791                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34688                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            833353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            181774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            148569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            509511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            212442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            262783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            202692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            286306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             94682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           212655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           287284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           368078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           414933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           245646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           712966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            812579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            175886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            101648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            513288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            207832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            271158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            200759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            315981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           201266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           284034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           342123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           411786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           236867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           707014                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  53885250000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25433160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149259600000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10593.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29343.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        56                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4322763                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4091984                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5236423                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5059997                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4924629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  156642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 299396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 310684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 312168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 310815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 310773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 312900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 310559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 310730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 311071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 311475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 310731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 310605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 310559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 310434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 310490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 310563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    213                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1697196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.313706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   244.787098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.789650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       406443     23.95%     23.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       390493     23.01%     46.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       228848     13.48%     60.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       149924      8.83%     69.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       105611      6.22%     75.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88534      5.22%     80.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58852      3.47%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44366      2.61%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       224125     13.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1697196                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.388488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.104127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.212455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2358      0.76%      0.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          26703      8.60%      9.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        277492     89.40%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2675      0.86%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           560      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           226      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           112      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            70      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            41      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            33      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            26      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           15      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310378                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.179238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.652086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        284887     91.79%     91.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         23986      7.73%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1457      0.47%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            36      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310378                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              325544448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9586624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321619904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               335131072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            323839808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       528.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       522.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    544.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    525.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  615757437500                       # Total gap between requests
system.mem_ctrls.avgGap                      59803.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    300589888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24954432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321619904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 488162765.528146862984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40526395.010680086911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 207.874038622360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 522315846.451684713364                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4844080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       392341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5059997                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 135432092500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13827222750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       284750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14974119437750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27958.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35242.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    142375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2959313.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5979121680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3177978540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18725007000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13507616520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     48606960480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     220466228490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50795111520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       361258024230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.688785                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 129888368250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20561320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 465307819750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6138857760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3262880280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17593545480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12724506900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     48606960480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     216183061530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      54401988960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       358911801390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.878482                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 139454147500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20561320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 455742040500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18396                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18396                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37760                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6465                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108601                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1657500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2070000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89946475                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              685500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1016500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    131876.172699                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       219000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    615435507500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    107362789                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        107362789                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    107362789                       # number of overall hits
system.cpu.icache.overall_hits::total       107362789                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4849583                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4849583                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4849583                       # number of overall misses
system.cpu.icache.overall_misses::total       4849583                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 301800534000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 301800534000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 301800534000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 301800534000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    112212372                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    112212372                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    112212372                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    112212372                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043218                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043218                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043218                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043218                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62232.264918                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62232.264918                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62232.264918                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62232.264918                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4849584                       # number of writebacks
system.cpu.icache.writebacks::total           4849584                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4849583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4849583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4849583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4849583                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 296950950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 296950950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 296950950000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 296950950000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043218                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043218                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043218                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043218                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61232.264712                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61232.264712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61232.264712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61232.264712                       # average overall mshr miss latency
system.cpu.icache.replacements                4849584                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    107362789                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       107362789                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4849583                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4849583                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 301800534000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 301800534000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    112212372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    112212372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62232.264918                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62232.264918                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4849583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4849583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 296950950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 296950950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61232.264712                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61232.264712                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           112220413                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4850096                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.137771                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         229274328                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        229274328                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    162714956                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        162714956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    162714956                       # number of overall hits
system.cpu.dcache.overall_hits::total       162714956                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       528180                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         528180                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       528180                       # number of overall misses
system.cpu.dcache.overall_misses::total        528180                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35255713000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35255713000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35255713000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35255713000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    163243136                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    163243136                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    163243136                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    163243136                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003236                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003236                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003236                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003236                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66749.428225                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66749.428225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66749.428225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66749.428225                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       199988                       # number of writebacks
system.cpu.dcache.writebacks::total            199988                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       137238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       137238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       137238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       137238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       390942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       390942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       390942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       390942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1625                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1625                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26208348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26208348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26208348000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26208348000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87635500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87635500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002395                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002395                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002395                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002395                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67038.967417                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67038.967417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67038.967417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67038.967417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53929.538462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53929.538462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 392341                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    114737927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       114737927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       294229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        294229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20320720500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20320720500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    115032156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    115032156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69064.301955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69064.301955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       260745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       260745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17833609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17833609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87635500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87635500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68394.826363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68394.826363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196933.707865                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196933.707865                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     47977029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47977029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       233951                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       233951                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14934992500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14934992500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48210980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48210980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63838.122085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63838.122085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       103754                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       103754                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       130197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       130197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1180                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1180                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8374739000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8374739000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64323.594246                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64323.594246                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10626                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10626                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1404                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1404                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    104485500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    104485500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.116708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.116708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74419.871795                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74419.871795                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1403                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1403                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    103020500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    103020500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.116625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.116625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73428.724163                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73428.724163                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12008                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12008                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12008                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12008                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 615757508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           163192343                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            393365                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            414.862387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         326926689                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        326926689                       # Number of data accesses

---------- End Simulation Statistics   ----------
