{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697592189160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697592189160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 21:23:09 2023 " "Processing started: Tue Oct 17 21:23:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697592189160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592189160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1_ads -c project1_ads " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1_ads -c project1_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592189160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697592189353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697592189353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1_ads.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project1_ads.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project1_ads-top_level " "Found design unit 1: project1_ads-top_level" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197356 ""} { "Info" "ISGN_ENTITY_NAME" "1 project1_ads " "Found entity 1: project1_ads" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592197356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ro_puf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ro_puf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ro_puf-ro_puf_arch " "Found design unit 1: ro_puf-ro_puf_arch" {  } { { "ro_puf.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ro_puf.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197357 ""} { "Info" "ISGN_ENTITY_NAME" "1 ro_puf " "Found entity 1: ro_puf" {  } { { "ro_puf.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ro_puf.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592197357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator-ro_arch " "Found design unit 1: ring_oscillator-ro_arch" {  } { { "ring_oscillator.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ring_oscillator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197358 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator " "Found entity 1: ring_oscillator" {  } { { "ring_oscillator.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ring_oscillator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592197358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file project1_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project1_pkg " "Found design unit 1: project1_pkg" {  } { { "project1_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 project1_pkg-body " "Found design unit 2: project1_pkg-body" {  } { { "project1_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_pkg.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592197359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Found design unit 1: counter-counter_arch" {  } { { "counter.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197360 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592197360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_inverter-inverter_arch " "Found design unit 1: my_inverter-inverter_arch" {  } { { "my_inverter.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/my_inverter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197363 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_inverter " "Found entity 1: my_inverter" {  } { { "my_inverter.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/my_inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592197363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nand2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_nand2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_nand2-nand2_arch " "Found design unit 1: my_nand2-nand2_arch" {  } { { "my_nand2.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/my_nand2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197364 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_nand2 " "Found entity 1: my_nand2" {  } { { "my_nand2.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/my_nand2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592197364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-fsm " "Found design unit 1: control_unit-fsm" {  } { { "control_unit.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/control_unit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197365 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697592197365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592197365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project1_ads " "Elaborating entity \"project1_ads\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697592197408 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset project1_ads.vhd(22) " "VHDL Signal Declaration warning at project1_ads.vhd(22): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697592197411 "|project1_ads"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done project1_ads.vhd(26) " "VHDL Signal Declaration warning at project1_ads.vhd(26): used implicit default value for signal \"done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697592197411 "|project1_ads"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "top_enable project1_ads.vhd(28) " "VHDL Signal Declaration warning at project1_ads.vhd(28): used implicit default value for signal \"top_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697592197411 "|project1_ads"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "counter_selects project1_ads.vhd(38) " "VHDL Signal Declaration warning at project1_ads.vhd(38): used explicit default value for signal \"counter_selects\" because signal was never assigned a value" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1697592197412 "|project1_ads"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "compare_result project1_ads.vhd(39) " "Verilog HDL or VHDL warning at project1_ads.vhd(39): object \"compare_result\" assigned a value but never read" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697592197412 "|project1_ads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ro_puf ro_puf:my_ro_puf " "Elaborating entity \"ro_puf\" for hierarchy \"ro_puf:my_ro_puf\"" {  } { { "project1_ads.vhd" "my_ro_puf" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697592197422 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "response ro_puf.vhd(28) " "VHDL Signal Declaration warning at ro_puf.vhd(28): used implicit default value for signal \"response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ro_puf.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ro_puf.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697592197423 "|project1_ads|ro_puf:my_ro_puf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_value ro_puf.vhd(35) " "Verilog HDL or VHDL warning at ro_puf.vhd(35): object \"count_value\" assigned a value but never read" {  } { { "ro_puf.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ro_puf.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697592197423 "|project1_ads|ro_puf:my_ro_puf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ro_puf:my_ro_puf\|ring_oscillator:\\ro_chain:0:ro0 " "Elaborating entity \"ring_oscillator\" for hierarchy \"ro_puf:my_ro_puf\|ring_oscillator:\\ro_chain:0:ro0\"" {  } { { "ro_puf.vhd" "\\ro_chain:0:ro0" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ro_puf.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697592197433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_nand2 ro_puf:my_ro_puf\|ring_oscillator:\\ro_chain:0:ro0\|my_nand2:nand_stage " "Elaborating entity \"my_nand2\" for hierarchy \"ro_puf:my_ro_puf\|ring_oscillator:\\ro_chain:0:ro0\|my_nand2:nand_stage\"" {  } { { "ring_oscillator.vhd" "nand_stage" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ring_oscillator.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697592197436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_inverter ro_puf:my_ro_puf\|ring_oscillator:\\ro_chain:0:ro0\|my_inverter:\\inverter_chain:0:u0 " "Elaborating entity \"my_inverter\" for hierarchy \"ro_puf:my_ro_puf\|ring_oscillator:\\ro_chain:0:ro0\|my_inverter:\\inverter_chain:0:u0\"" {  } { { "ring_oscillator.vhd" "\\inverter_chain:0:u0" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ring_oscillator.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697592197438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ro_puf:my_ro_puf\|counter:\\ro_chain:0:count0 " "Elaborating entity \"counter\" for hierarchy \"ro_puf:my_ro_puf\|counter:\\ro_chain:0:count0\"" {  } { { "ro_puf.vhd" "\\ro_chain:0:count0" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ro_puf.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697592197442 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reset GND " "Pin \"reset\" is stuck at GND" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697592197985 "|project1_ads|reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697592197985 "|project1_ads|done"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_enable GND " "Pin \"top_enable\" is stuck at GND" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697592197985 "|project1_ads|top_enable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697592197985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697592198098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697592198098 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697592198138 "|project1_ads|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counts_en " "No output dependent on input pin \"counts_en\"" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697592198138 "|project1_ads|counts_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "counts_reset " "No output dependent on input pin \"counts_reset\"" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697592198138 "|project1_ads|counts_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697592198138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697592198138 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697592198138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697592198138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697592198146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 21:23:18 2023 " "Processing ended: Tue Oct 17 21:23:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697592198146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697592198146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697592198146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697592198146 ""}
