======
Cores:
======
Name:  "P"
Registers:
  Name:  "pc"
  Usage:  read, written
  Width:  32
  Attributes:  cia nia
  -------------------------------
Current-instruction-address register:  pc
Next-instruction-address register:  pc
Real-address Mask:
  Initial mask:  0xffffffff (constant)
Effective-address Mask:
  Initial mask:  0xffffffff (constant)
Instruction Fields:
  E: [16,16] [not used] 
        Immediate field used to specify a 1-bit value used by *wrteei* to place in the
    EE (External Input Enable) bit of the Machine State Register.
    
  OPCD: [0,5] 
        Primary opcode.
    
  RA: [11,15] 
  Table:  (( 0 1 ), reserved, ( 2 3 ), reserved)
        Field used to specify a General Purpose Register to be used as a source.
    
  RB: [16,20] [not used] 
        Field used to specify a General Purpose Register to be used as a source.
    
  RS: [6,10] 
        Field used to specify a General Purpose Register as a target.
    
  RT: [6,10] [not used] 
        Field used to specify a General Purpose Register to be used as a target.
    
  SPRN: [16,20] [11,15] [not used] 
        Field used to specify a Special Purpose Register for the *mtspr* and *mfspr* instructions.
    
  UI: [16,31] 
  XO: [21,30] [not used] 
        Extended opcode.
    
Instructions:
  Name:  ori (rank: 100)
  Width:  32
  Syntax:  "ori %f %f %f":   RS RA(1) UI
  Fields:  OPCD(24) RS RA UI
  Action:  {
     var t = RA ( 0 ) ;
}
  -------------------------------

Instruction Tables:
other:
    Mask:  0xfc000000
    24(60000000):  ori
-------------------------------

