# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../freq.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../freq.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "../../../../freq.srcs/sources_1/bd/system/ipshared/8b3d" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../freq.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../freq.ip_user_files/bd/system/ipshared/d32c/src/axis_red_pitaya_adc.v" \
"../../../../freq.ip_user_files/bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" \
"../../../../freq.ip_user_files/bd/system/ipshared/8b85/src/axis_red_pitaya_dac.v" \
"../../../../freq.ip_user_files/bd/system/ip/system_axis_red_pitaya_dac_0_0/sim/system_axis_red_pitaya_dac_0_0.v" \
"../../../../freq.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../../freq.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../../freq.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../../freq.ip_user_files/bd/system/sim/system.v" \
"../../../../freq.srcs/sources_1/bd/system/hdl/system_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
