Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: idea_com.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "idea_com.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "idea_com"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : idea_com
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/mux4x1.vhd" in Library work.
Architecture behavioral of Entity mux4x1 is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/mulop.vhd" in Library work.
Architecture behavioral of Entity mulop is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/addop.vhd" in Library work.
Architecture behavioral of Entity addop is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/xorop.vhd" in Library work.
Architecture behavioral of Entity xorop is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/clock_controlled_register.vhd" in Library work.
Architecture behavioral of Entity clock_controlled_register is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/datapath.vhd" in Library work.
Architecture structural of Entity datapath is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/roundcounter.vhd" in Library work.
Architecture behavioral of Entity roundcounter is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/key_generator.vhd" in Library work.
Architecture behavioral of Entity key_generator is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/clockedround.vhd" in Library work.
Architecture structural of Entity clockedround is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/mux2x1.vhd" in Library work.
Architecture behavioral of Entity mux2x1 is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/txmit.vhd" in Library work.
Architecture behavior of Entity txmit is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/rxcver.vhd" in Library work.
Architecture behavior of Entity rxcver is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/uart.vhd" in Library work.
Architecture behavior of Entity uart is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/idea_rcs2.vhd" in Library work.
Architecture structural of Entity idea_rcs2 is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/clk_div.vhd" in Library work.
Architecture behavioral of Entity clk_div is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/idea_com_inner.vhd" in Library work.
Architecture behavioral of Entity idea_com_inner is up to date.
Compiling vhdl file "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/idea_com.vhd" in Library work.
Architecture behavioral of Entity idea_com is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <idea_com> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <idea_com_inner> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uart> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <idea_rcs2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux2x1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <txmit> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <rxcver> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <roundcounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KEY_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clockedround> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <clock_controlled_register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <datapath> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux4x1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mulop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <xorop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_controlled_register> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <idea_com> in library <work> (Architecture <behavioral>).
Entity <idea_com> analyzed. Unit <idea_com> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <behavioral>).
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <idea_com_inner> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <LEDs<7>> in unit <idea_com_inner> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LEDs<6>> in unit <idea_com_inner> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LEDs<5>> in unit <idea_com_inner> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LEDs<4>> in unit <idea_com_inner> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <idea_com_inner> analyzed. Unit <idea_com_inner> generated.

Analyzing Entity <uart> in library <work> (Architecture <behavior>).
Entity <uart> analyzed. Unit <uart> generated.

Analyzing Entity <txmit> in library <work> (Architecture <behavior>).
Entity <txmit> analyzed. Unit <txmit> generated.

Analyzing Entity <rxcver> in library <work> (Architecture <behavior>).
Entity <rxcver> analyzed. Unit <rxcver> generated.

Analyzing Entity <idea_rcs2> in library <work> (Architecture <structural>).
Entity <idea_rcs2> analyzed. Unit <idea_rcs2> generated.

Analyzing Entity <roundcounter> in library <work> (Architecture <behavioral>).
Entity <roundcounter> analyzed. Unit <roundcounter> generated.

Analyzing Entity <KEY_generator> in library <work> (Architecture <behavioral>).
Entity <KEY_generator> analyzed. Unit <KEY_generator> generated.

Analyzing Entity <clockedround> in library <work> (Architecture <structural>).
Entity <clockedround> analyzed. Unit <clockedround> generated.

Analyzing Entity <control> in library <work> (Architecture <behavioral>).
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <datapath> in library <work> (Architecture <structural>).
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <mux4x1> in library <work> (Architecture <behavioral>).
Entity <mux4x1> analyzed. Unit <mux4x1> generated.

Analyzing Entity <mulop> in library <work> (Architecture <behavioral>).
Entity <mulop> analyzed. Unit <mulop> generated.

Analyzing Entity <addop> in library <work> (Architecture <behavioral>).
Entity <addop> analyzed. Unit <addop> generated.

Analyzing Entity <xorop> in library <work> (Architecture <behavioral>).
Entity <xorop> analyzed. Unit <xorop> generated.

Analyzing Entity <clock_controlled_register> in library <work> (Architecture <behavioral>).
Entity <clock_controlled_register> analyzed. Unit <clock_controlled_register> generated.

Analyzing Entity <mux2x1> in library <work> (Architecture <behavioral>).
Entity <mux2x1> analyzed. Unit <mux2x1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/clk_div.vhd".
    Found 1-bit register for signal <CLK_OUT>.
    Found 32-bit comparator less for signal <CLK_OUT$cmp_lt0000> created at line 38.
    Found 32-bit comparator less for signal <CLK_OUT$cmp_lt0001> created at line 39.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clk_div> synthesized.


Synthesizing Unit <mux2x1>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/mux2x1.vhd".
Unit <mux2x1> synthesized.


Synthesizing Unit <txmit>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/txmit.vhd".
    Found 1-bit register for signal <sout>.
    Found 3-bit up counter for signal <cnt>.
    Found 1-bit register for signal <tag1>.
    Found 1-bit register for signal <tag2>.
    Found 8-bit register for signal <tsr>.
    Found 1-bit register for signal <txclk>.
    Found 1-bit register for signal <txdatardy>.
    Found 1-bit register for signal <txdone1>.
    Found 1-bit register for signal <txparity>.
    Found 1-bit xor2 for signal <txparity$xor0000> created at line 136.
    Found 1-bit register for signal <write1>.
    Found 1-bit register for signal <write2>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <txmit> synthesized.


Synthesizing Unit <rxcver>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/rxcver.vhd".
    Found 1-bit register for signal <parity_error>.
    Found 1-bit register for signal <framing_error>.
    Found 1-bit register for signal <overrun>.
    Found 1-bit register for signal <hunt>.
    Found 1-bit register for signal <idle>.
    Found 1-bit register for signal <idle1>.
    Found 1-bit register for signal <paritygen>.
    Found 1-bit xor2 for signal <paritygen$xor0000> created at line 152.
    Found 1-bit register for signal <read1>.
    Found 1-bit register for signal <read2>.
    Found 8-bit register for signal <rhr>.
    Found 8-bit register for signal <rsr>.
    Found 1-bit register for signal <rx1>.
    Found 1-bit register for signal <rxclk>.
    Found 4-bit up counter for signal <rxcnt>.
    Found 1-bit register for signal <rxdatardy>.
    Found 1-bit register for signal <rxparity>.
    Found 1-bit register for signal <rxstop>.
    Summary:
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
Unit <rxcver> synthesized.


Synthesizing Unit <roundcounter>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/roundcounter.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLOCK                     (rising_edge)        |
    | Power Up State     | sleep                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <rnd>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 34                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | CLOCK                     (rising_edge)        |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <S_i>.
    Found 1-bit register for signal <INIT>.
    Found 1-bit register for signal <READY>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
Unit <roundcounter> synthesized.


Synthesizing Unit <KEY_generator>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/key_generator.vhd".
    Found 96-bit 9-to-1 multiplexer for signal <output>.
    Summary:
	inferred  96 Multiplexer(s).
Unit <KEY_generator> synthesized.


Synthesizing Unit <clock_controlled_register>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/clock_controlled_register.vhd".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <clock_controlled_register> synthesized.


Synthesizing Unit <control>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/control.vhd".
    Found finite state machine <FSM_2> for signal <INTERNAL_STATE>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | CLOCK                     (rising_edge)        |
    | Power Up State     | 111                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <EN346>.
    Found 1-bit register for signal <RESULT>.
    Found 2-bit register for signal <S>.
    Found 1-bit register for signal <EN78>.
    Found 2-bit register for signal <S_T>.
    Found 1-bit register for signal <EN125>.
    Found 1-bit register for signal <state1>.
    Found 1-bit register for signal <state2>.
    Found 1-bit register for signal <state3>.
    Found 1-bit register for signal <state4>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  12 D-type flip-flop(s).
Unit <control> synthesized.


Synthesizing Unit <mux4x1>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/mux4x1.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <O>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <mux4x1> synthesized.


Synthesizing Unit <mulop>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/mulop.vhd".
WARNING:Xst:646 - Signal <XY<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <res$addsub0000> created at line 80.
    Found 16-bit comparator less for signal <res$cmp_lt0000> created at line 79.
    Found 32-bit 4-to-1 multiplexer for signal <res$mux0001> created at line 79.
    Found 16-bit subtractor for signal <res$sub0000> created at line 78.
    Found 17x17-bit multiplier for signal <XY>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <mulop> synthesized.


Synthesizing Unit <addop>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/addop.vhd".
    Found 16-bit adder for signal <Z>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addop> synthesized.


Synthesizing Unit <xorop>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/xorop.vhd".
    Found 16-bit xor2 for signal <Z>.
Unit <xorop> synthesized.


Synthesizing Unit <uart>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/uart.vhd".
Unit <uart> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/datapath.vhd".
Unit <datapath> synthesized.


Synthesizing Unit <clockedround>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/clockedround.vhd".
Unit <clockedround> synthesized.


Synthesizing Unit <idea_rcs2>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/idea_rcs2.vhd".
Unit <idea_rcs2> synthesized.


Synthesizing Unit <idea_com_inner>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/idea_com_inner.vhd".
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 18                                             |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <LEDs<3:0>>.
    Found 5-bit register for signal <byte_cntr>.
    Found 5-bit adder for signal <byte_cntr$share0000> created at line 255.
    Found 128-bit register for signal <key>.
    Found 1-bit register for signal <loopback_select>.
    Found 1-bit register for signal <read>.
    Found 1-bit register for signal <start_idea>.
    Found 128-bit comparator equal for signal <state$cmp_eq0001> created at line 234.
    Found 8-bit register for signal <txdata>.
    Found 1-bit register for signal <write>.
    Found 16-bit register for signal <x1>.
    Found 16-bit register for signal <x2>.
    Found 16-bit register for signal <x3>.
    Found 16-bit register for signal <x4>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 213 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <idea_com_inner> synthesized.


Synthesizing Unit <idea_com>.
    Related source file is "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/Final Submission/rcs2/idea_com.vhd".
Unit <idea_com> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 17x17-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 32-bit adder                                          : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 268
 1-bit register                                        : 251
 16-bit register                                       : 12
 2-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 4
 128-bit comparator equal                              : 1
 16-bit comparator less                                : 1
 32-bit comparator less                                : 2
# Multiplexers                                         : 6
 16-bit 4-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 1
 96-bit 9-to-1 multiplexer                             : 1
# Xors                                                 : 7
 1-bit xor2                                            : 2
 16-bit xor2                                           : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <idea_1/state/FSM> on signal <state[1:12]> with one-hot encoding.
---------------------------------------------------
 State                             | Encoding
---------------------------------------------------
 idle                              | 000000000001
 wait_for_data                     | 000000000010
 received_byte                     | 000000000100
 read_byte                         | 000000001000
 wait_for_rxrdy_0                  | 000000010000
 wait_for_idea_to_deactivate_ready | 000001000000
 wait_for_idea_to_complete         | 000100000000
 write_byte                        | 000010000000
 write_byte_now                    | 001000000000
 write_byte_ack                    | 010000000000
 wait_for_txrdy_1                  | 100000000000
 loopback_mode                     | 000000100000
---------------------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <idea_1/idea1/clockedround1/control1/INTERNAL_STATE/FSM> on signal <INTERNAL_STATE[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000010
 001   | 00000100
 010   | 00001000
 011   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
 111   | 00000001
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <idea_1/idea1/roundcounter1/rnd/FSM> on signal <rnd[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <idea_1/idea1/roundcounter1/current_state/FSM> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 sleep | 00
 setup | 01
 calc  | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Multipliers                                          : 1
 17x17-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 32-bit adder                                          : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 468
 Flip-Flops                                            : 468
# Comparators                                          : 4
 128-bit comparator equal                              : 1
 16-bit comparator less                                : 1
 32-bit comparator less                                : 2
# Multiplexers                                         : 6
 16-bit 4-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 1
 96-bit 9-to-1 multiplexer                             : 1
# Xors                                                 : 7
 1-bit xor2                                            : 2
 16-bit xor2                                           : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <idea_com> ...

Optimizing unit <txmit> ...

Optimizing unit <rxcver> ...

Optimizing unit <roundcounter> ...

Optimizing unit <clock_controlled_register> ...

Optimizing unit <control> ...

Optimizing unit <mulop> ...

Optimizing unit <datapath> ...

Optimizing unit <idea_rcs2> ...

Optimizing unit <idea_com_inner> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block idea_com, actual ratio is 16.
FlipFlop idea_1/idea1/roundcounter1/rnd_FSM_FFd2 has been replicated 7 time(s)
FlipFlop idea_1/idea1/roundcounter1/rnd_FSM_FFd3 has been replicated 6 time(s)
FlipFlop idea_1/idea1/roundcounter1/rnd_FSM_FFd4 has been replicated 14 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 560
 Flip-Flops                                            : 560

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : idea_com.ngr
Top Level Output File Name         : idea_com
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 1753
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 52
#      LUT2                        : 156
#      LUT2_D                      : 1
#      LUT3                        : 308
#      LUT3_D                      : 7
#      LUT3_L                      : 25
#      LUT4                        : 714
#      LUT4_L                      : 2
#      MUXCY                       : 148
#      MUXF5                       : 243
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 560
#      FD                          : 46
#      FDC                         : 15
#      FDCE                        : 14
#      FDE                         : 395
#      FDP                         : 18
#      FDR                         : 42
#      FDRE                        : 9
#      FDRS                        : 5
#      FDRSE                       : 2
#      FDS                         : 12
#      FDSE                        : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      716  out of   4656    15%  
 Number of Slice Flip Flops:            560  out of   9312     6%  
 Number of 4 input LUTs:               1280  out of   9312    13%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
Clk                                | BUFGP                         | 33    |
clk_div_1/CLK_OUT1                 | BUFG                          | 503   |
idea_1/uart1/rx/rxclk              | NONE(idea_1/uart1/rx/rxparity)| 12    |
idea_1/uart1/tx/txclk              | NONE(idea_1/uart1/tx/tsr_7)   | 12    |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 47    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 24.978ns (Maximum Frequency: 40.034MHz)
   Minimum input arrival time before clock: 6.180ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 7.013ns (frequency: 142.588MHz)
  Total number of paths / destination ports: 2607 / 66
-------------------------------------------------------------------------
Delay:               7.013ns (Levels of Logic = 14)
  Source:            clk_div_1/counter_1 (FF)
  Destination:       clk_div_1/counter_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: clk_div_1/counter_1 to clk_div_1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  clk_div_1/counter_1 (clk_div_1/counter_1)
     LUT1:I0->O            1   0.704   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>_rt (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>)
     MUXCY:CI->O           2   0.459   0.622  clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11> (clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>)
     LUT2:I0->O           32   0.704   1.262  clk_div_1/counter_and00001 (clk_div_1/counter_and0000)
     FDR:R                     0.911          clk_div_1/counter_0
    ----------------------------------------
    Total                      7.013ns (4.423ns logic, 2.590ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_1/CLK_OUT1'
  Clock period: 24.978ns (frequency: 40.034MHz)
  Total number of paths / destination ports: 291022698 / 925
-------------------------------------------------------------------------
Delay:               24.978ns (Levels of Logic = 30)
  Source:            idea_1/idea1/roundcounter1/rnd_FSM_FFd4_2 (FF)
  Destination:       idea_1/idea1/register04/Q_15 (FF)
  Source Clock:      clk_div_1/CLK_OUT1 rising
  Destination Clock: clk_div_1/CLK_OUT1 rising

  Data Path: idea_1/idea1/roundcounter1/rnd_FSM_FFd4_2 to idea_1/idea1/register04/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.591   1.298  idea_1/idea1/roundcounter1/rnd_FSM_FFd4_2 (idea_1/idea1/roundcounter1/rnd_FSM_FFd4_2)
     LUT3:I2->O            2   0.704   0.451  idea_1/idea1/Round<0>1381 (idea_1/idea1/Round<0>_mmx_out89)
     LUT4:I3->O            1   0.704   0.424  idea_1/idea1/key_generator1/Mmux_output37144 (idea_1/idea1/key_generator1/Mmux_output37144)
     LUT4:I3->O            1   0.704   0.499  idea_1/idea1/key_generator1/Mmux_output37182 (idea_1/idea1/KEY5<8>)
     LUT3:I1->O            1   0.704   0.000  idea_1/idea1/clockedround1/datapath01/mux001/Mmux_O_2_f5_13_G (N183)
     MUXF5:I1->O           2   0.321   0.622  idea_1/idea1/clockedround1/datapath01/mux001/Mmux_O_2_f5_13 (idea_1/idea1/clockedround1/datapath01/MuxOut1<8>)
     LUT4:I0->O            1   0.704   0.499  idea_1/idea1/clockedround1/datapath01/mulop1/X1_cmp_eq000049 (idea_1/idea1/clockedround1/datapath01/mulop1/X1_cmp_eq000049)
     LUT4:I1->O           16   0.704   1.034  idea_1/idea1/clockedround1/datapath01/mulop1/X1_cmp_eq000076 (idea_1/idea1/clockedround1/datapath01/mulop1/X1<16>)
     MULT18X18SIO:A16->P16    2   4.860   0.526  idea_1/idea1/clockedround1/datapath01/mulop1/Mmult_XY (idea_1/idea1/clockedround1/datapath01/mulop1/XY<16>)
     LUT2:I1->O            1   0.704   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_lut<0> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<0> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<1> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<2> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<3> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<4> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<5> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<6> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<7> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<8> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<9> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<10> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<11> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<12> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<13> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<14> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<14>)
     MUXCY:CI->O          47   0.459   1.302  idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<15> (idea_1/idea1/clockedround1/datapath01/mulop1/Mcompar_res_cmp_lt0000_cy<15>)
     LUT3:I2->O           15   0.704   1.017  idea_1/idea1/clockedround1/datapath01/mulop1/Mmux_res_mux00011011 (idea_1/idea1/clockedround1/datapath01/mulop1/N01)
     MUXF5:S->O            1   0.739   0.424  idea_1/idea1/clockedround1/datapath01/mulop1/Mmux_res_mux000171_SW0 (N148)
     LUT4:I3->O            0   0.704   0.000  idea_1/idea1/clockedround1/datapath01/addop1/Madd_Z_lut<15> (idea_1/idea1/clockedround1/datapath01/addop1/Madd_Z_lut<15>)
     XORCY:LI->O           6   0.527   0.748  idea_1/idea1/clockedround1/datapath01/addop1/Madd_Z_xor<15> (idea_1/idea1/clockedround1/datapath01/AddOut34<15>)
     LUT2:I1->O            1   0.704   0.000  idea_1/idea1/clockedround1/datapath01/xorop4/Mxor_Z_Result<15>1 (idea_1/idea1/clkrndout4<15>)
     FDE:D                     0.308          idea_1/idea1/register04/Q_15
    ----------------------------------------
    Total                     24.978ns (16.135ns logic, 8.843ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'idea_1/uart1/rx/rxclk'
  Clock period: 2.863ns (frequency: 349.284MHz)
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Delay:               2.863ns (Levels of Logic = 1)
  Source:            idea_1/uart1/rx/idle (FF)
  Destination:       idea_1/uart1/rx/rxparity (FF)
  Source Clock:      idea_1/uart1/rx/rxclk rising
  Destination Clock: idea_1/uart1/rx/rxclk rising

  Data Path: idea_1/uart1/rx/idle to idea_1/uart1/rx/rxparity
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             19   0.591   1.260  idea_1/uart1/rx/idle (idea_1/uart1/rx/idle)
     LUT2:I0->O            1   0.704   0.000  idea_1/uart1/rx/rxparity_mux00011 (idea_1/uart1/rx/rxparity_mux0001)
     FDP:D                     0.308          idea_1/uart1/rx/rxparity
    ----------------------------------------
    Total                      2.863ns (1.603ns logic, 1.260ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'idea_1/uart1/tx/txclk'
  Clock period: 5.497ns (frequency: 181.917MHz)
  Total number of paths / destination ports: 142 / 12
-------------------------------------------------------------------------
Delay:               5.497ns (Levels of Logic = 3)
  Source:            idea_1/uart1/tx/tsr_0 (FF)
  Destination:       idea_1/uart1/tx/tsr_7 (FF)
  Source Clock:      idea_1/uart1/tx/txclk rising
  Destination Clock: idea_1/uart1/tx/txclk rising

  Data Path: idea_1/uart1/tx/tsr_0 to idea_1/uart1/tx/tsr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  idea_1/uart1/tx/tsr_0 (idea_1/uart1/tx/tsr_0)
     LUT4:I0->O            2   0.704   0.622  idea_1/uart1/tx/txdone_or00004 (idea_1/uart1/tx/txdone_or00004)
     LUT4:I0->O           13   0.704   1.158  idea_1/uart1/tx/txdone_or000017 (idea_1/uart1/tx/txdone_or0000)
     LUT4:I0->O            1   0.704   0.000  idea_1/uart1/tx/tsr_7_mux00011 (idea_1/uart1/tx/tsr_7_mux0001)
     FDC:D                     0.308          idea_1/uart1/tx/tsr_7
    ----------------------------------------
    Total                      5.497ns (3.011ns logic, 2.486ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div_1/CLK_OUT1'
  Total number of paths / destination ports: 229 / 229
-------------------------------------------------------------------------
Offset:              6.180ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       idea_1/key_87 (FF)
  Destination Clock: clk_div_1/CLK_OUT1 rising

  Data Path: Reset to idea_1/key_87
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            74   1.218   1.310  Reset_IBUF (Reset_IBUF)
     LUT4:I2->O            8   0.704   0.932  idea_1/key_64_not000111 (idea_1/N43)
     LUT4:I0->O            8   0.704   0.757  idea_1/key_80_not00011 (idea_1/key_80_not0001)
     FDE:CE                    0.555          idea_1/key_80
    ----------------------------------------
    Total                      6.180ns (3.181ns logic, 2.999ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'idea_1/uart1/rx/rxclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.992ns (Levels of Logic = 2)
  Source:            RxD (PAD)
  Destination:       idea_1/uart1/rx/rxstop (FF)
  Destination Clock: idea_1/uart1/rx/rxclk rising

  Data Path: RxD to idea_1/uart1/rx/rxstop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  RxD_IBUF (RxD_IBUF)
     LUT2:I0->O            1   0.704   0.000  idea_1/uart1/rx/rxstop_mux00011 (idea_1/uart1/rx/rxstop_mux0001)
     FDC:D                     0.308          idea_1/uart1/rx/rxstop
    ----------------------------------------
    Total                      2.992ns (2.230ns logic, 0.762ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'idea_1/uart1/tx/txclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            idea_1/uart1/tx/sout (FF)
  Destination:       TxD (PAD)
  Source Clock:      idea_1/uart1/tx/txclk rising

  Data Path: idea_1/uart1/tx/sout to TxD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.591   0.420  idea_1/uart1/tx/sout (idea_1/uart1/tx/sout)
     OBUF:I->O                 3.272          TxD_OBUF (TxD)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_1/CLK_OUT1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            idea_1/LEDs_3 (FF)
  Destination:       LEDs<3> (PAD)
  Source Clock:      clk_div_1/CLK_OUT1 rising

  Data Path: idea_1/LEDs_3 to LEDs<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.591   0.447  idea_1/LEDs_3 (idea_1/LEDs_3)
     OBUF:I->O                 3.272          LEDs_3_OBUF (LEDs<3>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.61 secs
 
--> 

Total memory usage is 295928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    6 (   0 filtered)

