<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463842040995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463842041002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 11:47:20 2016 " "Processing started: Sat May 21 11:47:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463842041002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1463842041002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Laboratorio5 -c Laboratorio5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Laboratorio5 -c Laboratorio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1463842041002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_7_1200mv_85c_slow.vho E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_7_1200mv_85c_slow.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463842042163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_7_1200mv_0c_slow.vho E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_7_1200mv_0c_slow.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463842042195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_min_1200mv_0c_fast.vho E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_min_1200mv_0c_fast.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463842042223 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5.vho E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463842042263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_7_1200mv_85c_vhd_slow.sdo E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_7_1200mv_85c_vhd_slow.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463842042363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_7_1200mv_0c_vhd_slow.sdo E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_7_1200mv_0c_vhd_slow.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463842042398 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_min_1200mv_0c_vhd_fast.sdo E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463842042433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_vhd.sdo E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_vhd.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463842042473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463842042533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 11:47:22 2016 " "Processing ended: Sat May 21 11:47:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463842042533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463842042533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463842042533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1463842042533 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463943121598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463943121608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 15:52:01 2016 " "Processing started: Sun May 22 15:52:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463943121608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1463943121608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Laboratorio5 -c Laboratorio5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Laboratorio5 -c Laboratorio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1463943121608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_7_1200mv_85c_slow.vho E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_7_1200mv_85c_slow.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463943122749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_7_1200mv_0c_slow.vho E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_7_1200mv_0c_slow.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463943122790 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_min_1200mv_0c_fast.vho E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_min_1200mv_0c_fast.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463943122820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5.vho E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463943122850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_7_1200mv_85c_vhd_slow.sdo E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_7_1200mv_85c_vhd_slow.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463943122950 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_7_1200mv_0c_vhd_slow.sdo E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_7_1200mv_0c_vhd_slow.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463943122970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_min_1200mv_0c_vhd_fast.sdo E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463943122990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Laboratorio5_vhd.sdo E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/ simulation " "Generated file Laboratorio5_vhd.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463943123020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463943123129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 15:52:03 2016 " "Processing ended: Sun May 22 15:52:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463943123129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463943123129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463943123129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1463943123129 ""}
>>>>>>> Mochi
