// Seed: 626974805
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    output wor id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd65
) (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    output tri0 _id_5,
    input wor id_6,
    output tri1 id_7,
    input wire id_8,
    input uwire id_9,
    input wand id_10,
    input wire id_11
);
  logic [-1 'b0 : id_5] id_13;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_8,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
