Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\ee4218-aes\aes2\pcores\" "C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s1600efg320-4
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/ee4218-aes/aes2/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'MB_Error' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'LOCKSTEP_OUT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IP_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DP_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_AWUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_WUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_ARUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_IC_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_AWUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_WDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_WSTRB' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_WLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_WVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_WUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_BREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARLEN' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARBURST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARPROT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARQOS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_ARUSER' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M_AXI_DC_RREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Instruction' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Valid_Instr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_PC' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Reg_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Reg_Addr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_MSR_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_PID_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_New_Reg_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Exception_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Exception_Kind' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Jump_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Delay_Slot' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Data_Address' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Data_Access' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Data_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Data_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Data_Write_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Data_Byte_Enable' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_DCache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_DCache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_DCache_Rdy' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_DCache_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_ICache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_ICache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_ICache_Rdy' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_OF_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_EX_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_MEM_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'Trace_Jump_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL0_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL0_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL0_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL0_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL0_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL0_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL1_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL1_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL1_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL1_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL1_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL1_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL2_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL2_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL2_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL2_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL2_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL2_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL3_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL3_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL3_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL3_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL3_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL3_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL4_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL4_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL4_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL4_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL4_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL4_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL5_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL5_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL5_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL5_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL5_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL5_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL6_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL6_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL6_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL6_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL6_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL6_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL7_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL7_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL7_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL7_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL7_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL7_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL8_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL8_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL8_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL8_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL8_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL8_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL9_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL9_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL9_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL9_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL9_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL9_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL10_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL10_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL10_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL10_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL10_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL10_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL11_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL11_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL11_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL11_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL11_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL11_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL12_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL12_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL12_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL12_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL12_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL12_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL13_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL13_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL13_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL13_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL13_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL13_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL14_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL14_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL14_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL14_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL14_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL14_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL15_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL15_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL15_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL15_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL15_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'FSL15_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M0_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M0_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M0_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S0_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M1_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M1_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M1_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S1_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M2_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M2_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M2_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S2_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M3_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M3_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M3_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S3_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M4_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M4_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M4_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S4_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M5_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M5_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M5_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S5_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M6_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M6_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M6_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S6_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M7_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M7_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M7_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S7_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M8_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M8_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M8_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S8_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M9_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M9_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M9_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S9_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M10_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M10_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M10_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S10_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M11_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M11_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M11_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S11_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M12_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M12_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M12_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S12_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M13_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M13_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M13_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S13_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M14_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M14_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M14_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S14_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M15_AXIS_TLAST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M15_AXIS_TDATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'M15_AXIS_TVALID' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'S15_AXIS_TREADY' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 3748: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_Rst' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_dcrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_dcrDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SaddrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SMRdErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SMWrErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SMBusy' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SrdBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SrdComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SrdDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SrdDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SrdWdAddr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_Srearbitrate' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_Sssize' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_Swait' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SwrBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SwrComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'PLB_SwrDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4347: Unconnected output port 'Bus_Error_Det' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'Interrupt' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4506: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'Interrupt' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4590: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4692: Unconnected output port 'Interrupt' of component 'rs232_dte_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4741: Unconnected output port 'Interrupt' of component 'rs232_dce_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4790: Unconnected output port 'IP2INTC_Irpt' of component 'leds_6bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4790: Unconnected output port 'GPIO_IO_T' of component 'leds_6bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4790: Unconnected output port 'GPIO2_IO_O' of component 'leds_6bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4790: Unconnected output port 'GPIO2_IO_T' of component 'leds_6bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4843: Unconnected output port 'IP2INTC_Irpt' of component 'leds_1bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4843: Unconnected output port 'GPIO_IO_T' of component 'leds_1bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4843: Unconnected output port 'GPIO2_IO_O' of component 'leds_1bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4843: Unconnected output port 'GPIO2_IO_T' of component 'leds_1bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4896: Unconnected output port 'IP2INTC_Irpt' of component 'dip_switches_4bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4896: Unconnected output port 'GPIO_IO_O' of component 'dip_switches_4bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4896: Unconnected output port 'GPIO_IO_T' of component 'dip_switches_4bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4896: Unconnected output port 'GPIO2_IO_O' of component 'dip_switches_4bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4896: Unconnected output port 'GPIO2_IO_T' of component 'dip_switches_4bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4949: Unconnected output port 'IP2INTC_Irpt' of component 'buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4949: Unconnected output port 'GPIO_IO_O' of component 'buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4949: Unconnected output port 'GPIO_IO_T' of component 'buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4949: Unconnected output port 'GPIO2_IO_O' of component 'buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 4949: Unconnected output port 'GPIO2_IO_T' of component 'buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL0_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL0_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL0_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL0_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL0_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL0_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL0_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL0_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM0_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM0_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM0_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC0_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC0_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC0_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC0_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC0_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB0_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL1_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL1_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL1_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL1_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL1_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL1_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL1_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL1_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM1_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM1_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM1_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC1_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC1_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC1_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC1_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC1_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB1_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL2_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL2_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL2_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL2_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL2_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL2_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL2_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL2_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM2_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM2_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM2_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC2_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC2_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC2_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC2_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC2_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB2_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL3_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL3_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL3_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL3_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL3_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL3_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL3_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL3_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM3_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM3_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM3_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC3_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC3_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC3_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC3_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC3_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB3_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL4_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL4_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL4_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL4_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL4_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL4_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL4_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL4_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM4_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM4_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM4_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC4_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC4_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC4_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC4_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC4_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB4_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL5_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL5_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL5_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL5_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL5_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL5_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL5_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL5_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM5_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM5_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM5_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC5_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC5_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC5_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC5_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC5_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB5_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL6_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL6_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL6_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL6_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL6_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL6_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL6_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL6_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM6_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM6_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM6_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC6_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC6_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC6_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC6_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC6_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB6_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL7_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL7_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL7_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL7_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL7_B_M_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL7_B_S_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL7_B_S_Control' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'FSL7_B_S_Exists' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_Rx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_Tx_IntOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_RstOut' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_TX_D' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_TX_Rem' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_TX_SOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_TX_EOF' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_TX_SOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_TX_EOP' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM7_AddrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM7_RdFIFO_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PIM7_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC7_Cmd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC7_Cmd_Idle' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC7_Wd_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC7_Rd_Data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC7_Rd_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_cmd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_cmd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_wr_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_wr_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_wr_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_wr_underrun' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_wr_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_rd_data' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_rd_full' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_rd_empty' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_rd_count' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_rd_overflow' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MCB7_rd_error' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_InitDone' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_ECC_Intr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_DCM_PSEN' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDRAM_Clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDRAM_CE' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDRAM_CS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDRAM_RAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDRAM_CAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDRAM_WE_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDRAM_BankAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDRAM_Addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'SDRAM_DQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'SDRAM_DM' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_Clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_Clk_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_CE' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_CS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_ODT' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_RAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_CAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_WE_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_BankAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_Addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'DDR2_DQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_DM' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'DDR2_DQS' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'DDR2_DQS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR2_DQS_Div_O' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_Clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_Clk_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_CE' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_CS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_ODT' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_RAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_CAS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_WE_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_BankAddr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_Addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'DDR3_DQ' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_DM' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'DDR3_Reset_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'DDR3_DQS' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'DDR3_DQS_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_addr' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_ba' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_ras_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_cas_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_we_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_cke' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_clk' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_clk_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'mcbx_dram_dq' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'mcbx_dram_dqs' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'mcbx_dram_dqs_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'mcbx_dram_udqs' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'mcbx_dram_udqs_n' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_udm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_ldm' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_odt' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected output port 'selfrefresh_mode' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'rzq' of component 'ddr_sdram_wrapper'.
WARNING:Xst:754 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 5002: Unconnected inout port 'zio' of component 'ddr_sdram_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6782: Unconnected output port 'GenerateOut0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6782: Unconnected output port 'GenerateOut1' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6782: Unconnected output port 'PWM0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT4' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT5' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT6' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT7' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT8' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT9' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT10' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT11' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT12' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT13' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT14' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKOUT15' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'CLKFBOUT' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6835: Unconnected output port 'PSDONE' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Interrupt' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'S_AXI_AWREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'S_AXI_WREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'S_AXI_BRESP' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'S_AXI_BVALID' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'S_AXI_ARREADY' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'S_AXI_RDATA' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'S_AXI_RRESP' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'S_AXI_RVALID' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Clk_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_TDI_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Reg_En_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Capture_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Shift_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Update_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Rst_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Clk_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_TDI_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Reg_En_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Capture_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Shift_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Update_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Rst_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Clk_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_TDI_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Reg_En_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Capture_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Shift_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Update_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Rst_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Clk_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_TDI_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Reg_En_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Capture_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Shift_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Update_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Rst_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Clk_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_TDI_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Reg_En_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Capture_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Shift_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Update_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Rst_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Clk_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_TDI_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Reg_En_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Capture_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Shift_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Update_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Rst_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Clk_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_TDI_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Reg_En_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Capture_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Shift_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Update_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Dbg_Rst_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'bscan_tdi' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'bscan_reset' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'bscan_shift' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'bscan_update' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'bscan_capture' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'bscan_sel1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'bscan_drck1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Ext_JTAG_DRCK' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Ext_JTAG_RESET' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Ext_JTAG_SEL' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Ext_JTAG_SHIFT' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Ext_JTAG_UPDATE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 6864: Unconnected output port 'Ext_JTAG_TDI' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7013: Unconnected output port 'RstcPPCresetcore_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7013: Unconnected output port 'RstcPPCresetchip_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7013: Unconnected output port 'RstcPPCresetsys_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7013: Unconnected output port 'RstcPPCresetcore_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7013: Unconnected output port 'RstcPPCresetchip_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7013: Unconnected output port 'RstcPPCresetsys_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7013: Unconnected output port 'Interconnect_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7013: Unconnected output port 'Peripheral_aresetn' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'MD_error' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'IP2INTC_Irpt' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'Sl_DCRDBus' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'Sl_DCRAck' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'TFT_DE' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'TFT_DPS' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'TFT_VGA_CLK' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'TFT_DVI_CLK_P' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'TFT_DVI_CLK_N' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'TFT_DVI_DATA' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'TFT_IIC_SCL_O' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'TFT_IIC_SCL_T' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'TFT_IIC_SDA_O' of component 'xps_tft_0_wrapper'.
WARNING:Xst:753 - "C:/ee4218-aes/aes2/hdl/system.vhd" line 7087: Unconnected output port 'TFT_IIC_SDA_T' of component 'xps_tft_0_wrapper'.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/ee4218-aes/aes2/hdl/system.vhd".
WARNING:Xst:646 - Signal <mb_plb_MPLB_Rst<0:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/rs232_dte_wrapper.ngc>.
Reading core <../implementation/rs232_dce_wrapper.ngc>.
Reading core <../implementation/leds_6bit_wrapper.ngc>.
Reading core <../implementation/leds_1bit_wrapper.ngc>.
Reading core <../implementation/dip_switches_4bit_wrapper.ngc>.
Reading core <../implementation/buttons_3bit_wrapper.ngc>.
Reading core <../implementation/ddr_sdram_wrapper.ngc>.
Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Reading core <../implementation/xps_tft_0_wrapper.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_dte_wrapper> for timing and area information for instance <RS232_DTE>.
Loading core <rs232_dce_wrapper> for timing and area information for instance <RS232_DCE>.
Loading core <leds_6bit_wrapper> for timing and area information for instance <LEDs_6Bit>.
Loading core <leds_1bit_wrapper> for timing and area information for instance <LEDs_1Bit>.
Loading core <dip_switches_4bit_wrapper> for timing and area information for instance <DIP_Switches_4Bit>.
Loading core <buttons_3bit_wrapper> for timing and area information for instance <Buttons_3Bit>.
Loading core <ddr_sdram_wrapper> for timing and area information for instance <DDR_SDRAM>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <xps_tft_0_wrapper> for timing and area information for instance <xps_tft_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[2].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 14 FFs/Latches : <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0> in Unit <DDR_SDRAM> is equivalent to the following 14 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_10> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_11>
   <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_12> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_13> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_14> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1> in Unit <DDR_SDRAM> is equivalent to the following 10 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_10> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3> in Unit <DDR_SDRAM> is equivalent to the following 12 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_10> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_11>
   <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_12> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2> in Unit <DDR_SDRAM> is equivalent to the following 11 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_10> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_11> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/Rst_tocore_5> in Unit <DDR_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR_SDRAM/Rst_tocore_4> <DDR_SDRAM/Rst_tocore_1> <DDR_SDRAM/Rst_tocore_0> <DDR_SDRAM/Rst_topim_0> <DDR_SDRAM/Rst_tocore_tmp> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[2].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 14 FFs/Latches : <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3> in Unit <DDR_SDRAM> is equivalent to the following 12 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_10> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_11>
   <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_12> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2> in Unit <DDR_SDRAM> is equivalent to the following 11 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_10> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_11> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_2> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1> in Unit <DDR_SDRAM> is equivalent to the following 10 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_10> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe> in Unit <DDR_SDRAM> is equivalent to the following FF/Latch : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe_1> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0> in Unit <DDR_SDRAM> is equivalent to the following 14 FFs/Latches : <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_1> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_2> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_3> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_4> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_5> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_6> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_7> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_8> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_9> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_10> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_11>
   <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_12> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_13> <DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_14> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/Rst_tocore_5> in Unit <DDR_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR_SDRAM/Rst_tocore_4> <DDR_SDRAM/Rst_tocore_1> <DDR_SDRAM/Rst_tocore_0> <DDR_SDRAM/Rst_topim_0> <DDR_SDRAM/Rst_tocore_tmp> 
INFO:Xst:2260 - The FF/Latch <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 83

Cell Usage :
# BELS                             : 7340
#      BUF                         : 5
#      GND                         : 21
#      INV                         : 147
#      LUT1                        : 131
#      LUT2                        : 719
#      LUT2_D                      : 17
#      LUT2_L                      : 22
#      LUT3                        : 1474
#      LUT3_D                      : 75
#      LUT3_L                      : 24
#      LUT4                        : 2481
#      LUT4_D                      : 77
#      LUT4_L                      : 90
#      MULT_AND                    : 65
#      MUXCY                       : 871
#      MUXCY_L                     : 219
#      MUXF5                       : 418
#      MUXF6                       : 5
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 15
#      XORCY                       : 461
# FlipFlops/Latches                : 5293
#      FD                          : 685
#      FD_1                        : 10
#      FDC                         : 21
#      FDC_1                       : 5
#      FDCE                        : 46
#      FDE                         : 337
#      FDE_1                       : 8
#      FDP                         : 13
#      FDR                         : 2214
#      FDR_1                       : 17
#      FDRE                        : 1388
#      FDRE_1                      : 1
#      FDRS                        : 106
#      FDRS_1                      : 2
#      FDRSE                       : 127
#      FDS                         : 188
#      FDS_1                       : 4
#      FDSE                        : 99
#      ODDR2                       : 22
# RAMS                             : 182
#      RAM16X1D                    : 160
#      RAMB16_S18_S36              : 5
#      RAMB16_S2_S2                : 16
#      RAMB16_S36                  : 1
# Shift Registers                  : 255
#      SRL16                       : 46
#      SRL16E                      : 201
#      SRLC16E                     : 8
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 100
#      IBUF                        : 27
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 53
#      OBUFDS                      : 1
#      OBUFT                       : 16
# DCMs                             : 2
#      DCM_SP                      : 2
# MULTs                            : 3
#      MULT18X18SIO                : 3
# Others                           : 1
#      BSCAN_SPARTAN3              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                     4331  out of  14752    29%  
 Number of Slice Flip Flops:           5293  out of  29504    17%  
 Number of 4 input LUTs:               5832  out of  29504    19%  
    Number used as logic:              5257
    Number used as Shift registers:     255
    Number used as RAMs:                320
 Number of IOs:                          83
 Number of bonded IOBs:                  83  out of    250    33%  
 Number of BRAMs:                        22  out of     36    61%  
 Number of MULT18X18SIOs:                 3  out of     36     8%  
 Number of GCLKs:                         8  out of     24    33%  
 Number of DCMs:                          2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                        | Clock buffer(FF name)                                                                                                                   | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                            | clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST:CLK0                                                                                  | 4034  |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                  | BUFG                                                                                                                                    | 208   |
mdm_0/bscan_update1                                                                                                                                                                                                                 | BUFG                                                                                                                                    | 42    |
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                            | clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST:CLK2X+clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST:CLK0                          | 1046  |
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                            | clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST:CLK2X+clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST:CLK90                         | 244   |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff)  | 13    |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1)| 13    |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff)  | 13    |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1)| 13    |
xps_timer_0/Interrupt                                                                                                                                                                                                               | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)                                                                                     | 1     |
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                            | clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST:CLKDV                                                                                 | 129   |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                     | 23    |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/rd_addr_rst_reg(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/rd_addr_rst_reg:Q)                              | NONE(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_rd_addr[0].fifo0_rd_addr_inst/gen_addr[0].u_addr_bit)| 16    |
DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/sys_rst_reg(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/sys_rst_reg:Q)                                                | NONE(DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit)  | 16    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                         | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                  | 12    |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                                                 | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                                                | 4     |
fpga_0_rst_1_sys_rst_pin                                                                                                                                                                                                          | IBUF                                                                                                                                           | 4     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_Rst(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_Rst:Q)    | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0)                              | 2     |
mdm_0/bscan_update1(mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:UPDATE)                                                                                                                                                             | BUFG(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock)                              | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                           | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                          | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                             | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk)                     | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd1:O)     | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk)                            | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd1:O)   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk)                           | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk)                           | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or00001:O)                                                                                                                                 | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)                                                                                            | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.670ns (Maximum Frequency: 56.594MHz)
   Minimum input arrival time before clock: 11.423ns
   Maximum output required time after clock: 11.543ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 17.670ns (frequency: 56.594MHz)
  Total number of paths / destination ports: 306683 / 14140
-------------------------------------------------------------------------
Delay:               8.835ns (Levels of Logic = 5)
  Source:            DDR_SDRAM/DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/blk_count_fst_0 (FF)
  Destination:       DDR_SDRAM/DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_7 (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 2.0X
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: DDR_SDRAM/DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/blk_count_fst_0 to DDR_SDRAM/DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.591   0.787  DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/blk_count_fst_0 (DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/blk_count_fst<0>)
     LUT2:I1->O            1   0.704   0.424  DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_blk_count_fst_cy<4>1_SW0 (N167)
     LUT4_D:I3->LO         1   0.704   0.179  DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_blk_count_fst_cy<4>1 (N566)
     LUT2:I1->O            4   0.704   0.666  DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/wr_cs_cmp_eq00011 (DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/wr_cs_cmp_eq0001)
     LUT4_D:I1->O          2   0.704   0.482  DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/fast_decr_blk_count_SW0 (N169)
     LUT4:I2->O           72   0.704   1.275  DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_or00001 (DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_or0000)
     FDR:R                     0.911          DDR_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_7
    ----------------------------------------
    Total                      8.835ns (5.022ns logic, 3.813ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 12.228ns (frequency: 81.780MHz)
  Total number of paths / destination ports: 311 / 251
-------------------------------------------------------------------------
Delay:               6.114ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.591   0.499  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT3:I1->O            1   0.704   0.424  JTAG_CONTROL_I/shifting_Data_SW0 (N34)
     LUT4:I3->O            9   0.704   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.704   0.757  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv)
     FDR:R                     0.911          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      6.114ns (3.614ns logic, 2.500ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/bscan_update1'
  Clock period: 15.926ns (frequency: 62.790MHz)
  Total number of paths / destination ports: 329 / 50
-------------------------------------------------------------------------
Delay:               7.963ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0 (FF)
  Source Clock:      mdm_0/bscan_update1 falling
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.704   0.622  JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.704   0.762  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/N6)
     LUT3:I0->O            2   0.704   0.622  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/N25)
     LUT3:I0->O            9   0.704   0.820  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En_cmp_eq00001 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.555          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk
    ----------------------------------------
    Total                      7.963ns (3.962ns logic, 4.001ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>'
  Clock period: 6.620ns (frequency: 151.057MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.310ns (Levels of Logic = 1)
  Source:            DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit (FF)
  Source Clock:      DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> rising
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> falling

  Data Path: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.499  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<1>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                      3.310ns (1.850ns logic, 1.460ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>'
  Clock period: 6.842ns (frequency: 146.156MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.421ns (Levels of Logic = 1)
  Source:            DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit (FF)
  Source Clock:      DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> falling
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> rising

  Data Path: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.610  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                      3.421ns (1.850ns logic, 1.571ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>'
  Clock period: 6.620ns (frequency: 151.057MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.310ns (Levels of Logic = 1)
  Source:            DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit (FF)
  Source Clock:      DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> rising
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> falling

  Data Path: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.499  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<0>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                      3.310ns (1.850ns logic, 1.460ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>'
  Clock period: 6.842ns (frequency: 146.156MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.421ns (Levels of Logic = 1)
  Source:            DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit (FF)
  Source Clock:      DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> falling
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> rising

  Data Path: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.610  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                      3.421ns (1.850ns logic, 1.571ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 122 / 98
-------------------------------------------------------------------------
Offset:              4.704ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    5   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            9   0.704   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.704   0.757  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv)
     FDR:R                     0.911          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      4.704ns (3.127ns logic, 1.577ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.762ns (Levels of Logic = 2)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: fpga_0_rst_1_sys_rst_pin to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.633  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'proc_sys_reset_0'
     FDS:S                     0.911          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      2.762ns (2.129ns logic, 0.633ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              11.423ns (Levels of Logic = 9)
  Source:            fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin (PAD)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit (FF)
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> rising

  Data Path: fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR_SDRAM'
     IBUF:I->O             6   1.218   0.673  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.704   0.424  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.704   0.844  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                     11.423ns (6.701ns logic, 4.722ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              11.260ns (Levels of Logic = 9)
  Source:            fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin (PAD)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> rising

  Data Path: fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR_SDRAM'
     IBUF:I->O             6   1.218   0.673  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.704   0.424  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.704   0.844  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.392          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_bit
    ----------------------------------------
    Total                     11.260ns (6.538ns logic, 4.722ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              11.423ns (Levels of Logic = 9)
  Source:            fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin (PAD)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit (FF)
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> rising

  Data Path: fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR_SDRAM'
     IBUF:I->O             6   1.218   0.673  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.704   0.424  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.704   0.844  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     FDCE:CE                   0.555          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit
    ----------------------------------------
    Total                     11.423ns (6.701ns logic, 4.722ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              11.260ns (Levels of Logic = 9)
  Source:            fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin (PAD)
  Destination:       DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> rising

  Data Path: fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin to DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR_SDRAM'
     IBUF:I->O             6   1.218   0.673  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.704   0.424  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.704   0.455  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.704   0.844  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.704   0.961  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.392          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_bit
    ----------------------------------------
    Total                     11.260ns (6.538ns logic, 4.722ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.085ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0 (FF)
  Destination Clock: mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SEL2    2   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.704   0.743  Ext_JTAG_SEL11 (N2)
     LUT3:I2->O            8   0.704   0.757  Old_MDM_SEL1 (Old_MDM_SEL)
     FDE_1:CE                  0.555          JTAG_CONTROL_I/command_7
    ----------------------------------------
    Total                      4.085ns (2.585ns logic, 1.500ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 2)
  Source:            DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_iob (FF)
  Destination:       fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 2.0X

  Data Path: DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_iob to fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_iob (DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/rst_dqs_div_int)
     OBUF:I->O                 3.272          DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_obuf (DDR_DQS_Div_O)
     end scope: 'DDR_SDRAM'
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 126 / 1
-------------------------------------------------------------------------
Offset:              11.543ns (Levels of Logic = 10)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I to mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.706   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/tdo_config_word1<4>)
     LUT3:I1->O            1   0.704   0.455  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO23 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO23)
     LUT4:I2->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO73_F (N331)
     MUXF5:I0->O           1   0.321   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO73 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO73)
     LUT4:I1->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO324_SW01 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO324_SW0)
     MUXF5:I1->O           1   0.321   0.424  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO324_SW0_f5 (N251)
     LUT4:I3->O            1   0.704   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO324 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.704   0.595  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.704   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                     11.543ns (8.572ns logic, 2.971ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 56 / 1
-------------------------------------------------------------------------
Offset:              9.076ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            8   0.704   0.792  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I2->O            1   0.704   0.455  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO264 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO264)
     LUT4:I2->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO324_SW01 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO324_SW0)
     MUXF5:I1->O           1   0.321   0.424  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO324_SW0_f5 (N251)
     LUT4:I3->O            1   0.704   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO324 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.704   0.595  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.704   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                      9.076ns (5.136ns logic, 3.940ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================


Total REAL time to Xst completion: 378.00 secs
Total CPU time to Xst completion: 378.11 secs
 
--> 

Total memory usage is 370884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1259 (   0 filtered)
Number of infos    :   49 (   0 filtered)

