Warning (10268): Verilog HDL information at ClockDivider50MHzTo100Hz.v(21): always construct contains both blocking and non-blocking assignments File: C:/Users/lenovo/Desktop/Stopwatch/Stopwatch/ClockDivider50MHzTo100Hz.v Line: 21
