/*
 * Instance header file for ATSAMA7G54D4G
 *
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version None */
#ifndef _SAMA7G5_PIOC_INSTANCE_
#define _SAMA7G5_PIOC_INSTANCE_


/* ========== Instance Parameter definitions for PIOC peripheral ========== */
#define PIOC_ABCDSR1_DEFAULT_VAL                 (0x00000000) /* Register value at reset */
#define PIOC_ABCDSR2_DEFAULT_VAL                 (0x00000000) /* Register value at reset */
#define PIOC_ABCDSR3_DEFAULT_VAL                 (0x00000000) /* Register value at reset */
#define PIOC_ABCDSR4_DEFAULT_VAL                 (0x00000000) /* Register value at reset */
#define PIOC_FILTRS_DEFAULT_VAL                  (0x00000000) /* Register value at reset */
#define PIOC_INSTANCE_ID                         (13)       /* For PIO 64 to 95, interrupt */
#define PIOC_INSTANCE_ID_SINT                    (131)      /* For PIO 64 to 95, Secure INTerrupt */
#define PIOC_OSR_DEFAULT_VAL                     (0x00000000) /* Register value at reset */
#define PIOC_PPDSR_DEFAULT_VAL                   (0x3FFFFFFF) /* Register value at reset */
#define PIOC_PSR_DEFAULT_VAL                     (0xC1FFFFFF) /* Register value at reset */
#define PIOC_PUSR_DEFAULT_VAL                    (0xE4000000) /* Register value at reset */
#define PIOC_SECRS_DEFAULT_VAL                   (0x00000000) /* Register value at reset */
#define PIOC_STRS_DEFAULT_VAL                    (0xFFFFFFFF) /* Register value at reset */

#endif /* _SAMA7G5_PIOC_INSTANCE_ */
