Fitter Status : Successful - Fri Dec 05 17:31:33 2025
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : toplevel_rv32i
Top-level Entity Name : toplevel_rv32i
Family : Stratix II
Device : EP2S15F672C3
Timing Models : Final
Logic utilization : 19 %
    Combinational ALUTs : 1,549 / 12,480 ( 12 % )
    Dedicated logic registers : 1,027 / 12,480 ( 8 % )
Total registers : 1027
Total pins : 354 / 367 ( 96 % )
Total virtual pins : 0
Total block memory bits : 9,216 / 419,328 ( 2 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
