

================================================================
== Vivado HLS Report for 'Sobel'
================================================================
* Date:           Wed Jun 24 15:51:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.348 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      236|      236| 2.360 us | 2.360 us |  232|  232| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+-----------+----------+-----+-----+---------+
        |               |            |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------+------------+---------+---------+-----------+----------+-----+-----+---------+
        |Filter2D_U0    |Filter2D    |      127|      209|  1.270 us | 2.090 us |  127|  209|   none  |
        |Array2Mat_U0   |Array2Mat   |        1|      141| 10.000 ns | 1.410 us |    1|  141|   none  |
        |Mat2Array_U0   |Mat2Array   |      231|      231|  2.310 us | 2.310 us |  231|  231|   none  |
        |Block_proc_U0  |Block_proc  |        0|        0|    0 ns   |   0 ns   |    0|    0|   none  |
        +---------------+------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     46|    -|
|FIFO             |        0|      -|      30|    102|    -|
|Instance         |        0|      -|     753|   2729|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     792|   2931|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+-------+-----+------+-----+
    |    Instance   |   Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------+------------+---------+-------+-----+------+-----+
    |Array2Mat_U0   |Array2Mat   |        0|      0|  194|   621|    0|
    |Block_proc_U0  |Block_proc  |        0|      0|    2|    29|    0|
    |Filter2D_U0    |Filter2D    |        0|      0|  486|  1368|    0|
    |Mat2Array_U0   |Mat2Array   |        0|      0|   71|   711|    0|
    +---------------+------------+---------+-------+-----+------+-----+
    |Total          |            |        0|      0|  753|  2729|    0|
    +---------------+------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |dst_data_stream_0_V_U  |        0|  5|   0|    -|     2|    8|       16|
    |src_cols_V_c9_U        |        0|  5|   0|    -|     2|    5|       10|
    |src_cols_V_c_U         |        0|  5|   0|    -|     2|    5|       10|
    |src_data_stream_0_V_U  |        0|  5|   0|    -|     2|    8|       16|
    |src_rows_V_c8_U        |        0|  5|   0|    -|     2|    5|       10|
    |src_rows_V_c_U         |        0|  5|   0|    -|     2|    5|       10|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |Total                  |        0| 30|   0|    0|    12|   36|       72|
    +-----------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Array2Mat_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |Block_proc_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Mat2Array_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |Array2Mat_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |Block_proc_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Mat2Array_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_idle                         |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Array2Mat_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Mat2Array_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  46|          14|          11|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |Array2Mat_U0_ap_ready_count         |   9|          2|    2|          4|
    |Block_proc_U0_ap_ready_count        |   9|          2|    2|          4|
    |Mat2Array_U0_ap_ready_count         |   9|          2|    2|          4|
    |ap_sync_reg_Array2Mat_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_Block_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Mat2Array_U0_ap_ready   |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  54|         12|    9|         18|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |Array2Mat_U0_ap_ready_count         |  2|   0|    2|          0|
    |Block_proc_U0_ap_ready_count        |  2|   0|    2|          0|
    |Mat2Array_U0_ap_ready_count         |  2|   0|    2|          0|
    |ap_sync_reg_Array2Mat_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Mat2Array_U0_ap_ready   |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  9|   0|    9|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|image_in_address0   | out |    5|  ap_memory |   image_in   |     array    |
|image_in_ce0        | out |    1|  ap_memory |   image_in   |     array    |
|image_in_d0         | out |   32|  ap_memory |   image_in   |     array    |
|image_in_q0         |  in |   32|  ap_memory |   image_in   |     array    |
|image_in_we0        | out |    1|  ap_memory |   image_in   |     array    |
|image_out_address0  | out |    5|  ap_memory |   image_out  |     array    |
|image_out_ce0       | out |    1|  ap_memory |   image_out  |     array    |
|image_out_d0        | out |   32|  ap_memory |   image_out  |     array    |
|image_out_q0        |  in |   32|  ap_memory |   image_out  |     array    |
|image_out_we0       | out |    1|  ap_memory |   image_out  |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |     Sobel    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     Sobel    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     Sobel    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     Sobel    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     Sobel    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     Sobel    | return value |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_cols_V_c9 = alloca i5, align 1"   --->   Operation 8 'alloca' 'src_cols_V_c9' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_rows_V_c8 = alloca i5, align 1"   --->   Operation 9 'alloca' 'src_rows_V_c8' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_cols_V_c = alloca i5, align 1"   --->   Operation 10 'alloca' 'src_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_rows_V_c = alloca i5, align 1"   --->   Operation 11 'alloca' 'src_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_data_stream_0_V = alloca i8, align 1" [Vivado_Sobel_v3/core.cpp:27]   --->   Operation 12 'alloca' 'src_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dst_data_stream_0_V = alloca i8, align 1" [Vivado_Sobel_v3/core.cpp:28]   --->   Operation 13 'alloca' 'dst_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i5* %src_rows_V_c, i5* %src_cols_V_c)"   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @Array2Mat([25 x i32]* %image_in, i5* nocapture %src_rows_V_c, i5* nocapture %src_cols_V_c, i8* %src_data_stream_0_V, i5* %src_rows_V_c8, i5* %src_cols_V_c9)"   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @Array2Mat([25 x i32]* %image_in, i5* nocapture %src_rows_V_c, i5* nocapture %src_cols_V_c, i8* %src_data_stream_0_V, i5* %src_rows_V_c8, i5* %src_cols_V_c9)"   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @Filter2D(i5* nocapture %src_rows_V_c8, i5* nocapture %src_cols_V_c9, i8* %src_data_stream_0_V, i8* %dst_data_stream_0_V)" [Vivado_Sobel_v3/core.cpp:58]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @Filter2D(i5* nocapture %src_rows_V_c8, i5* nocapture %src_cols_V_c9, i8* %src_data_stream_0_V, i8* %dst_data_stream_0_V)" [Vivado_Sobel_v3/core.cpp:58]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @Mat2Array(i8* %dst_data_stream_0_V, [25 x i32]* %image_out)"   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [Vivado_Sobel_v3/core.cpp:12]   --->   Operation 20 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %image_out), !map !216"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %image_in), !map !237"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @Sobel_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @src_OC_data_stream_L, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %src_data_stream_0_V, i8* %src_data_stream_0_V)"   --->   Operation 24 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @dst_OC_data_stream_L, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %dst_data_stream_0_V, i8* %dst_data_stream_0_V)"   --->   Operation 26 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i32]* %image_in, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i32]* %image_out, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @src_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i5* %src_rows_V_c, i5* %src_rows_V_c)"   --->   Operation 30 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %src_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @src_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i5* %src_cols_V_c, i5* %src_cols_V_c)"   --->   Operation 32 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %src_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src_OC_rows_OC_V_c8_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i5* %src_rows_V_c8, i5* %src_rows_V_c8)"   --->   Operation 34 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %src_rows_V_c8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src_OC_cols_OC_V_c9_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i5* %src_cols_V_c9, i5* %src_cols_V_c9)"   --->   Operation 36 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %src_cols_V_c9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @Mat2Array(i8* %dst_data_stream_0_V, [25 x i32]* %image_out)"   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [Vivado_Sobel_v3/core.cpp:63]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_cols_V_c9             (alloca              ) [ 00111111]
src_rows_V_c8             (alloca              ) [ 00111111]
src_cols_V_c              (alloca              ) [ 01111111]
src_rows_V_c              (alloca              ) [ 01111111]
src_data_stream_0_V       (alloca              ) [ 00111111]
dst_data_stream_0_V       (alloca              ) [ 00111111]
call_ln0                  (call                ) [ 00000000]
call_ln0                  (call                ) [ 00000000]
call_ln58                 (call                ) [ 00000000]
specdataflowpipeline_ln12 (specdataflowpipeline) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
empty_46                  (specinterface       ) [ 00000000]
empty_47                  (specchannel         ) [ 00000000]
empty_48                  (specinterface       ) [ 00000000]
specmemcore_ln0           (specmemcore         ) [ 00000000]
specmemcore_ln0           (specmemcore         ) [ 00000000]
empty_49                  (specchannel         ) [ 00000000]
empty_50                  (specinterface       ) [ 00000000]
empty_51                  (specchannel         ) [ 00000000]
empty_52                  (specinterface       ) [ 00000000]
empty_53                  (specchannel         ) [ 00000000]
empty_54                  (specinterface       ) [ 00000000]
empty_55                  (specchannel         ) [ 00000000]
empty_56                  (specinterface       ) [ 00000000]
call_ln0                  (call                ) [ 00000000]
ret_ln63                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2Mat"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter2D"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Array"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_data_stream_L"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_data_stream_L"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_rows_OC_V_c8_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_cols_OC_V_c9_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="src_cols_V_c9_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_V_c9/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="src_rows_V_c8_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_V_c8/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="src_cols_V_c_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_V_c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="src_rows_V_c_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_V_c/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="src_data_stream_0_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="dst_data_stream_0_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_Filter2D_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="3"/>
<pin id="83" dir="0" index="2" bw="5" slack="3"/>
<pin id="84" dir="0" index="3" bw="8" slack="3"/>
<pin id="85" dir="0" index="4" bw="8" slack="3"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_Array2Mat_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="1"/>
<pin id="92" dir="0" index="3" bw="5" slack="1"/>
<pin id="93" dir="0" index="4" bw="8" slack="1"/>
<pin id="94" dir="0" index="5" bw="5" slack="1"/>
<pin id="95" dir="0" index="6" bw="5" slack="1"/>
<pin id="96" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_Mat2Array_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="5"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="call_ln0_Block_proc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="src_cols_V_c9_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="1"/>
<pin id="114" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_cols_V_c9 "/>
</bind>
</comp>

<comp id="118" class="1005" name="src_rows_V_c8_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="1"/>
<pin id="120" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_c8 "/>
</bind>
</comp>

<comp id="124" class="1005" name="src_cols_V_c_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="src_cols_V_c "/>
</bind>
</comp>

<comp id="130" class="1005" name="src_rows_V_c_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="src_rows_V_c "/>
</bind>
</comp>

<comp id="136" class="1005" name="src_data_stream_0_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="1"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_data_stream_0_V "/>
</bind>
</comp>

<comp id="142" class="1005" name="dst_data_stream_0_V_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="3"/>
<pin id="144" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="dst_data_stream_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="56" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="88" pin=6"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="121"><net_src comp="60" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="88" pin=5"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="127"><net_src comp="64" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="133"><net_src comp="68" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="139"><net_src comp="72" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="145"><net_src comp="76" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {6 7 }
 - Input state : 
	Port: Sobel : image_in | {2 3 }
	Port: Sobel : image_out | {6 7 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |     grp_Filter2D_fu_80     |    0    |   6.24  |   511   |   1240  |    0    |
|   call   |     grp_Array2Mat_fu_88    |    0    |  1.248  |   227   |   401   |    0    |
|          |     grp_Mat2Array_fu_99    |    0    |  1.248  |    76   |   370   |    0    |
|          | call_ln0_Block_proc_fu_106 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    0    |  8.736  |   814   |   2011  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|dst_data_stream_0_V_reg_142|    8   |
|   src_cols_V_c9_reg_112   |    5   |
|    src_cols_V_c_reg_124   |    5   |
|src_data_stream_0_V_reg_136|    8   |
|   src_rows_V_c8_reg_118   |    5   |
|    src_rows_V_c_reg_130   |    5   |
+---------------------------+--------+
|           Total           |   36   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    8   |   814  |  2011  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   36   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   850  |  2011  |    0   |
+-----------+--------+--------+--------+--------+--------+
