// Seed: 4111262115
module module_0 ();
  assign module_2.type_18 = 0;
  reg id_2, id_3, id_4;
  always id_2 = #1 id_1;
  id_5(
      .id_0(""), .id_1((1'b0))
  );
  uwire id_6 = 1;
endmodule
module module_1 (
    input tri   id_0,
    input wand  id_1,
    inout logic id_2
);
  always @* id_2 = #1 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wor   id_0,
    output uwire id_1,
    output uwire id_2,
    input  wor   id_3,
    input  uwire id_4,
    output tri0  id_5,
    output wire  id_6
);
  wire id_8;
  wire id_9;
  tri1 id_10;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12;
  assign id_5 = 1'b0 - 1;
  wire id_13;
  assign id_10 = 1'b0;
endmodule
