# 
# Synthesis run script generated by Vivado
# 

set_param xicom.use_bs_reader 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a200tfbv676-2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/innovril/digital_logic_lab/run_vivido/3_edge_t_flipflop/3_edge_t_flipflop/3_edge_t_flipflop.cache/wt [current_project]
set_property parent.project_path /home/innovril/digital_logic_lab/run_vivido/3_edge_t_flipflop/3_edge_t_flipflop/3_edge_t_flipflop.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib /home/innovril/digital_logic_lab/run_vivido/3_edge_t_flipflop/edge_t_flipflop.v
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/innovril/digital_logic_lab/run_vivido/3_edge_t_flipflop/edge_t_flipflop.xdc
set_property used_in_implementation false [get_files /home/innovril/digital_logic_lab/run_vivido/3_edge_t_flipflop/edge_t_flipflop.xdc]


synth_design -top edge_t_flipflop -part xc7a200tfbv676-2


write_checkpoint -force -noxdef edge_t_flipflop.dcp

catch { report_utilization -file edge_t_flipflop_utilization_synth.rpt -pb edge_t_flipflop_utilization_synth.pb }
