#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000197fb869f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000197fbad2920_0 .net "PC", 31 0, L_00000197fbb4fe40;  1 drivers
v00000197fbad1de0_0 .net "cycles_consumed", 31 0, v00000197fbad2420_0;  1 drivers
v00000197fbad29c0_0 .var "input_clk", 0 0;
v00000197fbad1fc0_0 .var "rst", 0 0;
S_00000197fb8796a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000197fb869f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000197fba10f70 .functor NOR 1, v00000197fbad29c0_0, v00000197fbabcd10_0, C4<0>, C4<0>;
L_00000197fba103a0 .functor AND 1, v00000197fbaa3d30_0, v00000197fbaa3e70_0, C4<1>, C4<1>;
L_00000197fba113d0 .functor AND 1, L_00000197fba103a0, L_00000197fbad1e80, C4<1>, C4<1>;
L_00000197fba10aa0 .functor AND 1, v00000197fba949d0_0, v00000197fba93b70_0, C4<1>, C4<1>;
L_00000197fba0fca0 .functor AND 1, L_00000197fba10aa0, L_00000197fbad2560, C4<1>, C4<1>;
L_00000197fba10fe0 .functor AND 1, v00000197fbabe890_0, v00000197fbabd5d0_0, C4<1>, C4<1>;
L_00000197fba10b10 .functor AND 1, L_00000197fba10fe0, L_00000197fbad2600, C4<1>, C4<1>;
L_00000197fba0fbc0 .functor AND 1, v00000197fbaa3d30_0, v00000197fbaa3e70_0, C4<1>, C4<1>;
L_00000197fba10410 .functor AND 1, L_00000197fba0fbc0, L_00000197fbad3500, C4<1>, C4<1>;
L_00000197fba10480 .functor AND 1, v00000197fba949d0_0, v00000197fba93b70_0, C4<1>, C4<1>;
L_00000197fba10870 .functor AND 1, L_00000197fba10480, L_00000197fbad35a0, C4<1>, C4<1>;
L_00000197fba10a30 .functor AND 1, v00000197fbabe890_0, v00000197fbabd5d0_0, C4<1>, C4<1>;
L_00000197fba10c60 .functor AND 1, L_00000197fba10a30, L_00000197fbad2b00, C4<1>, C4<1>;
L_00000197fbad5940 .functor NOT 1, L_00000197fba10f70, C4<0>, C4<0>, C4<0>;
L_00000197fbad5240 .functor NOT 1, L_00000197fba10f70, C4<0>, C4<0>, C4<0>;
L_00000197fbb3af20 .functor NOT 1, L_00000197fba10f70, C4<0>, C4<0>, C4<0>;
L_00000197fbb3bbd0 .functor NOT 1, L_00000197fba10f70, C4<0>, C4<0>, C4<0>;
L_00000197fbb3bc40 .functor NOT 1, L_00000197fba10f70, C4<0>, C4<0>, C4<0>;
L_00000197fbb4fe40 .functor BUFZ 32, v00000197fbabae70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000197fbac0a50_0 .net "EX1_ALU_OPER1", 31 0, L_00000197fbad6200;  1 drivers
v00000197fbac0910_0 .net "EX1_ALU_OPER2", 31 0, L_00000197fbb3a0b0;  1 drivers
v00000197fbac0ff0_0 .net "EX1_PC", 31 0, v00000197fbaa24d0_0;  1 drivers
v00000197fbabf6f0_0 .net "EX1_PFC", 31 0, v00000197fbaa0a90_0;  1 drivers
v00000197fbabee30_0 .net "EX1_PFC_to_IF", 31 0, L_00000197fbacea00;  1 drivers
v00000197fbabfc90_0 .net "EX1_forward_to_B", 31 0, v00000197fbaa1a30_0;  1 drivers
v00000197fbabef70_0 .net "EX1_is_beq", 0 0, v00000197fbaa2a70_0;  1 drivers
v00000197fbac0870_0 .net "EX1_is_bne", 0 0, v00000197fbaa08b0_0;  1 drivers
v00000197fbabf5b0_0 .net "EX1_is_jal", 0 0, v00000197fbaa1530_0;  1 drivers
v00000197fbac0190_0 .net "EX1_is_jr", 0 0, v00000197fbaa0ef0_0;  1 drivers
v00000197fbac0690_0 .net "EX1_is_oper2_immed", 0 0, v00000197fbaa15d0_0;  1 drivers
v00000197fbac02d0_0 .net "EX1_memread", 0 0, v00000197fbaa2390_0;  1 drivers
v00000197fbabfd30_0 .net "EX1_memwrite", 0 0, v00000197fbaa26b0_0;  1 drivers
v00000197fbabf650_0 .net "EX1_opcode", 11 0, v00000197fbaa09f0_0;  1 drivers
v00000197fbabecf0_0 .net "EX1_predicted", 0 0, v00000197fbaa1ad0_0;  1 drivers
v00000197fbac0730_0 .net "EX1_rd_ind", 4 0, v00000197fbaa0f90_0;  1 drivers
v00000197fbac09b0_0 .net "EX1_rd_indzero", 0 0, v00000197fbaa1c10_0;  1 drivers
v00000197fbabf470_0 .net "EX1_regwrite", 0 0, v00000197fbaa2e30_0;  1 drivers
v00000197fbabf8d0_0 .net "EX1_rs1", 31 0, v00000197fbaa0770_0;  1 drivers
v00000197fbac0230_0 .net "EX1_rs1_ind", 4 0, v00000197fbaa1fd0_0;  1 drivers
v00000197fbabfdd0_0 .net "EX1_rs2", 31 0, v00000197fbaa2610_0;  1 drivers
v00000197fbac1090_0 .net "EX1_rs2_ind", 4 0, v00000197fbaa2750_0;  1 drivers
v00000197fbabfb50_0 .net "EX1_rs2_out", 31 0, L_00000197fbb3add0;  1 drivers
v00000197fbac0370_0 .net "EX2_ALU_OPER1", 31 0, v00000197fbaa36f0_0;  1 drivers
v00000197fbac0410_0 .net "EX2_ALU_OPER2", 31 0, v00000197fbaa3f10_0;  1 drivers
v00000197fbac0e10_0 .net "EX2_ALU_OUT", 31 0, L_00000197fbaceb40;  1 drivers
v00000197fbabf790_0 .net "EX2_PC", 31 0, v00000197fbaa30b0_0;  1 drivers
v00000197fbac07d0_0 .net "EX2_PFC_to_IF", 31 0, v00000197fbaa3c90_0;  1 drivers
v00000197fbabfe70_0 .net "EX2_forward_to_B", 31 0, v00000197fbaa4230_0;  1 drivers
v00000197fbabf970_0 .net "EX2_is_beq", 0 0, v00000197fbaa44b0_0;  1 drivers
v00000197fbabf510_0 .net "EX2_is_bne", 0 0, v00000197fbaa3150_0;  1 drivers
v00000197fbabfa10_0 .net "EX2_is_jal", 0 0, v00000197fbaa3290_0;  1 drivers
v00000197fbabf830_0 .net "EX2_is_jr", 0 0, v00000197fbaa4550_0;  1 drivers
v00000197fbac04b0_0 .net "EX2_is_oper2_immed", 0 0, v00000197fbaa4370_0;  1 drivers
v00000197fbac0b90_0 .net "EX2_memread", 0 0, v00000197fbaa3a10_0;  1 drivers
v00000197fbabe930_0 .net "EX2_memwrite", 0 0, v00000197fbaa3470_0;  1 drivers
v00000197fbac0550_0 .net "EX2_opcode", 11 0, v00000197fbaa3bf0_0;  1 drivers
v00000197fbabeed0_0 .net "EX2_predicted", 0 0, v00000197fbaa3510_0;  1 drivers
v00000197fbac0cd0_0 .net "EX2_rd_ind", 4 0, v00000197fbaa35b0_0;  1 drivers
v00000197fbabfbf0_0 .net "EX2_rd_indzero", 0 0, v00000197fbaa3e70_0;  1 drivers
v00000197fbabea70_0 .net "EX2_regwrite", 0 0, v00000197fbaa3d30_0;  1 drivers
v00000197fbac0af0_0 .net "EX2_rs1", 31 0, v00000197fbaa4190_0;  1 drivers
v00000197fbabfab0_0 .net "EX2_rs1_ind", 4 0, v00000197fbaa3dd0_0;  1 drivers
v00000197fbabf010_0 .net "EX2_rs2_ind", 4 0, v00000197fbaa3fb0_0;  1 drivers
v00000197fbabff10_0 .net "EX2_rs2_out", 31 0, v00000197fbaa40f0_0;  1 drivers
v00000197fbac0c30_0 .net "ID_INST", 31 0, v00000197fbaa6720_0;  1 drivers
v00000197fbabffb0_0 .net "ID_PC", 31 0, v00000197fbaa6a40_0;  1 drivers
v00000197fbac0050_0 .net "ID_PFC_to_EX", 31 0, L_00000197fbacc520;  1 drivers
v00000197fbac00f0_0 .net "ID_PFC_to_IF", 31 0, L_00000197fbace140;  1 drivers
v00000197fbac0eb0_0 .net "ID_forward_to_B", 31 0, L_00000197fbace460;  1 drivers
v00000197fbabed90_0 .net "ID_is_beq", 0 0, L_00000197fbacd920;  1 drivers
v00000197fbac0f50_0 .net "ID_is_bne", 0 0, L_00000197fbacdb00;  1 drivers
v00000197fbabeb10_0 .net "ID_is_j", 0 0, L_00000197fbaccfc0;  1 drivers
v00000197fbabebb0_0 .net "ID_is_jal", 0 0, L_00000197fbacd420;  1 drivers
v00000197fbabf1f0_0 .net "ID_is_jr", 0 0, L_00000197fbace3c0;  1 drivers
v00000197fbabec50_0 .net "ID_is_oper2_immed", 0 0, L_00000197fbad5e80;  1 drivers
v00000197fbabf0b0_0 .net "ID_memread", 0 0, L_00000197fbacda60;  1 drivers
v00000197fbabf290_0 .net "ID_memwrite", 0 0, L_00000197fbacd1a0;  1 drivers
v00000197fbabf330_0 .net "ID_opcode", 11 0, v00000197fbaba650_0;  1 drivers
v00000197fbabf3d0_0 .net "ID_predicted", 0 0, v00000197fbaa94c0_0;  1 drivers
v00000197fbac1310_0 .net "ID_rd_ind", 4 0, v00000197fbaba1f0_0;  1 drivers
v00000197fbac1770_0 .net "ID_regwrite", 0 0, L_00000197fbacbf80;  1 drivers
v00000197fbac16d0_0 .net "ID_rs1", 31 0, v00000197fbaad020_0;  1 drivers
v00000197fbac13b0_0 .net "ID_rs1_ind", 4 0, v00000197fbabadd0_0;  1 drivers
v00000197fbac1810_0 .net "ID_rs2", 31 0, v00000197fbaaca80_0;  1 drivers
v00000197fbac1450_0 .net "ID_rs2_ind", 4 0, v00000197fbabc090_0;  1 drivers
v00000197fbac1130_0 .net "IF_INST", 31 0, L_00000197fbad4fa0;  1 drivers
v00000197fbac11d0_0 .net "IF_pc", 31 0, v00000197fbabae70_0;  1 drivers
v00000197fbac1270_0 .net "MEM_ALU_OUT", 31 0, v00000197fba94c50_0;  1 drivers
v00000197fbac14f0_0 .net "MEM_Data_mem_out", 31 0, v00000197fbabdb70_0;  1 drivers
v00000197fbac1590_0 .net "MEM_memread", 0 0, v00000197fba93f30_0;  1 drivers
v00000197fbac1630_0 .net "MEM_memwrite", 0 0, v00000197fba93e90_0;  1 drivers
v00000197fbad12a0_0 .net "MEM_opcode", 11 0, v00000197fba94750_0;  1 drivers
v00000197fbad26a0_0 .net "MEM_rd_ind", 4 0, v00000197fba93df0_0;  1 drivers
v00000197fbad2f60_0 .net "MEM_rd_indzero", 0 0, v00000197fba93b70_0;  1 drivers
v00000197fbad1700_0 .net "MEM_regwrite", 0 0, v00000197fba949d0_0;  1 drivers
v00000197fbad3640_0 .net "MEM_rs2", 31 0, v00000197fba947f0_0;  1 drivers
v00000197fbad2740_0 .net "PC", 31 0, L_00000197fbb4fe40;  alias, 1 drivers
v00000197fbad1340_0 .net "STALL_ID1_FLUSH", 0 0, v00000197fbaa7da0_0;  1 drivers
v00000197fbad2100_0 .net "STALL_ID2_FLUSH", 0 0, v00000197fbaa82a0_0;  1 drivers
v00000197fbad15c0_0 .net "STALL_IF_FLUSH", 0 0, v00000197fbaac800_0;  1 drivers
v00000197fbad27e0_0 .net "WB_ALU_OUT", 31 0, v00000197fbabcc70_0;  1 drivers
v00000197fbad2e20_0 .net "WB_Data_mem_out", 31 0, v00000197fbabdd50_0;  1 drivers
v00000197fbad2060_0 .net "WB_memread", 0 0, v00000197fbabddf0_0;  1 drivers
v00000197fbad1200_0 .net "WB_rd_ind", 4 0, v00000197fbabe7f0_0;  1 drivers
v00000197fbad1ac0_0 .net "WB_rd_indzero", 0 0, v00000197fbabd5d0_0;  1 drivers
v00000197fbad21a0_0 .net "WB_regwrite", 0 0, v00000197fbabe890_0;  1 drivers
v00000197fbad3000_0 .net "Wrong_prediction", 0 0, L_00000197fbb3be00;  1 drivers
v00000197fbad2ce0_0 .net *"_ivl_1", 0 0, L_00000197fba103a0;  1 drivers
v00000197fbad31e0_0 .net *"_ivl_13", 0 0, L_00000197fba10fe0;  1 drivers
v00000197fbad1020_0 .net *"_ivl_14", 0 0, L_00000197fbad2600;  1 drivers
v00000197fbad0f80_0 .net *"_ivl_19", 0 0, L_00000197fba0fbc0;  1 drivers
v00000197fbad2880_0 .net *"_ivl_2", 0 0, L_00000197fbad1e80;  1 drivers
v00000197fbad13e0_0 .net *"_ivl_20", 0 0, L_00000197fbad3500;  1 drivers
v00000197fbad22e0_0 .net *"_ivl_25", 0 0, L_00000197fba10480;  1 drivers
v00000197fbad1f20_0 .net *"_ivl_26", 0 0, L_00000197fbad35a0;  1 drivers
v00000197fbad2ec0_0 .net *"_ivl_31", 0 0, L_00000197fba10a30;  1 drivers
v00000197fbad1160_0 .net *"_ivl_32", 0 0, L_00000197fbad2b00;  1 drivers
v00000197fbad1a20_0 .net *"_ivl_40", 31 0, L_00000197fbacd4c0;  1 drivers
L_00000197fbaf0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbad1660_0 .net *"_ivl_43", 26 0, L_00000197fbaf0c58;  1 drivers
L_00000197fbaf0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbad2240_0 .net/2u *"_ivl_44", 31 0, L_00000197fbaf0ca0;  1 drivers
v00000197fbad17a0_0 .net *"_ivl_52", 31 0, L_00000197fbb45010;  1 drivers
L_00000197fbaf0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbad1b60_0 .net *"_ivl_55", 26 0, L_00000197fbaf0d30;  1 drivers
L_00000197fbaf0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbad10c0_0 .net/2u *"_ivl_56", 31 0, L_00000197fbaf0d78;  1 drivers
v00000197fbad1520_0 .net *"_ivl_7", 0 0, L_00000197fba10aa0;  1 drivers
v00000197fbad1c00_0 .net *"_ivl_8", 0 0, L_00000197fbad2560;  1 drivers
v00000197fbad2ba0_0 .net "alu_selA", 1 0, L_00000197fbad2a60;  1 drivers
v00000197fbad30a0_0 .net "alu_selB", 1 0, L_00000197fbad3be0;  1 drivers
v00000197fbad2380_0 .net "clk", 0 0, L_00000197fba10f70;  1 drivers
v00000197fbad2420_0 .var "cycles_consumed", 31 0;
v00000197fbad0ee0_0 .net "exhaz", 0 0, L_00000197fba0fca0;  1 drivers
v00000197fbad1480_0 .net "exhaz2", 0 0, L_00000197fba10870;  1 drivers
v00000197fbad1840_0 .net "hlt", 0 0, v00000197fbabcd10_0;  1 drivers
v00000197fbad3140_0 .net "idhaz", 0 0, L_00000197fba113d0;  1 drivers
v00000197fbad2c40_0 .net "idhaz2", 0 0, L_00000197fba10410;  1 drivers
v00000197fbad3280_0 .net "if_id_write", 0 0, v00000197fbaac120_0;  1 drivers
v00000197fbad2d80_0 .net "input_clk", 0 0, v00000197fbad29c0_0;  1 drivers
v00000197fbad3460_0 .net "is_branch_and_taken", 0 0, L_00000197fbad4b40;  1 drivers
v00000197fbad1ca0_0 .net "memhaz", 0 0, L_00000197fba10b10;  1 drivers
v00000197fbad3320_0 .net "memhaz2", 0 0, L_00000197fba10c60;  1 drivers
v00000197fbad18e0_0 .net "pc_src", 2 0, L_00000197fbacdf60;  1 drivers
v00000197fbad24c0_0 .net "pc_write", 0 0, v00000197fbaab040_0;  1 drivers
v00000197fbad1980_0 .net "rst", 0 0, v00000197fbad1fc0_0;  1 drivers
v00000197fbad1d40_0 .net "store_rs2_forward", 1 0, L_00000197fbad3dc0;  1 drivers
v00000197fbad33c0_0 .net "wdata_to_reg_file", 31 0, L_00000197fbb3bb60;  1 drivers
E_00000197fba27470/0 .event negedge, v00000197fbaa8200_0;
E_00000197fba27470/1 .event posedge, v00000197fba93d50_0;
E_00000197fba27470 .event/or E_00000197fba27470/0, E_00000197fba27470/1;
L_00000197fbad1e80 .cmp/eq 5, v00000197fbaa35b0_0, v00000197fbaa1fd0_0;
L_00000197fbad2560 .cmp/eq 5, v00000197fba93df0_0, v00000197fbaa1fd0_0;
L_00000197fbad2600 .cmp/eq 5, v00000197fbabe7f0_0, v00000197fbaa1fd0_0;
L_00000197fbad3500 .cmp/eq 5, v00000197fbaa35b0_0, v00000197fbaa2750_0;
L_00000197fbad35a0 .cmp/eq 5, v00000197fba93df0_0, v00000197fbaa2750_0;
L_00000197fbad2b00 .cmp/eq 5, v00000197fbabe7f0_0, v00000197fbaa2750_0;
L_00000197fbacd4c0 .concat [ 5 27 0 0], v00000197fbaba1f0_0, L_00000197fbaf0c58;
L_00000197fbacd6a0 .cmp/ne 32, L_00000197fbacd4c0, L_00000197fbaf0ca0;
L_00000197fbb45010 .concat [ 5 27 0 0], v00000197fbaa35b0_0, L_00000197fbaf0d30;
L_00000197fbb43030 .cmp/ne 32, L_00000197fbb45010, L_00000197fbaf0d78;
S_00000197fb7ed800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000197fba10950 .functor NOT 1, L_00000197fba0fca0, C4<0>, C4<0>, C4<0>;
L_00000197fba10330 .functor AND 1, L_00000197fba10b10, L_00000197fba10950, C4<1>, C4<1>;
L_00000197fba109c0 .functor OR 1, L_00000197fba113d0, L_00000197fba10330, C4<0>, C4<0>;
L_00000197fba10720 .functor OR 1, L_00000197fba113d0, L_00000197fba0fca0, C4<0>, C4<0>;
v00000197fba36080_0 .net *"_ivl_12", 0 0, L_00000197fba10720;  1 drivers
v00000197fba36e40_0 .net *"_ivl_2", 0 0, L_00000197fba10950;  1 drivers
v00000197fba36620_0 .net *"_ivl_5", 0 0, L_00000197fba10330;  1 drivers
v00000197fba36940_0 .net *"_ivl_7", 0 0, L_00000197fba109c0;  1 drivers
v00000197fba37480_0 .net "alu_selA", 1 0, L_00000197fbad2a60;  alias, 1 drivers
v00000197fba35ae0_0 .net "exhaz", 0 0, L_00000197fba0fca0;  alias, 1 drivers
v00000197fba37520_0 .net "idhaz", 0 0, L_00000197fba113d0;  alias, 1 drivers
v00000197fba36440_0 .net "memhaz", 0 0, L_00000197fba10b10;  alias, 1 drivers
L_00000197fbad2a60 .concat8 [ 1 1 0 0], L_00000197fba109c0, L_00000197fba10720;
S_00000197fb7ed990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000197fba10b80 .functor NOT 1, L_00000197fba10870, C4<0>, C4<0>, C4<0>;
L_00000197fba10cd0 .functor AND 1, L_00000197fba10c60, L_00000197fba10b80, C4<1>, C4<1>;
L_00000197fba11210 .functor OR 1, L_00000197fba10410, L_00000197fba10cd0, C4<0>, C4<0>;
L_00000197fba10d40 .functor NOT 1, v00000197fbaa15d0_0, C4<0>, C4<0>, C4<0>;
L_00000197fba112f0 .functor AND 1, L_00000197fba11210, L_00000197fba10d40, C4<1>, C4<1>;
L_00000197fba11360 .functor OR 1, L_00000197fba10410, L_00000197fba10870, C4<0>, C4<0>;
L_00000197fba11440 .functor NOT 1, v00000197fbaa15d0_0, C4<0>, C4<0>, C4<0>;
L_00000197fba0f920 .functor AND 1, L_00000197fba11360, L_00000197fba11440, C4<1>, C4<1>;
v00000197fba37200_0 .net "EX1_is_oper2_immed", 0 0, v00000197fbaa15d0_0;  alias, 1 drivers
v00000197fba35f40_0 .net *"_ivl_11", 0 0, L_00000197fba112f0;  1 drivers
v00000197fba35c20_0 .net *"_ivl_16", 0 0, L_00000197fba11360;  1 drivers
v00000197fba36a80_0 .net *"_ivl_17", 0 0, L_00000197fba11440;  1 drivers
v00000197fba375c0_0 .net *"_ivl_2", 0 0, L_00000197fba10b80;  1 drivers
v00000197fba37660_0 .net *"_ivl_20", 0 0, L_00000197fba0f920;  1 drivers
v00000197fba359a0_0 .net *"_ivl_5", 0 0, L_00000197fba10cd0;  1 drivers
v00000197fba364e0_0 .net *"_ivl_7", 0 0, L_00000197fba11210;  1 drivers
v00000197fba36b20_0 .net *"_ivl_8", 0 0, L_00000197fba10d40;  1 drivers
v00000197fba36da0_0 .net "alu_selB", 1 0, L_00000197fbad3be0;  alias, 1 drivers
v00000197fba36580_0 .net "exhaz", 0 0, L_00000197fba10870;  alias, 1 drivers
v00000197fba37700_0 .net "idhaz", 0 0, L_00000197fba10410;  alias, 1 drivers
v00000197fba36260_0 .net "memhaz", 0 0, L_00000197fba10c60;  alias, 1 drivers
L_00000197fbad3be0 .concat8 [ 1 1 0 0], L_00000197fba112f0, L_00000197fba0f920;
S_00000197fb7e69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000197fba11600 .functor NOT 1, L_00000197fba10870, C4<0>, C4<0>, C4<0>;
L_00000197fba11670 .functor AND 1, L_00000197fba10c60, L_00000197fba11600, C4<1>, C4<1>;
L_00000197fba116e0 .functor OR 1, L_00000197fba10410, L_00000197fba11670, C4<0>, C4<0>;
L_00000197fba11520 .functor OR 1, L_00000197fba10410, L_00000197fba10870, C4<0>, C4<0>;
v00000197fba366c0_0 .net *"_ivl_12", 0 0, L_00000197fba11520;  1 drivers
v00000197fba35a40_0 .net *"_ivl_2", 0 0, L_00000197fba11600;  1 drivers
v00000197fba36760_0 .net *"_ivl_5", 0 0, L_00000197fba11670;  1 drivers
v00000197fba35e00_0 .net *"_ivl_7", 0 0, L_00000197fba116e0;  1 drivers
v00000197fba36120_0 .net "exhaz", 0 0, L_00000197fba10870;  alias, 1 drivers
v00000197fba35ea0_0 .net "idhaz", 0 0, L_00000197fba10410;  alias, 1 drivers
v00000197fb9b5b80_0 .net "memhaz", 0 0, L_00000197fba10c60;  alias, 1 drivers
v00000197fb9b5c20_0 .net "store_rs2_forward", 1 0, L_00000197fbad3dc0;  alias, 1 drivers
L_00000197fbad3dc0 .concat8 [ 1 1 0 0], L_00000197fba116e0, L_00000197fba11520;
S_00000197fb7e6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000197fb9b6a80_0 .net "EX_ALU_OUT", 31 0, L_00000197fbaceb40;  alias, 1 drivers
v00000197fb9b50e0_0 .net "EX_memread", 0 0, v00000197fbaa3a10_0;  alias, 1 drivers
v00000197fb99c650_0 .net "EX_memwrite", 0 0, v00000197fbaa3470_0;  alias, 1 drivers
v00000197fb99dc30_0 .net "EX_opcode", 11 0, v00000197fbaa3bf0_0;  alias, 1 drivers
v00000197fba937b0_0 .net "EX_rd_ind", 4 0, v00000197fbaa35b0_0;  alias, 1 drivers
v00000197fba94250_0 .net "EX_rd_indzero", 0 0, L_00000197fbb43030;  1 drivers
v00000197fba94cf0_0 .net "EX_regwrite", 0 0, v00000197fbaa3d30_0;  alias, 1 drivers
v00000197fba94070_0 .net "EX_rs2_out", 31 0, v00000197fbaa40f0_0;  alias, 1 drivers
v00000197fba94c50_0 .var "MEM_ALU_OUT", 31 0;
v00000197fba93f30_0 .var "MEM_memread", 0 0;
v00000197fba93e90_0 .var "MEM_memwrite", 0 0;
v00000197fba94750_0 .var "MEM_opcode", 11 0;
v00000197fba93df0_0 .var "MEM_rd_ind", 4 0;
v00000197fba93b70_0 .var "MEM_rd_indzero", 0 0;
v00000197fba949d0_0 .var "MEM_regwrite", 0 0;
v00000197fba947f0_0 .var "MEM_rs2", 31 0;
v00000197fba93990_0 .net "clk", 0 0, L_00000197fbb3bbd0;  1 drivers
v00000197fba93d50_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
E_00000197fba27930 .event posedge, v00000197fba93d50_0, v00000197fba93990_0;
S_00000197fb859ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000197fb841470 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fb8414a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fb8414e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fb841518 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fb841550 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fb841588 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fb8415c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fb8415f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fb841630 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fb841668 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fb8416a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fb8416d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fb841710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fb841748 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fb841780 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fb8417b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fb8417f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fb841828 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fb841860 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fb841898 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fb8418d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fb841908 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fb841940 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fb841978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fb8419b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000197fbb3b3f0 .functor XOR 1, L_00000197fbb3b070, v00000197fbaa3510_0, C4<0>, C4<0>;
L_00000197fbb3b4d0 .functor NOT 1, L_00000197fbb3b3f0, C4<0>, C4<0>, C4<0>;
L_00000197fbb3bd90 .functor OR 1, v00000197fbad1fc0_0, L_00000197fbb3b4d0, C4<0>, C4<0>;
L_00000197fbb3be00 .functor NOT 1, L_00000197fbb3bd90, C4<0>, C4<0>, C4<0>;
v00000197fba96be0_0 .net "ALU_OP", 3 0, v00000197fba95ce0_0;  1 drivers
v00000197fba97ea0_0 .net "BranchDecision", 0 0, L_00000197fbb3b070;  1 drivers
v00000197fba97900_0 .net "CF", 0 0, v00000197fba966e0_0;  1 drivers
v00000197fba98260_0 .net "EX_opcode", 11 0, v00000197fbaa3bf0_0;  alias, 1 drivers
v00000197fba98580_0 .net "Wrong_prediction", 0 0, L_00000197fbb3be00;  alias, 1 drivers
v00000197fba98c60_0 .net "ZF", 0 0, L_00000197fbb39fd0;  1 drivers
L_00000197fbaf0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000197fba986c0_0 .net/2u *"_ivl_0", 31 0, L_00000197fbaf0ce8;  1 drivers
v00000197fba988a0_0 .net *"_ivl_11", 0 0, L_00000197fbb3bd90;  1 drivers
v00000197fba98300_0 .net *"_ivl_2", 31 0, L_00000197fbad0580;  1 drivers
v00000197fba98080_0 .net *"_ivl_6", 0 0, L_00000197fbb3b3f0;  1 drivers
v00000197fba98d00_0 .net *"_ivl_8", 0 0, L_00000197fbb3b4d0;  1 drivers
v00000197fba97860_0 .net "alu_out", 31 0, L_00000197fbaceb40;  alias, 1 drivers
v00000197fba984e0_0 .net "alu_outw", 31 0, v00000197fba95c40_0;  1 drivers
v00000197fba979a0_0 .net "is_beq", 0 0, v00000197fbaa44b0_0;  alias, 1 drivers
v00000197fba98b20_0 .net "is_bne", 0 0, v00000197fbaa3150_0;  alias, 1 drivers
v00000197fba98620_0 .net "is_jal", 0 0, v00000197fbaa3290_0;  alias, 1 drivers
v00000197fba97cc0_0 .net "oper1", 31 0, v00000197fbaa36f0_0;  alias, 1 drivers
v00000197fba98800_0 .net "oper2", 31 0, v00000197fbaa3f10_0;  alias, 1 drivers
v00000197fba97ae0_0 .net "pc", 31 0, v00000197fbaa30b0_0;  alias, 1 drivers
v00000197fba97a40_0 .net "predicted", 0 0, v00000197fbaa3510_0;  alias, 1 drivers
v00000197fba98940_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
L_00000197fbad0580 .arith/sum 32, v00000197fbaa30b0_0, L_00000197fbaf0ce8;
L_00000197fbaceb40 .functor MUXZ 32, v00000197fba95c40_0, L_00000197fbad0580, v00000197fbaa3290_0, C4<>;
S_00000197fb859c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000197fb859ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000197fbb3aeb0 .functor AND 1, v00000197fbaa44b0_0, L_00000197fbb3a270, C4<1>, C4<1>;
L_00000197fbb3b2a0 .functor NOT 1, L_00000197fbb3a270, C4<0>, C4<0>, C4<0>;
L_00000197fbb3b310 .functor AND 1, v00000197fbaa3150_0, L_00000197fbb3b2a0, C4<1>, C4<1>;
L_00000197fbb3b070 .functor OR 1, L_00000197fbb3aeb0, L_00000197fbb3b310, C4<0>, C4<0>;
v00000197fba972c0_0 .net "BranchDecision", 0 0, L_00000197fbb3b070;  alias, 1 drivers
v00000197fba95ba0_0 .net *"_ivl_2", 0 0, L_00000197fbb3b2a0;  1 drivers
v00000197fba94f20_0 .net "is_beq", 0 0, v00000197fbaa44b0_0;  alias, 1 drivers
v00000197fba97360_0 .net "is_beq_taken", 0 0, L_00000197fbb3aeb0;  1 drivers
v00000197fba963c0_0 .net "is_bne", 0 0, v00000197fbaa3150_0;  alias, 1 drivers
v00000197fba96460_0 .net "is_bne_taken", 0 0, L_00000197fbb3b310;  1 drivers
v00000197fba96960_0 .net "is_eq", 0 0, L_00000197fbb3a270;  1 drivers
v00000197fba96500_0 .net "oper1", 31 0, v00000197fbaa36f0_0;  alias, 1 drivers
v00000197fba96b40_0 .net "oper2", 31 0, v00000197fbaa3f10_0;  alias, 1 drivers
S_00000197fb8a3170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000197fb859c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000197fbb3a5f0 .functor XOR 1, L_00000197fbacffe0, L_00000197fbacebe0, C4<0>, C4<0>;
L_00000197fbb3af90 .functor XOR 1, L_00000197fbad01c0, L_00000197fbad0760, C4<0>, C4<0>;
L_00000197fbb3a430 .functor XOR 1, L_00000197fbad0800, L_00000197fbad0bc0, C4<0>, C4<0>;
L_00000197fbb3b620 .functor XOR 1, L_00000197fbad0da0, L_00000197fbace780, C4<0>, C4<0>;
L_00000197fbb3a900 .functor XOR 1, L_00000197fbacec80, L_00000197fbacee60, C4<0>, C4<0>;
L_00000197fbb3a510 .functor XOR 1, L_00000197fbacef00, L_00000197fbacefa0, C4<0>, C4<0>;
L_00000197fbb3a040 .functor XOR 1, L_00000197fbb419b0, L_00000197fbb42b30, C4<0>, C4<0>;
L_00000197fbb3b930 .functor XOR 1, L_00000197fbb40fb0, L_00000197fbb417d0, C4<0>, C4<0>;
L_00000197fbb3b700 .functor XOR 1, L_00000197fbb424f0, L_00000197fbb408d0, C4<0>, C4<0>;
L_00000197fbb3acf0 .functor XOR 1, L_00000197fbb41410, L_00000197fbb42a90, C4<0>, C4<0>;
L_00000197fbb3b770 .functor XOR 1, L_00000197fbb412d0, L_00000197fbb41370, C4<0>, C4<0>;
L_00000197fbb3aac0 .functor XOR 1, L_00000197fbb41730, L_00000197fbb40970, C4<0>, C4<0>;
L_00000197fbb3b460 .functor XOR 1, L_00000197fbb42130, L_00000197fbb429f0, C4<0>, C4<0>;
L_00000197fbb3b150 .functor XOR 1, L_00000197fbb40dd0, L_00000197fbb40c90, C4<0>, C4<0>;
L_00000197fbb3b850 .functor XOR 1, L_00000197fbb40e70, L_00000197fbb41ff0, C4<0>, C4<0>;
L_00000197fbb3b9a0 .functor XOR 1, L_00000197fbb42bd0, L_00000197fbb42c70, C4<0>, C4<0>;
L_00000197fbb3a970 .functor XOR 1, L_00000197fbb40a10, L_00000197fbb415f0, C4<0>, C4<0>;
L_00000197fbb3aa50 .functor XOR 1, L_00000197fbb42d10, L_00000197fbb42ef0, C4<0>, C4<0>;
L_00000197fbb3b1c0 .functor XOR 1, L_00000197fbb41870, L_00000197fbb42e50, C4<0>, C4<0>;
L_00000197fbb3b540 .functor XOR 1, L_00000197fbb40f10, L_00000197fbb42db0, C4<0>, C4<0>;
L_00000197fbb3a120 .functor XOR 1, L_00000197fbb41050, L_00000197fbb410f0, C4<0>, C4<0>;
L_00000197fbb3a190 .functor XOR 1, L_00000197fbb42950, L_00000197fbb41e10, C4<0>, C4<0>;
L_00000197fbb3a580 .functor XOR 1, L_00000197fbb41d70, L_00000197fbb40790, C4<0>, C4<0>;
L_00000197fbb3a890 .functor XOR 1, L_00000197fbb41c30, L_00000197fbb42810, C4<0>, C4<0>;
L_00000197fbb3ae40 .functor XOR 1, L_00000197fbb40ab0, L_00000197fbb42270, C4<0>, C4<0>;
L_00000197fbb3a200 .functor XOR 1, L_00000197fbb414b0, L_00000197fbb41190, C4<0>, C4<0>;
L_00000197fbb3b000 .functor XOR 1, L_00000197fbb41230, L_00000197fbb41550, C4<0>, C4<0>;
L_00000197fbb3aba0 .functor XOR 1, L_00000197fbb40830, L_00000197fbb41690, C4<0>, C4<0>;
L_00000197fbb3ac80 .functor XOR 1, L_00000197fbb42090, L_00000197fbb428b0, C4<0>, C4<0>;
L_00000197fbb3a9e0 .functor XOR 1, L_00000197fbb40b50, L_00000197fbb421d0, C4<0>, C4<0>;
L_00000197fbb3a350 .functor XOR 1, L_00000197fbb41910, L_00000197fbb41a50, C4<0>, C4<0>;
L_00000197fbb3ad60 .functor XOR 1, L_00000197fbb42770, L_00000197fbb42630, C4<0>, C4<0>;
L_00000197fbb3a270/0/0 .functor OR 1, L_00000197fbb40bf0, L_00000197fbb41af0, L_00000197fbb40d30, L_00000197fbb41b90;
L_00000197fbb3a270/0/4 .functor OR 1, L_00000197fbb41cd0, L_00000197fbb41eb0, L_00000197fbb41f50, L_00000197fbb423b0;
L_00000197fbb3a270/0/8 .functor OR 1, L_00000197fbb42450, L_00000197fbb42590, L_00000197fbb426d0, L_00000197fbb43670;
L_00000197fbb3a270/0/12 .functor OR 1, L_00000197fbb45290, L_00000197fbb430d0, L_00000197fbb43ad0, L_00000197fbb43a30;
L_00000197fbb3a270/0/16 .functor OR 1, L_00000197fbb435d0, L_00000197fbb43710, L_00000197fbb45650, L_00000197fbb44430;
L_00000197fbb3a270/0/20 .functor OR 1, L_00000197fbb43350, L_00000197fbb44cf0, L_00000197fbb43210, L_00000197fbb432b0;
L_00000197fbb3a270/0/24 .functor OR 1, L_00000197fbb44610, L_00000197fbb44570, L_00000197fbb455b0, L_00000197fbb437b0;
L_00000197fbb3a270/0/28 .functor OR 1, L_00000197fbb42f90, L_00000197fbb43170, L_00000197fbb43990, L_00000197fbb444d0;
L_00000197fbb3a270/1/0 .functor OR 1, L_00000197fbb3a270/0/0, L_00000197fbb3a270/0/4, L_00000197fbb3a270/0/8, L_00000197fbb3a270/0/12;
L_00000197fbb3a270/1/4 .functor OR 1, L_00000197fbb3a270/0/16, L_00000197fbb3a270/0/20, L_00000197fbb3a270/0/24, L_00000197fbb3a270/0/28;
L_00000197fbb3a270 .functor NOR 1, L_00000197fbb3a270/1/0, L_00000197fbb3a270/1/4, C4<0>, C4<0>;
v00000197fba94d90_0 .net *"_ivl_0", 0 0, L_00000197fbb3a5f0;  1 drivers
v00000197fba93710_0 .net *"_ivl_101", 0 0, L_00000197fbb415f0;  1 drivers
v00000197fba93a30_0 .net *"_ivl_102", 0 0, L_00000197fbb3aa50;  1 drivers
v00000197fba93ad0_0 .net *"_ivl_105", 0 0, L_00000197fbb42d10;  1 drivers
v00000197fba941b0_0 .net *"_ivl_107", 0 0, L_00000197fbb42ef0;  1 drivers
v00000197fba94b10_0 .net *"_ivl_108", 0 0, L_00000197fbb3b1c0;  1 drivers
v00000197fba938f0_0 .net *"_ivl_11", 0 0, L_00000197fbad0760;  1 drivers
v00000197fba94430_0 .net *"_ivl_111", 0 0, L_00000197fbb41870;  1 drivers
v00000197fba93fd0_0 .net *"_ivl_113", 0 0, L_00000197fbb42e50;  1 drivers
v00000197fba94890_0 .net *"_ivl_114", 0 0, L_00000197fbb3b540;  1 drivers
v00000197fba94110_0 .net *"_ivl_117", 0 0, L_00000197fbb40f10;  1 drivers
v00000197fba93c10_0 .net *"_ivl_119", 0 0, L_00000197fbb42db0;  1 drivers
v00000197fba942f0_0 .net *"_ivl_12", 0 0, L_00000197fbb3a430;  1 drivers
v00000197fba94bb0_0 .net *"_ivl_120", 0 0, L_00000197fbb3a120;  1 drivers
v00000197fba93cb0_0 .net *"_ivl_123", 0 0, L_00000197fbb41050;  1 drivers
v00000197fba94390_0 .net *"_ivl_125", 0 0, L_00000197fbb410f0;  1 drivers
v00000197fba944d0_0 .net *"_ivl_126", 0 0, L_00000197fbb3a190;  1 drivers
v00000197fba94570_0 .net *"_ivl_129", 0 0, L_00000197fbb42950;  1 drivers
v00000197fba94610_0 .net *"_ivl_131", 0 0, L_00000197fbb41e10;  1 drivers
v00000197fba94930_0 .net *"_ivl_132", 0 0, L_00000197fbb3a580;  1 drivers
v00000197fba94a70_0 .net *"_ivl_135", 0 0, L_00000197fbb41d70;  1 drivers
v00000197fba946b0_0 .net *"_ivl_137", 0 0, L_00000197fbb40790;  1 drivers
v00000197fba92ef0_0 .net *"_ivl_138", 0 0, L_00000197fbb3a890;  1 drivers
v00000197fba92270_0 .net *"_ivl_141", 0 0, L_00000197fbb41c30;  1 drivers
v00000197fba91cd0_0 .net *"_ivl_143", 0 0, L_00000197fbb42810;  1 drivers
v00000197fba92450_0 .net *"_ivl_144", 0 0, L_00000197fbb3ae40;  1 drivers
v00000197fba91190_0 .net *"_ivl_147", 0 0, L_00000197fbb40ab0;  1 drivers
v00000197fba928b0_0 .net *"_ivl_149", 0 0, L_00000197fbb42270;  1 drivers
v00000197fba92f90_0 .net *"_ivl_15", 0 0, L_00000197fbad0800;  1 drivers
v00000197fba92810_0 .net *"_ivl_150", 0 0, L_00000197fbb3a200;  1 drivers
v00000197fba915f0_0 .net *"_ivl_153", 0 0, L_00000197fbb414b0;  1 drivers
v00000197fba92bd0_0 .net *"_ivl_155", 0 0, L_00000197fbb41190;  1 drivers
v00000197fba912d0_0 .net *"_ivl_156", 0 0, L_00000197fbb3b000;  1 drivers
v00000197fba923b0_0 .net *"_ivl_159", 0 0, L_00000197fbb41230;  1 drivers
v00000197fba92d10_0 .net *"_ivl_161", 0 0, L_00000197fbb41550;  1 drivers
v00000197fba92950_0 .net *"_ivl_162", 0 0, L_00000197fbb3aba0;  1 drivers
v00000197fba92310_0 .net *"_ivl_165", 0 0, L_00000197fbb40830;  1 drivers
v00000197fba92130_0 .net *"_ivl_167", 0 0, L_00000197fbb41690;  1 drivers
v00000197fba935d0_0 .net *"_ivl_168", 0 0, L_00000197fbb3ac80;  1 drivers
v00000197fba924f0_0 .net *"_ivl_17", 0 0, L_00000197fbad0bc0;  1 drivers
v00000197fba929f0_0 .net *"_ivl_171", 0 0, L_00000197fbb42090;  1 drivers
v00000197fba92a90_0 .net *"_ivl_173", 0 0, L_00000197fbb428b0;  1 drivers
v00000197fba91050_0 .net *"_ivl_174", 0 0, L_00000197fbb3a9e0;  1 drivers
v00000197fba91370_0 .net *"_ivl_177", 0 0, L_00000197fbb40b50;  1 drivers
v00000197fba92590_0 .net *"_ivl_179", 0 0, L_00000197fbb421d0;  1 drivers
v00000197fba91ff0_0 .net *"_ivl_18", 0 0, L_00000197fbb3b620;  1 drivers
v00000197fba92630_0 .net *"_ivl_180", 0 0, L_00000197fbb3a350;  1 drivers
v00000197fba930d0_0 .net *"_ivl_183", 0 0, L_00000197fbb41910;  1 drivers
v00000197fba91230_0 .net *"_ivl_185", 0 0, L_00000197fbb41a50;  1 drivers
v00000197fba93670_0 .net *"_ivl_186", 0 0, L_00000197fbb3ad60;  1 drivers
v00000197fba926d0_0 .net *"_ivl_190", 0 0, L_00000197fbb42770;  1 drivers
v00000197fba91690_0 .net *"_ivl_192", 0 0, L_00000197fbb42630;  1 drivers
v00000197fba92090_0 .net *"_ivl_194", 0 0, L_00000197fbb40bf0;  1 drivers
v00000197fba90f10_0 .net *"_ivl_196", 0 0, L_00000197fbb41af0;  1 drivers
v00000197fba92db0_0 .net *"_ivl_198", 0 0, L_00000197fbb40d30;  1 drivers
v00000197fba93030_0 .net *"_ivl_200", 0 0, L_00000197fbb41b90;  1 drivers
v00000197fba910f0_0 .net *"_ivl_202", 0 0, L_00000197fbb41cd0;  1 drivers
v00000197fba91870_0 .net *"_ivl_204", 0 0, L_00000197fbb41eb0;  1 drivers
v00000197fba91eb0_0 .net *"_ivl_206", 0 0, L_00000197fbb41f50;  1 drivers
v00000197fba92770_0 .net *"_ivl_208", 0 0, L_00000197fbb423b0;  1 drivers
v00000197fba91910_0 .net *"_ivl_21", 0 0, L_00000197fbad0da0;  1 drivers
v00000197fba93170_0 .net *"_ivl_210", 0 0, L_00000197fbb42450;  1 drivers
v00000197fba91730_0 .net *"_ivl_212", 0 0, L_00000197fbb42590;  1 drivers
v00000197fba91a50_0 .net *"_ivl_214", 0 0, L_00000197fbb426d0;  1 drivers
v00000197fba92b30_0 .net *"_ivl_216", 0 0, L_00000197fbb43670;  1 drivers
v00000197fba92c70_0 .net *"_ivl_218", 0 0, L_00000197fbb45290;  1 drivers
v00000197fba93210_0 .net *"_ivl_220", 0 0, L_00000197fbb430d0;  1 drivers
v00000197fba92e50_0 .net *"_ivl_222", 0 0, L_00000197fbb43ad0;  1 drivers
v00000197fba91410_0 .net *"_ivl_224", 0 0, L_00000197fbb43a30;  1 drivers
v00000197fba914b0_0 .net *"_ivl_226", 0 0, L_00000197fbb435d0;  1 drivers
v00000197fba932b0_0 .net *"_ivl_228", 0 0, L_00000197fbb43710;  1 drivers
v00000197fba917d0_0 .net *"_ivl_23", 0 0, L_00000197fbace780;  1 drivers
v00000197fba93350_0 .net *"_ivl_230", 0 0, L_00000197fbb45650;  1 drivers
v00000197fba90fb0_0 .net *"_ivl_232", 0 0, L_00000197fbb44430;  1 drivers
v00000197fba933f0_0 .net *"_ivl_234", 0 0, L_00000197fbb43350;  1 drivers
v00000197fba919b0_0 .net *"_ivl_236", 0 0, L_00000197fbb44cf0;  1 drivers
v00000197fba91550_0 .net *"_ivl_238", 0 0, L_00000197fbb43210;  1 drivers
v00000197fba921d0_0 .net *"_ivl_24", 0 0, L_00000197fbb3a900;  1 drivers
v00000197fba93490_0 .net *"_ivl_240", 0 0, L_00000197fbb432b0;  1 drivers
v00000197fba91af0_0 .net *"_ivl_242", 0 0, L_00000197fbb44610;  1 drivers
v00000197fba91b90_0 .net *"_ivl_244", 0 0, L_00000197fbb44570;  1 drivers
v00000197fba93530_0 .net *"_ivl_246", 0 0, L_00000197fbb455b0;  1 drivers
v00000197fba91c30_0 .net *"_ivl_248", 0 0, L_00000197fbb437b0;  1 drivers
v00000197fba91d70_0 .net *"_ivl_250", 0 0, L_00000197fbb42f90;  1 drivers
v00000197fba91e10_0 .net *"_ivl_252", 0 0, L_00000197fbb43170;  1 drivers
v00000197fba91f50_0 .net *"_ivl_254", 0 0, L_00000197fbb43990;  1 drivers
v00000197fb9b6260_0 .net *"_ivl_256", 0 0, L_00000197fbb444d0;  1 drivers
v00000197fba96780_0 .net *"_ivl_27", 0 0, L_00000197fbacec80;  1 drivers
v00000197fba95420_0 .net *"_ivl_29", 0 0, L_00000197fbacee60;  1 drivers
v00000197fba95560_0 .net *"_ivl_3", 0 0, L_00000197fbacffe0;  1 drivers
v00000197fba95920_0 .net *"_ivl_30", 0 0, L_00000197fbb3a510;  1 drivers
v00000197fba96d20_0 .net *"_ivl_33", 0 0, L_00000197fbacef00;  1 drivers
v00000197fba95380_0 .net *"_ivl_35", 0 0, L_00000197fbacefa0;  1 drivers
v00000197fba95b00_0 .net *"_ivl_36", 0 0, L_00000197fbb3a040;  1 drivers
v00000197fba96dc0_0 .net *"_ivl_39", 0 0, L_00000197fbb419b0;  1 drivers
v00000197fba95f60_0 .net *"_ivl_41", 0 0, L_00000197fbb42b30;  1 drivers
v00000197fba96aa0_0 .net *"_ivl_42", 0 0, L_00000197fbb3b930;  1 drivers
v00000197fba952e0_0 .net *"_ivl_45", 0 0, L_00000197fbb40fb0;  1 drivers
v00000197fba96000_0 .net *"_ivl_47", 0 0, L_00000197fbb417d0;  1 drivers
v00000197fba96fa0_0 .net *"_ivl_48", 0 0, L_00000197fbb3b700;  1 drivers
v00000197fba961e0_0 .net *"_ivl_5", 0 0, L_00000197fbacebe0;  1 drivers
v00000197fba96e60_0 .net *"_ivl_51", 0 0, L_00000197fbb424f0;  1 drivers
v00000197fba960a0_0 .net *"_ivl_53", 0 0, L_00000197fbb408d0;  1 drivers
v00000197fba95600_0 .net *"_ivl_54", 0 0, L_00000197fbb3acf0;  1 drivers
v00000197fba95ec0_0 .net *"_ivl_57", 0 0, L_00000197fbb41410;  1 drivers
v00000197fba96f00_0 .net *"_ivl_59", 0 0, L_00000197fbb42a90;  1 drivers
v00000197fba95880_0 .net *"_ivl_6", 0 0, L_00000197fbb3af90;  1 drivers
v00000197fba954c0_0 .net *"_ivl_60", 0 0, L_00000197fbb3b770;  1 drivers
v00000197fba96140_0 .net *"_ivl_63", 0 0, L_00000197fbb412d0;  1 drivers
v00000197fba956a0_0 .net *"_ivl_65", 0 0, L_00000197fbb41370;  1 drivers
v00000197fba965a0_0 .net *"_ivl_66", 0 0, L_00000197fbb3aac0;  1 drivers
v00000197fba95240_0 .net *"_ivl_69", 0 0, L_00000197fbb41730;  1 drivers
v00000197fba96640_0 .net *"_ivl_71", 0 0, L_00000197fbb40970;  1 drivers
v00000197fba95a60_0 .net *"_ivl_72", 0 0, L_00000197fbb3b460;  1 drivers
v00000197fba97040_0 .net *"_ivl_75", 0 0, L_00000197fbb42130;  1 drivers
v00000197fba970e0_0 .net *"_ivl_77", 0 0, L_00000197fbb429f0;  1 drivers
v00000197fba97180_0 .net *"_ivl_78", 0 0, L_00000197fbb3b150;  1 drivers
v00000197fba96280_0 .net *"_ivl_81", 0 0, L_00000197fbb40dd0;  1 drivers
v00000197fba95060_0 .net *"_ivl_83", 0 0, L_00000197fbb40c90;  1 drivers
v00000197fba96a00_0 .net *"_ivl_84", 0 0, L_00000197fbb3b850;  1 drivers
v00000197fba97220_0 .net *"_ivl_87", 0 0, L_00000197fbb40e70;  1 drivers
v00000197fba94fc0_0 .net *"_ivl_89", 0 0, L_00000197fbb41ff0;  1 drivers
v00000197fba96820_0 .net *"_ivl_9", 0 0, L_00000197fbad01c0;  1 drivers
v00000197fba95100_0 .net *"_ivl_90", 0 0, L_00000197fbb3b9a0;  1 drivers
v00000197fba95d80_0 .net *"_ivl_93", 0 0, L_00000197fbb42bd0;  1 drivers
v00000197fba97680_0 .net *"_ivl_95", 0 0, L_00000197fbb42c70;  1 drivers
v00000197fba968c0_0 .net *"_ivl_96", 0 0, L_00000197fbb3a970;  1 drivers
v00000197fba95740_0 .net *"_ivl_99", 0 0, L_00000197fbb40a10;  1 drivers
v00000197fba951a0_0 .net "a", 31 0, v00000197fbaa36f0_0;  alias, 1 drivers
v00000197fba96c80_0 .net "b", 31 0, v00000197fbaa3f10_0;  alias, 1 drivers
v00000197fba974a0_0 .net "out", 0 0, L_00000197fbb3a270;  alias, 1 drivers
v00000197fba96320_0 .net "temp", 31 0, L_00000197fbb42310;  1 drivers
L_00000197fbacffe0 .part v00000197fbaa36f0_0, 0, 1;
L_00000197fbacebe0 .part v00000197fbaa3f10_0, 0, 1;
L_00000197fbad01c0 .part v00000197fbaa36f0_0, 1, 1;
L_00000197fbad0760 .part v00000197fbaa3f10_0, 1, 1;
L_00000197fbad0800 .part v00000197fbaa36f0_0, 2, 1;
L_00000197fbad0bc0 .part v00000197fbaa3f10_0, 2, 1;
L_00000197fbad0da0 .part v00000197fbaa36f0_0, 3, 1;
L_00000197fbace780 .part v00000197fbaa3f10_0, 3, 1;
L_00000197fbacec80 .part v00000197fbaa36f0_0, 4, 1;
L_00000197fbacee60 .part v00000197fbaa3f10_0, 4, 1;
L_00000197fbacef00 .part v00000197fbaa36f0_0, 5, 1;
L_00000197fbacefa0 .part v00000197fbaa3f10_0, 5, 1;
L_00000197fbb419b0 .part v00000197fbaa36f0_0, 6, 1;
L_00000197fbb42b30 .part v00000197fbaa3f10_0, 6, 1;
L_00000197fbb40fb0 .part v00000197fbaa36f0_0, 7, 1;
L_00000197fbb417d0 .part v00000197fbaa3f10_0, 7, 1;
L_00000197fbb424f0 .part v00000197fbaa36f0_0, 8, 1;
L_00000197fbb408d0 .part v00000197fbaa3f10_0, 8, 1;
L_00000197fbb41410 .part v00000197fbaa36f0_0, 9, 1;
L_00000197fbb42a90 .part v00000197fbaa3f10_0, 9, 1;
L_00000197fbb412d0 .part v00000197fbaa36f0_0, 10, 1;
L_00000197fbb41370 .part v00000197fbaa3f10_0, 10, 1;
L_00000197fbb41730 .part v00000197fbaa36f0_0, 11, 1;
L_00000197fbb40970 .part v00000197fbaa3f10_0, 11, 1;
L_00000197fbb42130 .part v00000197fbaa36f0_0, 12, 1;
L_00000197fbb429f0 .part v00000197fbaa3f10_0, 12, 1;
L_00000197fbb40dd0 .part v00000197fbaa36f0_0, 13, 1;
L_00000197fbb40c90 .part v00000197fbaa3f10_0, 13, 1;
L_00000197fbb40e70 .part v00000197fbaa36f0_0, 14, 1;
L_00000197fbb41ff0 .part v00000197fbaa3f10_0, 14, 1;
L_00000197fbb42bd0 .part v00000197fbaa36f0_0, 15, 1;
L_00000197fbb42c70 .part v00000197fbaa3f10_0, 15, 1;
L_00000197fbb40a10 .part v00000197fbaa36f0_0, 16, 1;
L_00000197fbb415f0 .part v00000197fbaa3f10_0, 16, 1;
L_00000197fbb42d10 .part v00000197fbaa36f0_0, 17, 1;
L_00000197fbb42ef0 .part v00000197fbaa3f10_0, 17, 1;
L_00000197fbb41870 .part v00000197fbaa36f0_0, 18, 1;
L_00000197fbb42e50 .part v00000197fbaa3f10_0, 18, 1;
L_00000197fbb40f10 .part v00000197fbaa36f0_0, 19, 1;
L_00000197fbb42db0 .part v00000197fbaa3f10_0, 19, 1;
L_00000197fbb41050 .part v00000197fbaa36f0_0, 20, 1;
L_00000197fbb410f0 .part v00000197fbaa3f10_0, 20, 1;
L_00000197fbb42950 .part v00000197fbaa36f0_0, 21, 1;
L_00000197fbb41e10 .part v00000197fbaa3f10_0, 21, 1;
L_00000197fbb41d70 .part v00000197fbaa36f0_0, 22, 1;
L_00000197fbb40790 .part v00000197fbaa3f10_0, 22, 1;
L_00000197fbb41c30 .part v00000197fbaa36f0_0, 23, 1;
L_00000197fbb42810 .part v00000197fbaa3f10_0, 23, 1;
L_00000197fbb40ab0 .part v00000197fbaa36f0_0, 24, 1;
L_00000197fbb42270 .part v00000197fbaa3f10_0, 24, 1;
L_00000197fbb414b0 .part v00000197fbaa36f0_0, 25, 1;
L_00000197fbb41190 .part v00000197fbaa3f10_0, 25, 1;
L_00000197fbb41230 .part v00000197fbaa36f0_0, 26, 1;
L_00000197fbb41550 .part v00000197fbaa3f10_0, 26, 1;
L_00000197fbb40830 .part v00000197fbaa36f0_0, 27, 1;
L_00000197fbb41690 .part v00000197fbaa3f10_0, 27, 1;
L_00000197fbb42090 .part v00000197fbaa36f0_0, 28, 1;
L_00000197fbb428b0 .part v00000197fbaa3f10_0, 28, 1;
L_00000197fbb40b50 .part v00000197fbaa36f0_0, 29, 1;
L_00000197fbb421d0 .part v00000197fbaa3f10_0, 29, 1;
L_00000197fbb41910 .part v00000197fbaa36f0_0, 30, 1;
L_00000197fbb41a50 .part v00000197fbaa3f10_0, 30, 1;
LS_00000197fbb42310_0_0 .concat8 [ 1 1 1 1], L_00000197fbb3a5f0, L_00000197fbb3af90, L_00000197fbb3a430, L_00000197fbb3b620;
LS_00000197fbb42310_0_4 .concat8 [ 1 1 1 1], L_00000197fbb3a900, L_00000197fbb3a510, L_00000197fbb3a040, L_00000197fbb3b930;
LS_00000197fbb42310_0_8 .concat8 [ 1 1 1 1], L_00000197fbb3b700, L_00000197fbb3acf0, L_00000197fbb3b770, L_00000197fbb3aac0;
LS_00000197fbb42310_0_12 .concat8 [ 1 1 1 1], L_00000197fbb3b460, L_00000197fbb3b150, L_00000197fbb3b850, L_00000197fbb3b9a0;
LS_00000197fbb42310_0_16 .concat8 [ 1 1 1 1], L_00000197fbb3a970, L_00000197fbb3aa50, L_00000197fbb3b1c0, L_00000197fbb3b540;
LS_00000197fbb42310_0_20 .concat8 [ 1 1 1 1], L_00000197fbb3a120, L_00000197fbb3a190, L_00000197fbb3a580, L_00000197fbb3a890;
LS_00000197fbb42310_0_24 .concat8 [ 1 1 1 1], L_00000197fbb3ae40, L_00000197fbb3a200, L_00000197fbb3b000, L_00000197fbb3aba0;
LS_00000197fbb42310_0_28 .concat8 [ 1 1 1 1], L_00000197fbb3ac80, L_00000197fbb3a9e0, L_00000197fbb3a350, L_00000197fbb3ad60;
LS_00000197fbb42310_1_0 .concat8 [ 4 4 4 4], LS_00000197fbb42310_0_0, LS_00000197fbb42310_0_4, LS_00000197fbb42310_0_8, LS_00000197fbb42310_0_12;
LS_00000197fbb42310_1_4 .concat8 [ 4 4 4 4], LS_00000197fbb42310_0_16, LS_00000197fbb42310_0_20, LS_00000197fbb42310_0_24, LS_00000197fbb42310_0_28;
L_00000197fbb42310 .concat8 [ 16 16 0 0], LS_00000197fbb42310_1_0, LS_00000197fbb42310_1_4;
L_00000197fbb42770 .part v00000197fbaa36f0_0, 31, 1;
L_00000197fbb42630 .part v00000197fbaa3f10_0, 31, 1;
L_00000197fbb40bf0 .part L_00000197fbb42310, 0, 1;
L_00000197fbb41af0 .part L_00000197fbb42310, 1, 1;
L_00000197fbb40d30 .part L_00000197fbb42310, 2, 1;
L_00000197fbb41b90 .part L_00000197fbb42310, 3, 1;
L_00000197fbb41cd0 .part L_00000197fbb42310, 4, 1;
L_00000197fbb41eb0 .part L_00000197fbb42310, 5, 1;
L_00000197fbb41f50 .part L_00000197fbb42310, 6, 1;
L_00000197fbb423b0 .part L_00000197fbb42310, 7, 1;
L_00000197fbb42450 .part L_00000197fbb42310, 8, 1;
L_00000197fbb42590 .part L_00000197fbb42310, 9, 1;
L_00000197fbb426d0 .part L_00000197fbb42310, 10, 1;
L_00000197fbb43670 .part L_00000197fbb42310, 11, 1;
L_00000197fbb45290 .part L_00000197fbb42310, 12, 1;
L_00000197fbb430d0 .part L_00000197fbb42310, 13, 1;
L_00000197fbb43ad0 .part L_00000197fbb42310, 14, 1;
L_00000197fbb43a30 .part L_00000197fbb42310, 15, 1;
L_00000197fbb435d0 .part L_00000197fbb42310, 16, 1;
L_00000197fbb43710 .part L_00000197fbb42310, 17, 1;
L_00000197fbb45650 .part L_00000197fbb42310, 18, 1;
L_00000197fbb44430 .part L_00000197fbb42310, 19, 1;
L_00000197fbb43350 .part L_00000197fbb42310, 20, 1;
L_00000197fbb44cf0 .part L_00000197fbb42310, 21, 1;
L_00000197fbb43210 .part L_00000197fbb42310, 22, 1;
L_00000197fbb432b0 .part L_00000197fbb42310, 23, 1;
L_00000197fbb44610 .part L_00000197fbb42310, 24, 1;
L_00000197fbb44570 .part L_00000197fbb42310, 25, 1;
L_00000197fbb455b0 .part L_00000197fbb42310, 26, 1;
L_00000197fbb437b0 .part L_00000197fbb42310, 27, 1;
L_00000197fbb42f90 .part L_00000197fbb42310, 28, 1;
L_00000197fbb43170 .part L_00000197fbb42310, 29, 1;
L_00000197fbb43990 .part L_00000197fbb42310, 30, 1;
L_00000197fbb444d0 .part L_00000197fbb42310, 31, 1;
S_00000197fb8a3300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000197fb859ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000197fba26bb0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000197fbb39fd0 .functor NOT 1, L_00000197fbad0d00, C4<0>, C4<0>, C4<0>;
v00000197fba959c0_0 .net "A", 31 0, v00000197fbaa36f0_0;  alias, 1 drivers
v00000197fba97400_0 .net "ALUOP", 3 0, v00000197fba95ce0_0;  alias, 1 drivers
v00000197fba957e0_0 .net "B", 31 0, v00000197fbaa3f10_0;  alias, 1 drivers
v00000197fba966e0_0 .var "CF", 0 0;
v00000197fba97540_0 .net "ZF", 0 0, L_00000197fbb39fd0;  alias, 1 drivers
v00000197fba975e0_0 .net *"_ivl_1", 0 0, L_00000197fbad0d00;  1 drivers
v00000197fba95c40_0 .var "res", 31 0;
E_00000197fba26e30 .event anyedge, v00000197fba97400_0, v00000197fba951a0_0, v00000197fba96c80_0, v00000197fba966e0_0;
L_00000197fbad0d00 .reduce/or v00000197fba95c40_0;
S_00000197fb89c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000197fb859ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000197fba4bed0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fba4bf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fba4bf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fba4bf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fba4bfb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fba4bfe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fba4c020 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fba4c058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fba4c090 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fba4c0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fba4c100 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fba4c138 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fba4c170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fba4c1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fba4c1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fba4c218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fba4c250 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fba4c288 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fba4c2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fba4c2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fba4c330 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fba4c368 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fba4c3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fba4c3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fba4c410 .param/l "xori" 0 9 12, C4<001110000000>;
v00000197fba95ce0_0 .var "ALU_OP", 3 0;
v00000197fba95e20_0 .net "opcode", 11 0, v00000197fbaa3bf0_0;  alias, 1 drivers
E_00000197fba26c30 .event anyedge, v00000197fb99dc30_0;
S_00000197fb89ca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000197fbaa2430_0 .net "EX1_forward_to_B", 31 0, v00000197fbaa1a30_0;  alias, 1 drivers
v00000197fbaa18f0_0 .net "EX_PFC", 31 0, v00000197fbaa0a90_0;  alias, 1 drivers
v00000197fbaa22f0_0 .net "EX_PFC_to_IF", 31 0, L_00000197fbacea00;  alias, 1 drivers
v00000197fbaa2110_0 .net "alu_selA", 1 0, L_00000197fbad2a60;  alias, 1 drivers
v00000197fbaa1b70_0 .net "alu_selB", 1 0, L_00000197fbad3be0;  alias, 1 drivers
v00000197fbaa1710_0 .net "ex_haz", 31 0, v00000197fba94c50_0;  alias, 1 drivers
v00000197fbaa2250_0 .net "id_haz", 31 0, L_00000197fbaceb40;  alias, 1 drivers
v00000197fbaa1cb0_0 .net "is_jr", 0 0, v00000197fbaa0ef0_0;  alias, 1 drivers
v00000197fbaa1850_0 .net "mem_haz", 31 0, L_00000197fbb3bb60;  alias, 1 drivers
v00000197fbaa0e50_0 .net "oper1", 31 0, L_00000197fbad6200;  alias, 1 drivers
v00000197fbaa17b0_0 .net "oper2", 31 0, L_00000197fbb3a0b0;  alias, 1 drivers
v00000197fbaa2570_0 .net "pc", 31 0, v00000197fbaa24d0_0;  alias, 1 drivers
v00000197fbaa10d0_0 .net "rs1", 31 0, v00000197fbaa0770_0;  alias, 1 drivers
v00000197fbaa0db0_0 .net "rs2_in", 31 0, v00000197fbaa2610_0;  alias, 1 drivers
v00000197fbaa1990_0 .net "rs2_out", 31 0, L_00000197fbb3add0;  alias, 1 drivers
v00000197fbaa0b30_0 .net "store_rs2_forward", 1 0, L_00000197fbad3dc0;  alias, 1 drivers
L_00000197fbacea00 .functor MUXZ 32, v00000197fbaa0a90_0, L_00000197fbad6200, v00000197fbaa0ef0_0, C4<>;
S_00000197fb858230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000197fb89ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000197fba26db0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000197fbad43d0 .functor NOT 1, L_00000197fbad0c60, C4<0>, C4<0>, C4<0>;
L_00000197fbad49f0 .functor NOT 1, L_00000197fbace6e0, C4<0>, C4<0>, C4<0>;
L_00000197fbad5630 .functor NOT 1, L_00000197fbacf220, C4<0>, C4<0>, C4<0>;
L_00000197fbad54e0 .functor NOT 1, L_00000197fbacf180, C4<0>, C4<0>, C4<0>;
L_00000197fbad4600 .functor AND 32, L_00000197fbad5400, v00000197fbaa0770_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbad4980 .functor AND 32, L_00000197fbad44b0, L_00000197fbb3bb60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbad4a60 .functor OR 32, L_00000197fbad4600, L_00000197fbad4980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000197fbad4ad0 .functor AND 32, L_00000197fbad4520, v00000197fba94c50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbad4c20 .functor OR 32, L_00000197fbad4a60, L_00000197fbad4ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000197fbad6190 .functor AND 32, L_00000197fbad4910, L_00000197fbaceb40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbad6200 .functor OR 32, L_00000197fbad4c20, L_00000197fbad6190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000197fba97720_0 .net *"_ivl_1", 0 0, L_00000197fbad0c60;  1 drivers
v00000197fba97f40_0 .net *"_ivl_13", 0 0, L_00000197fbacf220;  1 drivers
v00000197fba98440_0 .net *"_ivl_14", 0 0, L_00000197fbad5630;  1 drivers
v00000197fba98120_0 .net *"_ivl_19", 0 0, L_00000197fbad0080;  1 drivers
v00000197fba981c0_0 .net *"_ivl_2", 0 0, L_00000197fbad43d0;  1 drivers
v00000197fba9aed0_0 .net *"_ivl_23", 0 0, L_00000197fbaced20;  1 drivers
v00000197fba9bb50_0 .net *"_ivl_27", 0 0, L_00000197fbacf180;  1 drivers
v00000197fba9af70_0 .net *"_ivl_28", 0 0, L_00000197fbad54e0;  1 drivers
v00000197fba9a9d0_0 .net *"_ivl_33", 0 0, L_00000197fbad0620;  1 drivers
v00000197fba9be70_0 .net *"_ivl_37", 0 0, L_00000197fbace820;  1 drivers
v00000197fba9b6f0_0 .net *"_ivl_40", 31 0, L_00000197fbad4600;  1 drivers
v00000197fba9ca50_0 .net *"_ivl_42", 31 0, L_00000197fbad4980;  1 drivers
v00000197fba9c870_0 .net *"_ivl_44", 31 0, L_00000197fbad4a60;  1 drivers
v00000197fba9bab0_0 .net *"_ivl_46", 31 0, L_00000197fbad4ad0;  1 drivers
v00000197fba9ab10_0 .net *"_ivl_48", 31 0, L_00000197fbad4c20;  1 drivers
v00000197fba9caf0_0 .net *"_ivl_50", 31 0, L_00000197fbad6190;  1 drivers
v00000197fba9c190_0 .net *"_ivl_7", 0 0, L_00000197fbace6e0;  1 drivers
v00000197fba9b0b0_0 .net *"_ivl_8", 0 0, L_00000197fbad49f0;  1 drivers
v00000197fba9acf0_0 .net "ina", 31 0, v00000197fbaa0770_0;  alias, 1 drivers
v00000197fba9b830_0 .net "inb", 31 0, L_00000197fbb3bb60;  alias, 1 drivers
v00000197fba9abb0_0 .net "inc", 31 0, v00000197fba94c50_0;  alias, 1 drivers
v00000197fba9bdd0_0 .net "ind", 31 0, L_00000197fbaceb40;  alias, 1 drivers
v00000197fba9aa70_0 .net "out", 31 0, L_00000197fbad6200;  alias, 1 drivers
v00000197fba9bf10_0 .net "s0", 31 0, L_00000197fbad5400;  1 drivers
v00000197fba9b290_0 .net "s1", 31 0, L_00000197fbad44b0;  1 drivers
v00000197fba9c550_0 .net "s2", 31 0, L_00000197fbad4520;  1 drivers
v00000197fba9c5f0_0 .net "s3", 31 0, L_00000197fbad4910;  1 drivers
v00000197fba9c7d0_0 .net "sel", 1 0, L_00000197fbad2a60;  alias, 1 drivers
L_00000197fbad0c60 .part L_00000197fbad2a60, 1, 1;
LS_00000197fbacf0e0_0_0 .concat [ 1 1 1 1], L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0;
LS_00000197fbacf0e0_0_4 .concat [ 1 1 1 1], L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0;
LS_00000197fbacf0e0_0_8 .concat [ 1 1 1 1], L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0;
LS_00000197fbacf0e0_0_12 .concat [ 1 1 1 1], L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0;
LS_00000197fbacf0e0_0_16 .concat [ 1 1 1 1], L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0;
LS_00000197fbacf0e0_0_20 .concat [ 1 1 1 1], L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0;
LS_00000197fbacf0e0_0_24 .concat [ 1 1 1 1], L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0;
LS_00000197fbacf0e0_0_28 .concat [ 1 1 1 1], L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0, L_00000197fbad43d0;
LS_00000197fbacf0e0_1_0 .concat [ 4 4 4 4], LS_00000197fbacf0e0_0_0, LS_00000197fbacf0e0_0_4, LS_00000197fbacf0e0_0_8, LS_00000197fbacf0e0_0_12;
LS_00000197fbacf0e0_1_4 .concat [ 4 4 4 4], LS_00000197fbacf0e0_0_16, LS_00000197fbacf0e0_0_20, LS_00000197fbacf0e0_0_24, LS_00000197fbacf0e0_0_28;
L_00000197fbacf0e0 .concat [ 16 16 0 0], LS_00000197fbacf0e0_1_0, LS_00000197fbacf0e0_1_4;
L_00000197fbace6e0 .part L_00000197fbad2a60, 0, 1;
LS_00000197fbacfa40_0_0 .concat [ 1 1 1 1], L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0;
LS_00000197fbacfa40_0_4 .concat [ 1 1 1 1], L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0;
LS_00000197fbacfa40_0_8 .concat [ 1 1 1 1], L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0;
LS_00000197fbacfa40_0_12 .concat [ 1 1 1 1], L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0;
LS_00000197fbacfa40_0_16 .concat [ 1 1 1 1], L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0;
LS_00000197fbacfa40_0_20 .concat [ 1 1 1 1], L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0;
LS_00000197fbacfa40_0_24 .concat [ 1 1 1 1], L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0;
LS_00000197fbacfa40_0_28 .concat [ 1 1 1 1], L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0, L_00000197fbad49f0;
LS_00000197fbacfa40_1_0 .concat [ 4 4 4 4], LS_00000197fbacfa40_0_0, LS_00000197fbacfa40_0_4, LS_00000197fbacfa40_0_8, LS_00000197fbacfa40_0_12;
LS_00000197fbacfa40_1_4 .concat [ 4 4 4 4], LS_00000197fbacfa40_0_16, LS_00000197fbacfa40_0_20, LS_00000197fbacfa40_0_24, LS_00000197fbacfa40_0_28;
L_00000197fbacfa40 .concat [ 16 16 0 0], LS_00000197fbacfa40_1_0, LS_00000197fbacfa40_1_4;
L_00000197fbacf220 .part L_00000197fbad2a60, 1, 1;
LS_00000197fbacfae0_0_0 .concat [ 1 1 1 1], L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630;
LS_00000197fbacfae0_0_4 .concat [ 1 1 1 1], L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630;
LS_00000197fbacfae0_0_8 .concat [ 1 1 1 1], L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630;
LS_00000197fbacfae0_0_12 .concat [ 1 1 1 1], L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630;
LS_00000197fbacfae0_0_16 .concat [ 1 1 1 1], L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630;
LS_00000197fbacfae0_0_20 .concat [ 1 1 1 1], L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630;
LS_00000197fbacfae0_0_24 .concat [ 1 1 1 1], L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630;
LS_00000197fbacfae0_0_28 .concat [ 1 1 1 1], L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630, L_00000197fbad5630;
LS_00000197fbacfae0_1_0 .concat [ 4 4 4 4], LS_00000197fbacfae0_0_0, LS_00000197fbacfae0_0_4, LS_00000197fbacfae0_0_8, LS_00000197fbacfae0_0_12;
LS_00000197fbacfae0_1_4 .concat [ 4 4 4 4], LS_00000197fbacfae0_0_16, LS_00000197fbacfae0_0_20, LS_00000197fbacfae0_0_24, LS_00000197fbacfae0_0_28;
L_00000197fbacfae0 .concat [ 16 16 0 0], LS_00000197fbacfae0_1_0, LS_00000197fbacfae0_1_4;
L_00000197fbad0080 .part L_00000197fbad2a60, 0, 1;
LS_00000197fbad0300_0_0 .concat [ 1 1 1 1], L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080;
LS_00000197fbad0300_0_4 .concat [ 1 1 1 1], L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080;
LS_00000197fbad0300_0_8 .concat [ 1 1 1 1], L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080;
LS_00000197fbad0300_0_12 .concat [ 1 1 1 1], L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080;
LS_00000197fbad0300_0_16 .concat [ 1 1 1 1], L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080;
LS_00000197fbad0300_0_20 .concat [ 1 1 1 1], L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080;
LS_00000197fbad0300_0_24 .concat [ 1 1 1 1], L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080;
LS_00000197fbad0300_0_28 .concat [ 1 1 1 1], L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080, L_00000197fbad0080;
LS_00000197fbad0300_1_0 .concat [ 4 4 4 4], LS_00000197fbad0300_0_0, LS_00000197fbad0300_0_4, LS_00000197fbad0300_0_8, LS_00000197fbad0300_0_12;
LS_00000197fbad0300_1_4 .concat [ 4 4 4 4], LS_00000197fbad0300_0_16, LS_00000197fbad0300_0_20, LS_00000197fbad0300_0_24, LS_00000197fbad0300_0_28;
L_00000197fbad0300 .concat [ 16 16 0 0], LS_00000197fbad0300_1_0, LS_00000197fbad0300_1_4;
L_00000197fbaced20 .part L_00000197fbad2a60, 1, 1;
LS_00000197fbad08a0_0_0 .concat [ 1 1 1 1], L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20;
LS_00000197fbad08a0_0_4 .concat [ 1 1 1 1], L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20;
LS_00000197fbad08a0_0_8 .concat [ 1 1 1 1], L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20;
LS_00000197fbad08a0_0_12 .concat [ 1 1 1 1], L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20;
LS_00000197fbad08a0_0_16 .concat [ 1 1 1 1], L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20;
LS_00000197fbad08a0_0_20 .concat [ 1 1 1 1], L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20;
LS_00000197fbad08a0_0_24 .concat [ 1 1 1 1], L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20;
LS_00000197fbad08a0_0_28 .concat [ 1 1 1 1], L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20, L_00000197fbaced20;
LS_00000197fbad08a0_1_0 .concat [ 4 4 4 4], LS_00000197fbad08a0_0_0, LS_00000197fbad08a0_0_4, LS_00000197fbad08a0_0_8, LS_00000197fbad08a0_0_12;
LS_00000197fbad08a0_1_4 .concat [ 4 4 4 4], LS_00000197fbad08a0_0_16, LS_00000197fbad08a0_0_20, LS_00000197fbad08a0_0_24, LS_00000197fbad08a0_0_28;
L_00000197fbad08a0 .concat [ 16 16 0 0], LS_00000197fbad08a0_1_0, LS_00000197fbad08a0_1_4;
L_00000197fbacf180 .part L_00000197fbad2a60, 0, 1;
LS_00000197fbacf7c0_0_0 .concat [ 1 1 1 1], L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0;
LS_00000197fbacf7c0_0_4 .concat [ 1 1 1 1], L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0;
LS_00000197fbacf7c0_0_8 .concat [ 1 1 1 1], L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0;
LS_00000197fbacf7c0_0_12 .concat [ 1 1 1 1], L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0;
LS_00000197fbacf7c0_0_16 .concat [ 1 1 1 1], L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0;
LS_00000197fbacf7c0_0_20 .concat [ 1 1 1 1], L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0;
LS_00000197fbacf7c0_0_24 .concat [ 1 1 1 1], L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0;
LS_00000197fbacf7c0_0_28 .concat [ 1 1 1 1], L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0, L_00000197fbad54e0;
LS_00000197fbacf7c0_1_0 .concat [ 4 4 4 4], LS_00000197fbacf7c0_0_0, LS_00000197fbacf7c0_0_4, LS_00000197fbacf7c0_0_8, LS_00000197fbacf7c0_0_12;
LS_00000197fbacf7c0_1_4 .concat [ 4 4 4 4], LS_00000197fbacf7c0_0_16, LS_00000197fbacf7c0_0_20, LS_00000197fbacf7c0_0_24, LS_00000197fbacf7c0_0_28;
L_00000197fbacf7c0 .concat [ 16 16 0 0], LS_00000197fbacf7c0_1_0, LS_00000197fbacf7c0_1_4;
L_00000197fbad0620 .part L_00000197fbad2a60, 1, 1;
LS_00000197fbacf860_0_0 .concat [ 1 1 1 1], L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620;
LS_00000197fbacf860_0_4 .concat [ 1 1 1 1], L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620;
LS_00000197fbacf860_0_8 .concat [ 1 1 1 1], L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620;
LS_00000197fbacf860_0_12 .concat [ 1 1 1 1], L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620;
LS_00000197fbacf860_0_16 .concat [ 1 1 1 1], L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620;
LS_00000197fbacf860_0_20 .concat [ 1 1 1 1], L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620;
LS_00000197fbacf860_0_24 .concat [ 1 1 1 1], L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620;
LS_00000197fbacf860_0_28 .concat [ 1 1 1 1], L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620, L_00000197fbad0620;
LS_00000197fbacf860_1_0 .concat [ 4 4 4 4], LS_00000197fbacf860_0_0, LS_00000197fbacf860_0_4, LS_00000197fbacf860_0_8, LS_00000197fbacf860_0_12;
LS_00000197fbacf860_1_4 .concat [ 4 4 4 4], LS_00000197fbacf860_0_16, LS_00000197fbacf860_0_20, LS_00000197fbacf860_0_24, LS_00000197fbacf860_0_28;
L_00000197fbacf860 .concat [ 16 16 0 0], LS_00000197fbacf860_1_0, LS_00000197fbacf860_1_4;
L_00000197fbace820 .part L_00000197fbad2a60, 0, 1;
LS_00000197fbacf2c0_0_0 .concat [ 1 1 1 1], L_00000197fbace820, L_00000197fbace820, L_00000197fbace820, L_00000197fbace820;
LS_00000197fbacf2c0_0_4 .concat [ 1 1 1 1], L_00000197fbace820, L_00000197fbace820, L_00000197fbace820, L_00000197fbace820;
LS_00000197fbacf2c0_0_8 .concat [ 1 1 1 1], L_00000197fbace820, L_00000197fbace820, L_00000197fbace820, L_00000197fbace820;
LS_00000197fbacf2c0_0_12 .concat [ 1 1 1 1], L_00000197fbace820, L_00000197fbace820, L_00000197fbace820, L_00000197fbace820;
LS_00000197fbacf2c0_0_16 .concat [ 1 1 1 1], L_00000197fbace820, L_00000197fbace820, L_00000197fbace820, L_00000197fbace820;
LS_00000197fbacf2c0_0_20 .concat [ 1 1 1 1], L_00000197fbace820, L_00000197fbace820, L_00000197fbace820, L_00000197fbace820;
LS_00000197fbacf2c0_0_24 .concat [ 1 1 1 1], L_00000197fbace820, L_00000197fbace820, L_00000197fbace820, L_00000197fbace820;
LS_00000197fbacf2c0_0_28 .concat [ 1 1 1 1], L_00000197fbace820, L_00000197fbace820, L_00000197fbace820, L_00000197fbace820;
LS_00000197fbacf2c0_1_0 .concat [ 4 4 4 4], LS_00000197fbacf2c0_0_0, LS_00000197fbacf2c0_0_4, LS_00000197fbacf2c0_0_8, LS_00000197fbacf2c0_0_12;
LS_00000197fbacf2c0_1_4 .concat [ 4 4 4 4], LS_00000197fbacf2c0_0_16, LS_00000197fbacf2c0_0_20, LS_00000197fbacf2c0_0_24, LS_00000197fbacf2c0_0_28;
L_00000197fbacf2c0 .concat [ 16 16 0 0], LS_00000197fbacf2c0_1_0, LS_00000197fbacf2c0_1_4;
S_00000197fb8583c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000197fb858230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbad5400 .functor AND 32, L_00000197fbacf0e0, L_00000197fbacfa40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba97b80_0 .net "in1", 31 0, L_00000197fbacf0e0;  1 drivers
v00000197fba977c0_0 .net "in2", 31 0, L_00000197fbacfa40;  1 drivers
v00000197fba97fe0_0 .net "out", 31 0, L_00000197fbad5400;  alias, 1 drivers
S_00000197fb891570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000197fb858230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbad44b0 .functor AND 32, L_00000197fbacfae0, L_00000197fbad0300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba989e0_0 .net "in1", 31 0, L_00000197fbacfae0;  1 drivers
v00000197fba97c20_0 .net "in2", 31 0, L_00000197fbad0300;  1 drivers
v00000197fba983a0_0 .net "out", 31 0, L_00000197fbad44b0;  alias, 1 drivers
S_00000197fb891700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000197fb858230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbad4520 .functor AND 32, L_00000197fbad08a0, L_00000197fbacf7c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba98a80_0 .net "in1", 31 0, L_00000197fbad08a0;  1 drivers
v00000197fba97d60_0 .net "in2", 31 0, L_00000197fbacf7c0;  1 drivers
v00000197fba98760_0 .net "out", 31 0, L_00000197fbad4520;  alias, 1 drivers
S_00000197fba9a090 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000197fb858230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbad4910 .functor AND 32, L_00000197fbacf860, L_00000197fbacf2c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba98bc0_0 .net "in1", 31 0, L_00000197fbacf860;  1 drivers
v00000197fba97e00_0 .net "in2", 31 0, L_00000197fbacf2c0;  1 drivers
v00000197fba98da0_0 .net "out", 31 0, L_00000197fbad4910;  alias, 1 drivers
S_00000197fba99a50 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000197fb89ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000197fba27fb0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000197fbad5ef0 .functor NOT 1, L_00000197fbacf400, C4<0>, C4<0>, C4<0>;
L_00000197fbad6120 .functor NOT 1, L_00000197fbad0260, C4<0>, C4<0>, C4<0>;
L_00000197fbad6040 .functor NOT 1, L_00000197fbacfd60, C4<0>, C4<0>, C4<0>;
L_00000197fba111a0 .functor NOT 1, L_00000197fbacf5e0, C4<0>, C4<0>, C4<0>;
L_00000197fbb3a660 .functor AND 32, L_00000197fbad5f60, v00000197fbaa1a30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbb3ba80 .functor AND 32, L_00000197fbad5fd0, L_00000197fbb3bb60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbb3a7b0 .functor OR 32, L_00000197fbb3a660, L_00000197fbb3ba80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000197fbb3a3c0 .functor AND 32, L_00000197fbad60b0, v00000197fba94c50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbb3b380 .functor OR 32, L_00000197fbb3a7b0, L_00000197fbb3a3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000197fbb3b8c0 .functor AND 32, L_00000197fbb3b690, L_00000197fbaceb40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbb3a0b0 .functor OR 32, L_00000197fbb3b380, L_00000197fbb3b8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000197fba9a930_0 .net *"_ivl_1", 0 0, L_00000197fbacf400;  1 drivers
v00000197fba9b8d0_0 .net *"_ivl_13", 0 0, L_00000197fbacfd60;  1 drivers
v00000197fba9c9b0_0 .net *"_ivl_14", 0 0, L_00000197fbad6040;  1 drivers
v00000197fba9b510_0 .net *"_ivl_19", 0 0, L_00000197fbacf4a0;  1 drivers
v00000197fba9ac50_0 .net *"_ivl_2", 0 0, L_00000197fbad5ef0;  1 drivers
v00000197fba9bc90_0 .net *"_ivl_23", 0 0, L_00000197fbaceaa0;  1 drivers
v00000197fba9ad90_0 .net *"_ivl_27", 0 0, L_00000197fbacf5e0;  1 drivers
v00000197fba9a750_0 .net *"_ivl_28", 0 0, L_00000197fba111a0;  1 drivers
v00000197fba9b1f0_0 .net *"_ivl_33", 0 0, L_00000197fbad09e0;  1 drivers
v00000197fba9b010_0 .net *"_ivl_37", 0 0, L_00000197fbad03a0;  1 drivers
v00000197fba9b650_0 .net *"_ivl_40", 31 0, L_00000197fbb3a660;  1 drivers
v00000197fba9ae30_0 .net *"_ivl_42", 31 0, L_00000197fbb3ba80;  1 drivers
v00000197fba9bd30_0 .net *"_ivl_44", 31 0, L_00000197fbb3a7b0;  1 drivers
v00000197fba9c050_0 .net *"_ivl_46", 31 0, L_00000197fbb3a3c0;  1 drivers
v00000197fba9cc30_0 .net *"_ivl_48", 31 0, L_00000197fbb3b380;  1 drivers
v00000197fba9b970_0 .net *"_ivl_50", 31 0, L_00000197fbb3b8c0;  1 drivers
v00000197fba9bfb0_0 .net *"_ivl_7", 0 0, L_00000197fbad0260;  1 drivers
v00000197fba9c0f0_0 .net *"_ivl_8", 0 0, L_00000197fbad6120;  1 drivers
v00000197fba9cd70_0 .net "ina", 31 0, v00000197fbaa1a30_0;  alias, 1 drivers
v00000197fba9cb90_0 .net "inb", 31 0, L_00000197fbb3bb60;  alias, 1 drivers
v00000197fba9c230_0 .net "inc", 31 0, v00000197fba94c50_0;  alias, 1 drivers
v00000197fba9ccd0_0 .net "ind", 31 0, L_00000197fbaceb40;  alias, 1 drivers
v00000197fba9ce10_0 .net "out", 31 0, L_00000197fbb3a0b0;  alias, 1 drivers
v00000197fba9c2d0_0 .net "s0", 31 0, L_00000197fbad5f60;  1 drivers
v00000197fba9ceb0_0 .net "s1", 31 0, L_00000197fbad5fd0;  1 drivers
v00000197fba9c370_0 .net "s2", 31 0, L_00000197fbad60b0;  1 drivers
v00000197fba9c410_0 .net "s3", 31 0, L_00000197fbb3b690;  1 drivers
v00000197fba9c4b0_0 .net "sel", 1 0, L_00000197fbad3be0;  alias, 1 drivers
L_00000197fbacf400 .part L_00000197fbad3be0, 1, 1;
LS_00000197fbacf540_0_0 .concat [ 1 1 1 1], L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0;
LS_00000197fbacf540_0_4 .concat [ 1 1 1 1], L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0;
LS_00000197fbacf540_0_8 .concat [ 1 1 1 1], L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0;
LS_00000197fbacf540_0_12 .concat [ 1 1 1 1], L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0;
LS_00000197fbacf540_0_16 .concat [ 1 1 1 1], L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0;
LS_00000197fbacf540_0_20 .concat [ 1 1 1 1], L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0;
LS_00000197fbacf540_0_24 .concat [ 1 1 1 1], L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0;
LS_00000197fbacf540_0_28 .concat [ 1 1 1 1], L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0, L_00000197fbad5ef0;
LS_00000197fbacf540_1_0 .concat [ 4 4 4 4], LS_00000197fbacf540_0_0, LS_00000197fbacf540_0_4, LS_00000197fbacf540_0_8, LS_00000197fbacf540_0_12;
LS_00000197fbacf540_1_4 .concat [ 4 4 4 4], LS_00000197fbacf540_0_16, LS_00000197fbacf540_0_20, LS_00000197fbacf540_0_24, LS_00000197fbacf540_0_28;
L_00000197fbacf540 .concat [ 16 16 0 0], LS_00000197fbacf540_1_0, LS_00000197fbacf540_1_4;
L_00000197fbad0260 .part L_00000197fbad3be0, 0, 1;
LS_00000197fbacf360_0_0 .concat [ 1 1 1 1], L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120;
LS_00000197fbacf360_0_4 .concat [ 1 1 1 1], L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120;
LS_00000197fbacf360_0_8 .concat [ 1 1 1 1], L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120;
LS_00000197fbacf360_0_12 .concat [ 1 1 1 1], L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120;
LS_00000197fbacf360_0_16 .concat [ 1 1 1 1], L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120;
LS_00000197fbacf360_0_20 .concat [ 1 1 1 1], L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120;
LS_00000197fbacf360_0_24 .concat [ 1 1 1 1], L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120;
LS_00000197fbacf360_0_28 .concat [ 1 1 1 1], L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120, L_00000197fbad6120;
LS_00000197fbacf360_1_0 .concat [ 4 4 4 4], LS_00000197fbacf360_0_0, LS_00000197fbacf360_0_4, LS_00000197fbacf360_0_8, LS_00000197fbacf360_0_12;
LS_00000197fbacf360_1_4 .concat [ 4 4 4 4], LS_00000197fbacf360_0_16, LS_00000197fbacf360_0_20, LS_00000197fbacf360_0_24, LS_00000197fbacf360_0_28;
L_00000197fbacf360 .concat [ 16 16 0 0], LS_00000197fbacf360_1_0, LS_00000197fbacf360_1_4;
L_00000197fbacfd60 .part L_00000197fbad3be0, 1, 1;
LS_00000197fbacf040_0_0 .concat [ 1 1 1 1], L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040;
LS_00000197fbacf040_0_4 .concat [ 1 1 1 1], L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040;
LS_00000197fbacf040_0_8 .concat [ 1 1 1 1], L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040;
LS_00000197fbacf040_0_12 .concat [ 1 1 1 1], L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040;
LS_00000197fbacf040_0_16 .concat [ 1 1 1 1], L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040;
LS_00000197fbacf040_0_20 .concat [ 1 1 1 1], L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040;
LS_00000197fbacf040_0_24 .concat [ 1 1 1 1], L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040;
LS_00000197fbacf040_0_28 .concat [ 1 1 1 1], L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040, L_00000197fbad6040;
LS_00000197fbacf040_1_0 .concat [ 4 4 4 4], LS_00000197fbacf040_0_0, LS_00000197fbacf040_0_4, LS_00000197fbacf040_0_8, LS_00000197fbacf040_0_12;
LS_00000197fbacf040_1_4 .concat [ 4 4 4 4], LS_00000197fbacf040_0_16, LS_00000197fbacf040_0_20, LS_00000197fbacf040_0_24, LS_00000197fbacf040_0_28;
L_00000197fbacf040 .concat [ 16 16 0 0], LS_00000197fbacf040_1_0, LS_00000197fbacf040_1_4;
L_00000197fbacf4a0 .part L_00000197fbad3be0, 0, 1;
LS_00000197fbacfb80_0_0 .concat [ 1 1 1 1], L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0;
LS_00000197fbacfb80_0_4 .concat [ 1 1 1 1], L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0;
LS_00000197fbacfb80_0_8 .concat [ 1 1 1 1], L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0;
LS_00000197fbacfb80_0_12 .concat [ 1 1 1 1], L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0;
LS_00000197fbacfb80_0_16 .concat [ 1 1 1 1], L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0;
LS_00000197fbacfb80_0_20 .concat [ 1 1 1 1], L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0;
LS_00000197fbacfb80_0_24 .concat [ 1 1 1 1], L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0;
LS_00000197fbacfb80_0_28 .concat [ 1 1 1 1], L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0, L_00000197fbacf4a0;
LS_00000197fbacfb80_1_0 .concat [ 4 4 4 4], LS_00000197fbacfb80_0_0, LS_00000197fbacfb80_0_4, LS_00000197fbacfb80_0_8, LS_00000197fbacfb80_0_12;
LS_00000197fbacfb80_1_4 .concat [ 4 4 4 4], LS_00000197fbacfb80_0_16, LS_00000197fbacfb80_0_20, LS_00000197fbacfb80_0_24, LS_00000197fbacfb80_0_28;
L_00000197fbacfb80 .concat [ 16 16 0 0], LS_00000197fbacfb80_1_0, LS_00000197fbacfb80_1_4;
L_00000197fbaceaa0 .part L_00000197fbad3be0, 1, 1;
LS_00000197fbacfea0_0_0 .concat [ 1 1 1 1], L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0;
LS_00000197fbacfea0_0_4 .concat [ 1 1 1 1], L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0;
LS_00000197fbacfea0_0_8 .concat [ 1 1 1 1], L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0;
LS_00000197fbacfea0_0_12 .concat [ 1 1 1 1], L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0;
LS_00000197fbacfea0_0_16 .concat [ 1 1 1 1], L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0;
LS_00000197fbacfea0_0_20 .concat [ 1 1 1 1], L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0;
LS_00000197fbacfea0_0_24 .concat [ 1 1 1 1], L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0;
LS_00000197fbacfea0_0_28 .concat [ 1 1 1 1], L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0, L_00000197fbaceaa0;
LS_00000197fbacfea0_1_0 .concat [ 4 4 4 4], LS_00000197fbacfea0_0_0, LS_00000197fbacfea0_0_4, LS_00000197fbacfea0_0_8, LS_00000197fbacfea0_0_12;
LS_00000197fbacfea0_1_4 .concat [ 4 4 4 4], LS_00000197fbacfea0_0_16, LS_00000197fbacfea0_0_20, LS_00000197fbacfea0_0_24, LS_00000197fbacfea0_0_28;
L_00000197fbacfea0 .concat [ 16 16 0 0], LS_00000197fbacfea0_1_0, LS_00000197fbacfea0_1_4;
L_00000197fbacf5e0 .part L_00000197fbad3be0, 0, 1;
LS_00000197fbacf680_0_0 .concat [ 1 1 1 1], L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0;
LS_00000197fbacf680_0_4 .concat [ 1 1 1 1], L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0;
LS_00000197fbacf680_0_8 .concat [ 1 1 1 1], L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0;
LS_00000197fbacf680_0_12 .concat [ 1 1 1 1], L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0;
LS_00000197fbacf680_0_16 .concat [ 1 1 1 1], L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0;
LS_00000197fbacf680_0_20 .concat [ 1 1 1 1], L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0;
LS_00000197fbacf680_0_24 .concat [ 1 1 1 1], L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0;
LS_00000197fbacf680_0_28 .concat [ 1 1 1 1], L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0, L_00000197fba111a0;
LS_00000197fbacf680_1_0 .concat [ 4 4 4 4], LS_00000197fbacf680_0_0, LS_00000197fbacf680_0_4, LS_00000197fbacf680_0_8, LS_00000197fbacf680_0_12;
LS_00000197fbacf680_1_4 .concat [ 4 4 4 4], LS_00000197fbacf680_0_16, LS_00000197fbacf680_0_20, LS_00000197fbacf680_0_24, LS_00000197fbacf680_0_28;
L_00000197fbacf680 .concat [ 16 16 0 0], LS_00000197fbacf680_1_0, LS_00000197fbacf680_1_4;
L_00000197fbad09e0 .part L_00000197fbad3be0, 1, 1;
LS_00000197fbacf720_0_0 .concat [ 1 1 1 1], L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0;
LS_00000197fbacf720_0_4 .concat [ 1 1 1 1], L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0;
LS_00000197fbacf720_0_8 .concat [ 1 1 1 1], L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0;
LS_00000197fbacf720_0_12 .concat [ 1 1 1 1], L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0;
LS_00000197fbacf720_0_16 .concat [ 1 1 1 1], L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0;
LS_00000197fbacf720_0_20 .concat [ 1 1 1 1], L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0;
LS_00000197fbacf720_0_24 .concat [ 1 1 1 1], L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0;
LS_00000197fbacf720_0_28 .concat [ 1 1 1 1], L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0, L_00000197fbad09e0;
LS_00000197fbacf720_1_0 .concat [ 4 4 4 4], LS_00000197fbacf720_0_0, LS_00000197fbacf720_0_4, LS_00000197fbacf720_0_8, LS_00000197fbacf720_0_12;
LS_00000197fbacf720_1_4 .concat [ 4 4 4 4], LS_00000197fbacf720_0_16, LS_00000197fbacf720_0_20, LS_00000197fbacf720_0_24, LS_00000197fbacf720_0_28;
L_00000197fbacf720 .concat [ 16 16 0 0], LS_00000197fbacf720_1_0, LS_00000197fbacf720_1_4;
L_00000197fbad03a0 .part L_00000197fbad3be0, 0, 1;
LS_00000197fbad06c0_0_0 .concat [ 1 1 1 1], L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0;
LS_00000197fbad06c0_0_4 .concat [ 1 1 1 1], L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0;
LS_00000197fbad06c0_0_8 .concat [ 1 1 1 1], L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0;
LS_00000197fbad06c0_0_12 .concat [ 1 1 1 1], L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0;
LS_00000197fbad06c0_0_16 .concat [ 1 1 1 1], L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0;
LS_00000197fbad06c0_0_20 .concat [ 1 1 1 1], L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0;
LS_00000197fbad06c0_0_24 .concat [ 1 1 1 1], L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0;
LS_00000197fbad06c0_0_28 .concat [ 1 1 1 1], L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0, L_00000197fbad03a0;
LS_00000197fbad06c0_1_0 .concat [ 4 4 4 4], LS_00000197fbad06c0_0_0, LS_00000197fbad06c0_0_4, LS_00000197fbad06c0_0_8, LS_00000197fbad06c0_0_12;
LS_00000197fbad06c0_1_4 .concat [ 4 4 4 4], LS_00000197fbad06c0_0_16, LS_00000197fbad06c0_0_20, LS_00000197fbad06c0_0_24, LS_00000197fbad06c0_0_28;
L_00000197fbad06c0 .concat [ 16 16 0 0], LS_00000197fbad06c0_1_0, LS_00000197fbad06c0_1_4;
S_00000197fba998c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000197fba99a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbad5f60 .functor AND 32, L_00000197fbacf540, L_00000197fbacf360, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba9b5b0_0 .net "in1", 31 0, L_00000197fbacf540;  1 drivers
v00000197fba9b330_0 .net "in2", 31 0, L_00000197fbacf360;  1 drivers
v00000197fba9c690_0 .net "out", 31 0, L_00000197fbad5f60;  alias, 1 drivers
S_00000197fba99d70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000197fba99a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbad5fd0 .functor AND 32, L_00000197fbacf040, L_00000197fbacfb80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba9b3d0_0 .net "in1", 31 0, L_00000197fbacf040;  1 drivers
v00000197fba9c730_0 .net "in2", 31 0, L_00000197fbacfb80;  1 drivers
v00000197fba9a890_0 .net "out", 31 0, L_00000197fbad5fd0;  alias, 1 drivers
S_00000197fba99f00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000197fba99a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbad60b0 .functor AND 32, L_00000197fbacfea0, L_00000197fbacf680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba9ba10_0 .net "in1", 31 0, L_00000197fbacfea0;  1 drivers
v00000197fba9bbf0_0 .net "in2", 31 0, L_00000197fbacf680;  1 drivers
v00000197fba9b790_0 .net "out", 31 0, L_00000197fbad60b0;  alias, 1 drivers
S_00000197fba9a220 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000197fba99a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbb3b690 .functor AND 32, L_00000197fbacf720, L_00000197fbad06c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba9c910_0 .net "in1", 31 0, L_00000197fbacf720;  1 drivers
v00000197fba9b470_0 .net "in2", 31 0, L_00000197fbad06c0;  1 drivers
v00000197fba9b150_0 .net "out", 31 0, L_00000197fbb3b690;  alias, 1 drivers
S_00000197fba99be0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000197fb89ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000197fba27e30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000197fbb3a2e0 .functor NOT 1, L_00000197fbacf900, C4<0>, C4<0>, C4<0>;
L_00000197fbb3ac10 .functor NOT 1, L_00000197fbad0940, C4<0>, C4<0>, C4<0>;
L_00000197fbb3ba10 .functor NOT 1, L_00000197fbad04e0, C4<0>, C4<0>, C4<0>;
L_00000197fbb39f60 .functor NOT 1, L_00000197fbad0e40, C4<0>, C4<0>, C4<0>;
L_00000197fbb3ab30 .functor AND 32, L_00000197fbb3b5b0, v00000197fbaa2610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbb3baf0 .functor AND 32, L_00000197fbb3a740, L_00000197fbb3bb60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbb3b0e0 .functor OR 32, L_00000197fbb3ab30, L_00000197fbb3baf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000197fbb3b7e0 .functor AND 32, L_00000197fbb3a6d0, v00000197fba94c50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbb3a820 .functor OR 32, L_00000197fbb3b0e0, L_00000197fbb3b7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000197fbb3a4a0 .functor AND 32, L_00000197fbb3b230, L_00000197fbaceb40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbb3add0 .functor OR 32, L_00000197fbb3a820, L_00000197fbb3a4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000197fba9d6d0_0 .net *"_ivl_1", 0 0, L_00000197fbacf900;  1 drivers
v00000197fba9dd10_0 .net *"_ivl_13", 0 0, L_00000197fbad04e0;  1 drivers
v00000197fba9cff0_0 .net *"_ivl_14", 0 0, L_00000197fbb3ba10;  1 drivers
v00000197fba9d4f0_0 .net *"_ivl_19", 0 0, L_00000197fbacedc0;  1 drivers
v00000197fba9da90_0 .net *"_ivl_2", 0 0, L_00000197fbb3a2e0;  1 drivers
v00000197fba9e210_0 .net *"_ivl_23", 0 0, L_00000197fbace8c0;  1 drivers
v00000197fba9d590_0 .net *"_ivl_27", 0 0, L_00000197fbad0e40;  1 drivers
v00000197fba9e2b0_0 .net *"_ivl_28", 0 0, L_00000197fbb39f60;  1 drivers
v00000197fba9d450_0 .net *"_ivl_33", 0 0, L_00000197fbacfe00;  1 drivers
v00000197fba9d270_0 .net *"_ivl_37", 0 0, L_00000197fbacff40;  1 drivers
v00000197fba9e350_0 .net *"_ivl_40", 31 0, L_00000197fbb3ab30;  1 drivers
v00000197fba9ddb0_0 .net *"_ivl_42", 31 0, L_00000197fbb3baf0;  1 drivers
v00000197fba9e3f0_0 .net *"_ivl_44", 31 0, L_00000197fbb3b0e0;  1 drivers
v00000197fba9de50_0 .net *"_ivl_46", 31 0, L_00000197fbb3b7e0;  1 drivers
v00000197fba9d770_0 .net *"_ivl_48", 31 0, L_00000197fbb3a820;  1 drivers
v00000197fba9def0_0 .net *"_ivl_50", 31 0, L_00000197fbb3a4a0;  1 drivers
v00000197fba9e030_0 .net *"_ivl_7", 0 0, L_00000197fbad0940;  1 drivers
v00000197fba9d810_0 .net *"_ivl_8", 0 0, L_00000197fbb3ac10;  1 drivers
v00000197fba9e0d0_0 .net "ina", 31 0, v00000197fbaa2610_0;  alias, 1 drivers
v00000197fba9e490_0 .net "inb", 31 0, L_00000197fbb3bb60;  alias, 1 drivers
v00000197fba9d090_0 .net "inc", 31 0, v00000197fba94c50_0;  alias, 1 drivers
v00000197fba9d8b0_0 .net "ind", 31 0, L_00000197fbaceb40;  alias, 1 drivers
v00000197fba9d130_0 .net "out", 31 0, L_00000197fbb3add0;  alias, 1 drivers
v00000197fba9e530_0 .net "s0", 31 0, L_00000197fbb3b5b0;  1 drivers
v00000197fba9e5d0_0 .net "s1", 31 0, L_00000197fbb3a740;  1 drivers
v00000197fba9d1d0_0 .net "s2", 31 0, L_00000197fbb3a6d0;  1 drivers
v00000197fbaa1210_0 .net "s3", 31 0, L_00000197fbb3b230;  1 drivers
v00000197fbaa0d10_0 .net "sel", 1 0, L_00000197fbad3dc0;  alias, 1 drivers
L_00000197fbacf900 .part L_00000197fbad3dc0, 1, 1;
LS_00000197fbace960_0_0 .concat [ 1 1 1 1], L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0;
LS_00000197fbace960_0_4 .concat [ 1 1 1 1], L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0;
LS_00000197fbace960_0_8 .concat [ 1 1 1 1], L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0;
LS_00000197fbace960_0_12 .concat [ 1 1 1 1], L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0;
LS_00000197fbace960_0_16 .concat [ 1 1 1 1], L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0;
LS_00000197fbace960_0_20 .concat [ 1 1 1 1], L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0;
LS_00000197fbace960_0_24 .concat [ 1 1 1 1], L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0;
LS_00000197fbace960_0_28 .concat [ 1 1 1 1], L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0, L_00000197fbb3a2e0;
LS_00000197fbace960_1_0 .concat [ 4 4 4 4], LS_00000197fbace960_0_0, LS_00000197fbace960_0_4, LS_00000197fbace960_0_8, LS_00000197fbace960_0_12;
LS_00000197fbace960_1_4 .concat [ 4 4 4 4], LS_00000197fbace960_0_16, LS_00000197fbace960_0_20, LS_00000197fbace960_0_24, LS_00000197fbace960_0_28;
L_00000197fbace960 .concat [ 16 16 0 0], LS_00000197fbace960_1_0, LS_00000197fbace960_1_4;
L_00000197fbad0940 .part L_00000197fbad3dc0, 0, 1;
LS_00000197fbacfc20_0_0 .concat [ 1 1 1 1], L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10;
LS_00000197fbacfc20_0_4 .concat [ 1 1 1 1], L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10;
LS_00000197fbacfc20_0_8 .concat [ 1 1 1 1], L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10;
LS_00000197fbacfc20_0_12 .concat [ 1 1 1 1], L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10;
LS_00000197fbacfc20_0_16 .concat [ 1 1 1 1], L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10;
LS_00000197fbacfc20_0_20 .concat [ 1 1 1 1], L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10;
LS_00000197fbacfc20_0_24 .concat [ 1 1 1 1], L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10;
LS_00000197fbacfc20_0_28 .concat [ 1 1 1 1], L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10, L_00000197fbb3ac10;
LS_00000197fbacfc20_1_0 .concat [ 4 4 4 4], LS_00000197fbacfc20_0_0, LS_00000197fbacfc20_0_4, LS_00000197fbacfc20_0_8, LS_00000197fbacfc20_0_12;
LS_00000197fbacfc20_1_4 .concat [ 4 4 4 4], LS_00000197fbacfc20_0_16, LS_00000197fbacfc20_0_20, LS_00000197fbacfc20_0_24, LS_00000197fbacfc20_0_28;
L_00000197fbacfc20 .concat [ 16 16 0 0], LS_00000197fbacfc20_1_0, LS_00000197fbacfc20_1_4;
L_00000197fbad04e0 .part L_00000197fbad3dc0, 1, 1;
LS_00000197fbad0a80_0_0 .concat [ 1 1 1 1], L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10;
LS_00000197fbad0a80_0_4 .concat [ 1 1 1 1], L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10;
LS_00000197fbad0a80_0_8 .concat [ 1 1 1 1], L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10;
LS_00000197fbad0a80_0_12 .concat [ 1 1 1 1], L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10;
LS_00000197fbad0a80_0_16 .concat [ 1 1 1 1], L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10;
LS_00000197fbad0a80_0_20 .concat [ 1 1 1 1], L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10;
LS_00000197fbad0a80_0_24 .concat [ 1 1 1 1], L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10;
LS_00000197fbad0a80_0_28 .concat [ 1 1 1 1], L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10, L_00000197fbb3ba10;
LS_00000197fbad0a80_1_0 .concat [ 4 4 4 4], LS_00000197fbad0a80_0_0, LS_00000197fbad0a80_0_4, LS_00000197fbad0a80_0_8, LS_00000197fbad0a80_0_12;
LS_00000197fbad0a80_1_4 .concat [ 4 4 4 4], LS_00000197fbad0a80_0_16, LS_00000197fbad0a80_0_20, LS_00000197fbad0a80_0_24, LS_00000197fbad0a80_0_28;
L_00000197fbad0a80 .concat [ 16 16 0 0], LS_00000197fbad0a80_1_0, LS_00000197fbad0a80_1_4;
L_00000197fbacedc0 .part L_00000197fbad3dc0, 0, 1;
LS_00000197fbad0b20_0_0 .concat [ 1 1 1 1], L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0;
LS_00000197fbad0b20_0_4 .concat [ 1 1 1 1], L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0;
LS_00000197fbad0b20_0_8 .concat [ 1 1 1 1], L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0;
LS_00000197fbad0b20_0_12 .concat [ 1 1 1 1], L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0;
LS_00000197fbad0b20_0_16 .concat [ 1 1 1 1], L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0;
LS_00000197fbad0b20_0_20 .concat [ 1 1 1 1], L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0;
LS_00000197fbad0b20_0_24 .concat [ 1 1 1 1], L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0;
LS_00000197fbad0b20_0_28 .concat [ 1 1 1 1], L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0, L_00000197fbacedc0;
LS_00000197fbad0b20_1_0 .concat [ 4 4 4 4], LS_00000197fbad0b20_0_0, LS_00000197fbad0b20_0_4, LS_00000197fbad0b20_0_8, LS_00000197fbad0b20_0_12;
LS_00000197fbad0b20_1_4 .concat [ 4 4 4 4], LS_00000197fbad0b20_0_16, LS_00000197fbad0b20_0_20, LS_00000197fbad0b20_0_24, LS_00000197fbad0b20_0_28;
L_00000197fbad0b20 .concat [ 16 16 0 0], LS_00000197fbad0b20_1_0, LS_00000197fbad0b20_1_4;
L_00000197fbace8c0 .part L_00000197fbad3dc0, 1, 1;
LS_00000197fbacf9a0_0_0 .concat [ 1 1 1 1], L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0;
LS_00000197fbacf9a0_0_4 .concat [ 1 1 1 1], L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0;
LS_00000197fbacf9a0_0_8 .concat [ 1 1 1 1], L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0;
LS_00000197fbacf9a0_0_12 .concat [ 1 1 1 1], L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0;
LS_00000197fbacf9a0_0_16 .concat [ 1 1 1 1], L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0;
LS_00000197fbacf9a0_0_20 .concat [ 1 1 1 1], L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0;
LS_00000197fbacf9a0_0_24 .concat [ 1 1 1 1], L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0;
LS_00000197fbacf9a0_0_28 .concat [ 1 1 1 1], L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0, L_00000197fbace8c0;
LS_00000197fbacf9a0_1_0 .concat [ 4 4 4 4], LS_00000197fbacf9a0_0_0, LS_00000197fbacf9a0_0_4, LS_00000197fbacf9a0_0_8, LS_00000197fbacf9a0_0_12;
LS_00000197fbacf9a0_1_4 .concat [ 4 4 4 4], LS_00000197fbacf9a0_0_16, LS_00000197fbacf9a0_0_20, LS_00000197fbacf9a0_0_24, LS_00000197fbacf9a0_0_28;
L_00000197fbacf9a0 .concat [ 16 16 0 0], LS_00000197fbacf9a0_1_0, LS_00000197fbacf9a0_1_4;
L_00000197fbad0e40 .part L_00000197fbad3dc0, 0, 1;
LS_00000197fbacfcc0_0_0 .concat [ 1 1 1 1], L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60;
LS_00000197fbacfcc0_0_4 .concat [ 1 1 1 1], L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60;
LS_00000197fbacfcc0_0_8 .concat [ 1 1 1 1], L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60;
LS_00000197fbacfcc0_0_12 .concat [ 1 1 1 1], L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60;
LS_00000197fbacfcc0_0_16 .concat [ 1 1 1 1], L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60;
LS_00000197fbacfcc0_0_20 .concat [ 1 1 1 1], L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60;
LS_00000197fbacfcc0_0_24 .concat [ 1 1 1 1], L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60;
LS_00000197fbacfcc0_0_28 .concat [ 1 1 1 1], L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60, L_00000197fbb39f60;
LS_00000197fbacfcc0_1_0 .concat [ 4 4 4 4], LS_00000197fbacfcc0_0_0, LS_00000197fbacfcc0_0_4, LS_00000197fbacfcc0_0_8, LS_00000197fbacfcc0_0_12;
LS_00000197fbacfcc0_1_4 .concat [ 4 4 4 4], LS_00000197fbacfcc0_0_16, LS_00000197fbacfcc0_0_20, LS_00000197fbacfcc0_0_24, LS_00000197fbacfcc0_0_28;
L_00000197fbacfcc0 .concat [ 16 16 0 0], LS_00000197fbacfcc0_1_0, LS_00000197fbacfcc0_1_4;
L_00000197fbacfe00 .part L_00000197fbad3dc0, 1, 1;
LS_00000197fbad0440_0_0 .concat [ 1 1 1 1], L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00;
LS_00000197fbad0440_0_4 .concat [ 1 1 1 1], L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00;
LS_00000197fbad0440_0_8 .concat [ 1 1 1 1], L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00;
LS_00000197fbad0440_0_12 .concat [ 1 1 1 1], L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00;
LS_00000197fbad0440_0_16 .concat [ 1 1 1 1], L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00;
LS_00000197fbad0440_0_20 .concat [ 1 1 1 1], L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00;
LS_00000197fbad0440_0_24 .concat [ 1 1 1 1], L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00;
LS_00000197fbad0440_0_28 .concat [ 1 1 1 1], L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00, L_00000197fbacfe00;
LS_00000197fbad0440_1_0 .concat [ 4 4 4 4], LS_00000197fbad0440_0_0, LS_00000197fbad0440_0_4, LS_00000197fbad0440_0_8, LS_00000197fbad0440_0_12;
LS_00000197fbad0440_1_4 .concat [ 4 4 4 4], LS_00000197fbad0440_0_16, LS_00000197fbad0440_0_20, LS_00000197fbad0440_0_24, LS_00000197fbad0440_0_28;
L_00000197fbad0440 .concat [ 16 16 0 0], LS_00000197fbad0440_1_0, LS_00000197fbad0440_1_4;
L_00000197fbacff40 .part L_00000197fbad3dc0, 0, 1;
LS_00000197fbad0120_0_0 .concat [ 1 1 1 1], L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40;
LS_00000197fbad0120_0_4 .concat [ 1 1 1 1], L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40;
LS_00000197fbad0120_0_8 .concat [ 1 1 1 1], L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40;
LS_00000197fbad0120_0_12 .concat [ 1 1 1 1], L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40;
LS_00000197fbad0120_0_16 .concat [ 1 1 1 1], L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40;
LS_00000197fbad0120_0_20 .concat [ 1 1 1 1], L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40;
LS_00000197fbad0120_0_24 .concat [ 1 1 1 1], L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40;
LS_00000197fbad0120_0_28 .concat [ 1 1 1 1], L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40, L_00000197fbacff40;
LS_00000197fbad0120_1_0 .concat [ 4 4 4 4], LS_00000197fbad0120_0_0, LS_00000197fbad0120_0_4, LS_00000197fbad0120_0_8, LS_00000197fbad0120_0_12;
LS_00000197fbad0120_1_4 .concat [ 4 4 4 4], LS_00000197fbad0120_0_16, LS_00000197fbad0120_0_20, LS_00000197fbad0120_0_24, LS_00000197fbad0120_0_28;
L_00000197fbad0120 .concat [ 16 16 0 0], LS_00000197fbad0120_1_0, LS_00000197fbad0120_1_4;
S_00000197fba9a3b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000197fba99be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbb3b5b0 .functor AND 32, L_00000197fbace960, L_00000197fbacfc20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba9a7f0_0 .net "in1", 31 0, L_00000197fbace960;  1 drivers
v00000197fba9dc70_0 .net "in2", 31 0, L_00000197fbacfc20;  1 drivers
v00000197fba9dbd0_0 .net "out", 31 0, L_00000197fbb3b5b0;  alias, 1 drivers
S_00000197fba9a540 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000197fba99be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbb3a740 .functor AND 32, L_00000197fbad0a80, L_00000197fbad0b20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba9d310_0 .net "in1", 31 0, L_00000197fbad0a80;  1 drivers
v00000197fba9e170_0 .net "in2", 31 0, L_00000197fbad0b20;  1 drivers
v00000197fba9d950_0 .net "out", 31 0, L_00000197fbb3a740;  alias, 1 drivers
S_00000197fba99730 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000197fba99be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbb3a6d0 .functor AND 32, L_00000197fbacf9a0, L_00000197fbacfcc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba9d630_0 .net "in1", 31 0, L_00000197fbacf9a0;  1 drivers
v00000197fba9d3b0_0 .net "in2", 31 0, L_00000197fbacfcc0;  1 drivers
v00000197fba9df90_0 .net "out", 31 0, L_00000197fbb3a6d0;  alias, 1 drivers
S_00000197fba9ea70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000197fba99be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000197fbb3b230 .functor AND 32, L_00000197fbad0440, L_00000197fbad0120, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000197fba9d9f0_0 .net "in1", 31 0, L_00000197fbad0440;  1 drivers
v00000197fba9cf50_0 .net "in2", 31 0, L_00000197fbad0120;  1 drivers
v00000197fba9db30_0 .net "out", 31 0, L_00000197fbb3b230;  alias, 1 drivers
S_00000197fba9ef20 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000197fbaa4720 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fbaa4758 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fbaa4790 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fbaa47c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fbaa4800 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fbaa4838 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fbaa4870 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fbaa48a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fbaa48e0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fbaa4918 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fbaa4950 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fbaa4988 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fbaa49c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fbaa49f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fbaa4a30 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fbaa4a68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fbaa4aa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fbaa4ad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fbaa4b10 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fbaa4b48 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fbaa4b80 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fbaa4bb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fbaa4bf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fbaa4c28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fbaa4c60 .param/l "xori" 0 9 12, C4<001110000000>;
v00000197fbaa24d0_0 .var "EX1_PC", 31 0;
v00000197fbaa0a90_0 .var "EX1_PFC", 31 0;
v00000197fbaa1a30_0 .var "EX1_forward_to_B", 31 0;
v00000197fbaa2a70_0 .var "EX1_is_beq", 0 0;
v00000197fbaa08b0_0 .var "EX1_is_bne", 0 0;
v00000197fbaa1530_0 .var "EX1_is_jal", 0 0;
v00000197fbaa0ef0_0 .var "EX1_is_jr", 0 0;
v00000197fbaa15d0_0 .var "EX1_is_oper2_immed", 0 0;
v00000197fbaa2390_0 .var "EX1_memread", 0 0;
v00000197fbaa26b0_0 .var "EX1_memwrite", 0 0;
v00000197fbaa09f0_0 .var "EX1_opcode", 11 0;
v00000197fbaa1ad0_0 .var "EX1_predicted", 0 0;
v00000197fbaa0f90_0 .var "EX1_rd_ind", 4 0;
v00000197fbaa1c10_0 .var "EX1_rd_indzero", 0 0;
v00000197fbaa2e30_0 .var "EX1_regwrite", 0 0;
v00000197fbaa0770_0 .var "EX1_rs1", 31 0;
v00000197fbaa1fd0_0 .var "EX1_rs1_ind", 4 0;
v00000197fbaa2610_0 .var "EX1_rs2", 31 0;
v00000197fbaa2750_0 .var "EX1_rs2_ind", 4 0;
v00000197fbaa2bb0_0 .net "FLUSH", 0 0, v00000197fbaa7da0_0;  alias, 1 drivers
v00000197fbaa1170_0 .net "ID_PC", 31 0, v00000197fbaa6a40_0;  alias, 1 drivers
v00000197fbaa2c50_0 .net "ID_PFC_to_EX", 31 0, L_00000197fbacc520;  alias, 1 drivers
v00000197fbaa0bd0_0 .net "ID_forward_to_B", 31 0, L_00000197fbace460;  alias, 1 drivers
v00000197fbaa1030_0 .net "ID_is_beq", 0 0, L_00000197fbacd920;  alias, 1 drivers
v00000197fbaa2890_0 .net "ID_is_bne", 0 0, L_00000197fbacdb00;  alias, 1 drivers
v00000197fbaa27f0_0 .net "ID_is_jal", 0 0, L_00000197fbacd420;  alias, 1 drivers
v00000197fbaa2930_0 .net "ID_is_jr", 0 0, L_00000197fbace3c0;  alias, 1 drivers
v00000197fbaa2ed0_0 .net "ID_is_oper2_immed", 0 0, L_00000197fbad5e80;  alias, 1 drivers
v00000197fbaa12b0_0 .net "ID_memread", 0 0, L_00000197fbacda60;  alias, 1 drivers
v00000197fbaa29d0_0 .net "ID_memwrite", 0 0, L_00000197fbacd1a0;  alias, 1 drivers
v00000197fbaa0c70_0 .net "ID_opcode", 11 0, v00000197fbaba650_0;  alias, 1 drivers
v00000197fbaa1350_0 .net "ID_predicted", 0 0, v00000197fbaa94c0_0;  alias, 1 drivers
v00000197fbaa13f0_0 .net "ID_rd_ind", 4 0, v00000197fbaba1f0_0;  alias, 1 drivers
v00000197fbaa1490_0 .net "ID_rd_indzero", 0 0, L_00000197fbacd6a0;  1 drivers
v00000197fbaa0810_0 .net "ID_regwrite", 0 0, L_00000197fbacbf80;  alias, 1 drivers
v00000197fbaa1d50_0 .net "ID_rs1", 31 0, v00000197fbaad020_0;  alias, 1 drivers
v00000197fbaa2b10_0 .net "ID_rs1_ind", 4 0, v00000197fbabadd0_0;  alias, 1 drivers
v00000197fbaa1df0_0 .net "ID_rs2", 31 0, v00000197fbaaca80_0;  alias, 1 drivers
v00000197fbaa1670_0 .net "ID_rs2_ind", 4 0, v00000197fbabc090_0;  alias, 1 drivers
v00000197fbaa2070_0 .net "clk", 0 0, L_00000197fbad5240;  1 drivers
v00000197fbaa1e90_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
E_00000197fba279b0 .event posedge, v00000197fba93d50_0, v00000197fbaa2070_0;
S_00000197fba9ec00 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000197fbaa4ca0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fbaa4cd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fbaa4d10 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fbaa4d48 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fbaa4d80 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fbaa4db8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fbaa4df0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fbaa4e28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fbaa4e60 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fbaa4e98 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fbaa4ed0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fbaa4f08 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fbaa4f40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fbaa4f78 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fbaa4fb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fbaa4fe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fbaa5020 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fbaa5058 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fbaa5090 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fbaa50c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fbaa5100 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fbaa5138 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fbaa5170 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fbaa51a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fbaa51e0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000197fbaa1f30_0 .net "EX1_ALU_OPER1", 31 0, L_00000197fbad6200;  alias, 1 drivers
v00000197fbaa0950_0 .net "EX1_ALU_OPER2", 31 0, L_00000197fbb3a0b0;  alias, 1 drivers
v00000197fbaa21b0_0 .net "EX1_PC", 31 0, v00000197fbaa24d0_0;  alias, 1 drivers
v00000197fbaa2cf0_0 .net "EX1_PFC_to_IF", 31 0, L_00000197fbacea00;  alias, 1 drivers
v00000197fbaa2d90_0 .net "EX1_forward_to_B", 31 0, v00000197fbaa1a30_0;  alias, 1 drivers
v00000197fbaa3650_0 .net "EX1_is_beq", 0 0, v00000197fbaa2a70_0;  alias, 1 drivers
v00000197fbaa38d0_0 .net "EX1_is_bne", 0 0, v00000197fbaa08b0_0;  alias, 1 drivers
v00000197fbaa3b50_0 .net "EX1_is_jal", 0 0, v00000197fbaa1530_0;  alias, 1 drivers
v00000197fbaa4410_0 .net "EX1_is_jr", 0 0, v00000197fbaa0ef0_0;  alias, 1 drivers
v00000197fbaa31f0_0 .net "EX1_is_oper2_immed", 0 0, v00000197fbaa15d0_0;  alias, 1 drivers
v00000197fbaa3010_0 .net "EX1_memread", 0 0, v00000197fbaa2390_0;  alias, 1 drivers
v00000197fbaa3830_0 .net "EX1_memwrite", 0 0, v00000197fbaa26b0_0;  alias, 1 drivers
v00000197fbaa3970_0 .net "EX1_opcode", 11 0, v00000197fbaa09f0_0;  alias, 1 drivers
v00000197fbaa42d0_0 .net "EX1_predicted", 0 0, v00000197fbaa1ad0_0;  alias, 1 drivers
v00000197fbaa45f0_0 .net "EX1_rd_ind", 4 0, v00000197fbaa0f90_0;  alias, 1 drivers
v00000197fbaa3790_0 .net "EX1_rd_indzero", 0 0, v00000197fbaa1c10_0;  alias, 1 drivers
v00000197fbaa4050_0 .net "EX1_regwrite", 0 0, v00000197fbaa2e30_0;  alias, 1 drivers
v00000197fbaa3330_0 .net "EX1_rs1", 31 0, v00000197fbaa0770_0;  alias, 1 drivers
v00000197fbaa3ab0_0 .net "EX1_rs1_ind", 4 0, v00000197fbaa1fd0_0;  alias, 1 drivers
v00000197fbaa33d0_0 .net "EX1_rs2_ind", 4 0, v00000197fbaa2750_0;  alias, 1 drivers
v00000197fbaa2f70_0 .net "EX1_rs2_out", 31 0, L_00000197fbb3add0;  alias, 1 drivers
v00000197fbaa36f0_0 .var "EX2_ALU_OPER1", 31 0;
v00000197fbaa3f10_0 .var "EX2_ALU_OPER2", 31 0;
v00000197fbaa30b0_0 .var "EX2_PC", 31 0;
v00000197fbaa3c90_0 .var "EX2_PFC_to_IF", 31 0;
v00000197fbaa4230_0 .var "EX2_forward_to_B", 31 0;
v00000197fbaa44b0_0 .var "EX2_is_beq", 0 0;
v00000197fbaa3150_0 .var "EX2_is_bne", 0 0;
v00000197fbaa3290_0 .var "EX2_is_jal", 0 0;
v00000197fbaa4550_0 .var "EX2_is_jr", 0 0;
v00000197fbaa4370_0 .var "EX2_is_oper2_immed", 0 0;
v00000197fbaa3a10_0 .var "EX2_memread", 0 0;
v00000197fbaa3470_0 .var "EX2_memwrite", 0 0;
v00000197fbaa3bf0_0 .var "EX2_opcode", 11 0;
v00000197fbaa3510_0 .var "EX2_predicted", 0 0;
v00000197fbaa35b0_0 .var "EX2_rd_ind", 4 0;
v00000197fbaa3e70_0 .var "EX2_rd_indzero", 0 0;
v00000197fbaa3d30_0 .var "EX2_regwrite", 0 0;
v00000197fbaa4190_0 .var "EX2_rs1", 31 0;
v00000197fbaa3dd0_0 .var "EX2_rs1_ind", 4 0;
v00000197fbaa3fb0_0 .var "EX2_rs2_ind", 4 0;
v00000197fbaa40f0_0 .var "EX2_rs2_out", 31 0;
v00000197fbaa97e0_0 .net "FLUSH", 0 0, v00000197fbaa82a0_0;  alias, 1 drivers
v00000197fbaa8520_0 .net "clk", 0 0, L_00000197fbb3af20;  1 drivers
v00000197fbaa8c00_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
E_00000197fba280f0 .event posedge, v00000197fba93d50_0, v00000197fbaa8520_0;
S_00000197fba9f6f0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000197fbaad230 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fbaad268 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fbaad2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fbaad2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fbaad310 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fbaad348 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fbaad380 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fbaad3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fbaad3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fbaad428 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fbaad460 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fbaad498 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fbaad4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fbaad508 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fbaad540 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fbaad578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fbaad5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fbaad5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fbaad620 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fbaad658 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fbaad690 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fbaad6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fbaad700 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fbaad738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fbaad770 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000197fbad5a20 .functor OR 1, L_00000197fbacd920, L_00000197fbacdb00, C4<0>, C4<0>;
L_00000197fbad4b40 .functor AND 1, L_00000197fbad5a20, L_00000197fbad5160, C4<1>, C4<1>;
L_00000197fbad4670 .functor OR 1, L_00000197fbacd920, L_00000197fbacdb00, C4<0>, C4<0>;
L_00000197fbad4ec0 .functor AND 1, L_00000197fbad4670, L_00000197fbad5160, C4<1>, C4<1>;
L_00000197fbad5be0 .functor OR 1, L_00000197fbacd920, L_00000197fbacdb00, C4<0>, C4<0>;
L_00000197fbad5c50 .functor AND 1, L_00000197fbad5be0, v00000197fbaa94c0_0, C4<1>, C4<1>;
v00000197fbaa76c0_0 .net "EX1_memread", 0 0, v00000197fbaa2390_0;  alias, 1 drivers
v00000197fbaa5c80_0 .net "EX1_opcode", 11 0, v00000197fbaa09f0_0;  alias, 1 drivers
v00000197fbaa7760_0 .net "EX1_rd_ind", 4 0, v00000197fbaa0f90_0;  alias, 1 drivers
v00000197fbaa56e0_0 .net "EX1_rd_indzero", 0 0, v00000197fbaa1c10_0;  alias, 1 drivers
v00000197fbaa5640_0 .net "EX2_memread", 0 0, v00000197fbaa3a10_0;  alias, 1 drivers
v00000197fbaa5aa0_0 .net "EX2_opcode", 11 0, v00000197fbaa3bf0_0;  alias, 1 drivers
v00000197fbaa73a0_0 .net "EX2_rd_ind", 4 0, v00000197fbaa35b0_0;  alias, 1 drivers
v00000197fbaa6fe0_0 .net "EX2_rd_indzero", 0 0, v00000197fbaa3e70_0;  alias, 1 drivers
v00000197fbaa7440_0 .net "ID_EX1_flush", 0 0, v00000197fbaa7da0_0;  alias, 1 drivers
v00000197fbaa7800_0 .net "ID_EX2_flush", 0 0, v00000197fbaa82a0_0;  alias, 1 drivers
v00000197fbaa6040_0 .net "ID_is_beq", 0 0, L_00000197fbacd920;  alias, 1 drivers
v00000197fbaa7080_0 .net "ID_is_bne", 0 0, L_00000197fbacdb00;  alias, 1 drivers
v00000197fbaa53c0_0 .net "ID_is_j", 0 0, L_00000197fbaccfc0;  alias, 1 drivers
v00000197fbaa5d20_0 .net "ID_is_jal", 0 0, L_00000197fbacd420;  alias, 1 drivers
v00000197fbaa5500_0 .net "ID_is_jr", 0 0, L_00000197fbace3c0;  alias, 1 drivers
v00000197fbaa58c0_0 .net "ID_opcode", 11 0, v00000197fbaba650_0;  alias, 1 drivers
v00000197fbaa71c0_0 .net "ID_rs1_ind", 4 0, v00000197fbabadd0_0;  alias, 1 drivers
v00000197fbaa67c0_0 .net "ID_rs2_ind", 4 0, v00000197fbabc090_0;  alias, 1 drivers
v00000197fbaa6ae0_0 .net "IF_ID_flush", 0 0, v00000197fbaac800_0;  alias, 1 drivers
v00000197fbaa6c20_0 .net "IF_ID_write", 0 0, v00000197fbaac120_0;  alias, 1 drivers
v00000197fbaa65e0_0 .net "PC_src", 2 0, L_00000197fbacdf60;  alias, 1 drivers
v00000197fbaa5b40_0 .net "PFC_to_EX", 31 0, L_00000197fbacc520;  alias, 1 drivers
v00000197fbaa6b80_0 .net "PFC_to_IF", 31 0, L_00000197fbace140;  alias, 1 drivers
v00000197fbaa62c0_0 .net "WB_rd_ind", 4 0, v00000197fbabe7f0_0;  alias, 1 drivers
v00000197fbaa78a0_0 .net "Wrong_prediction", 0 0, L_00000197fbb3be00;  alias, 1 drivers
v00000197fbaa7940_0 .net *"_ivl_11", 0 0, L_00000197fbad4ec0;  1 drivers
v00000197fbaa6d60_0 .net *"_ivl_13", 9 0, L_00000197fbacca20;  1 drivers
v00000197fbaa7120_0 .net *"_ivl_15", 9 0, L_00000197fbacc8e0;  1 drivers
v00000197fbaa79e0_0 .net *"_ivl_16", 9 0, L_00000197fbacbee0;  1 drivers
v00000197fbaa6360_0 .net *"_ivl_19", 9 0, L_00000197fbacd2e0;  1 drivers
v00000197fbaa5280_0 .net *"_ivl_20", 9 0, L_00000197fbacdce0;  1 drivers
v00000197fbaa55a0_0 .net *"_ivl_25", 0 0, L_00000197fbad5be0;  1 drivers
v00000197fbaa6220_0 .net *"_ivl_27", 0 0, L_00000197fbad5c50;  1 drivers
v00000197fbaa5960_0 .net *"_ivl_29", 9 0, L_00000197fbacc0c0;  1 drivers
v00000197fbaa7260_0 .net *"_ivl_3", 0 0, L_00000197fbad5a20;  1 drivers
L_00000197fbaf01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000197fbaa5dc0_0 .net/2u *"_ivl_30", 9 0, L_00000197fbaf01f0;  1 drivers
v00000197fbaa5820_0 .net *"_ivl_32", 9 0, L_00000197fbaccf20;  1 drivers
v00000197fbaa60e0_0 .net *"_ivl_35", 9 0, L_00000197fbace500;  1 drivers
v00000197fbaa6f40_0 .net *"_ivl_37", 9 0, L_00000197fbacdc40;  1 drivers
v00000197fbaa6400_0 .net *"_ivl_38", 9 0, L_00000197fbacc160;  1 drivers
v00000197fbaa5e60_0 .net *"_ivl_40", 9 0, L_00000197fbacc980;  1 drivers
L_00000197fbaf0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaa64a0_0 .net/2s *"_ivl_45", 21 0, L_00000197fbaf0238;  1 drivers
L_00000197fbaf0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaa6e00_0 .net/2s *"_ivl_50", 21 0, L_00000197fbaf0280;  1 drivers
v00000197fbaa5320_0 .net *"_ivl_9", 0 0, L_00000197fbad4670;  1 drivers
v00000197fbaa6cc0_0 .net "clk", 0 0, L_00000197fba10f70;  alias, 1 drivers
v00000197fbaa5460_0 .net "forward_to_B", 31 0, L_00000197fbace460;  alias, 1 drivers
v00000197fbaa7620_0 .net "imm", 31 0, v00000197fbaabcc0_0;  1 drivers
v00000197fbaa6540_0 .net "inst", 31 0, v00000197fbaa6720_0;  alias, 1 drivers
v00000197fbaa7300_0 .net "is_branch_and_taken", 0 0, L_00000197fbad4b40;  alias, 1 drivers
v00000197fbaa6ea0_0 .net "is_oper2_immed", 0 0, L_00000197fbad5e80;  alias, 1 drivers
v00000197fbaa74e0_0 .net "mem_read", 0 0, L_00000197fbacda60;  alias, 1 drivers
v00000197fbaa5a00_0 .net "mem_write", 0 0, L_00000197fbacd1a0;  alias, 1 drivers
v00000197fbaa7580_0 .net "pc", 31 0, v00000197fbaa6a40_0;  alias, 1 drivers
v00000197fbaa5780_0 .net "pc_write", 0 0, v00000197fbaab040_0;  alias, 1 drivers
v00000197fbaa5be0_0 .net "predicted", 0 0, L_00000197fbad5160;  1 drivers
v00000197fbaa5f00_0 .net "predicted_to_EX", 0 0, v00000197fbaa94c0_0;  alias, 1 drivers
v00000197fbaa6860_0 .net "reg_write", 0 0, L_00000197fbacbf80;  alias, 1 drivers
v00000197fbaa5fa0_0 .net "reg_write_from_wb", 0 0, v00000197fbabe890_0;  alias, 1 drivers
v00000197fbaa6180_0 .net "rs1", 31 0, v00000197fbaad020_0;  alias, 1 drivers
v00000197fbaa6900_0 .net "rs2", 31 0, v00000197fbaaca80_0;  alias, 1 drivers
v00000197fbaa6680_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
v00000197fbaa69a0_0 .net "wr_reg_data", 31 0, L_00000197fbb3bb60;  alias, 1 drivers
L_00000197fbace460 .functor MUXZ 32, v00000197fbaaca80_0, v00000197fbaabcc0_0, L_00000197fbad5e80, C4<>;
L_00000197fbacca20 .part v00000197fbaa6a40_0, 0, 10;
L_00000197fbacc8e0 .part v00000197fbaa6720_0, 0, 10;
L_00000197fbacbee0 .arith/sum 10, L_00000197fbacca20, L_00000197fbacc8e0;
L_00000197fbacd2e0 .part v00000197fbaa6720_0, 0, 10;
L_00000197fbacdce0 .functor MUXZ 10, L_00000197fbacd2e0, L_00000197fbacbee0, L_00000197fbad4ec0, C4<>;
L_00000197fbacc0c0 .part v00000197fbaa6a40_0, 0, 10;
L_00000197fbaccf20 .arith/sum 10, L_00000197fbacc0c0, L_00000197fbaf01f0;
L_00000197fbace500 .part v00000197fbaa6a40_0, 0, 10;
L_00000197fbacdc40 .part v00000197fbaa6720_0, 0, 10;
L_00000197fbacc160 .arith/sum 10, L_00000197fbace500, L_00000197fbacdc40;
L_00000197fbacc980 .functor MUXZ 10, L_00000197fbacc160, L_00000197fbaccf20, L_00000197fbad5c50, C4<>;
L_00000197fbace140 .concat8 [ 10 22 0 0], L_00000197fbacdce0, L_00000197fbaf0238;
L_00000197fbacc520 .concat8 [ 10 22 0 0], L_00000197fbacc980, L_00000197fbaf0280;
S_00000197fba9fba0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000197fba9f6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000197fbaad7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fbaad7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fbaad820 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fbaad858 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fbaad890 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fbaad8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fbaad900 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fbaad938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fbaad970 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fbaad9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fbaad9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fbaada18 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fbaada50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fbaada88 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fbaadac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fbaadaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fbaadb30 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fbaadb68 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fbaadba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fbaadbd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fbaadc10 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fbaadc48 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fbaadc80 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fbaadcb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fbaadcf0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000197fbad46e0 .functor OR 1, L_00000197fbad5160, L_00000197fbacd600, C4<0>, C4<0>;
L_00000197fbad4bb0 .functor OR 1, L_00000197fbad46e0, L_00000197fbacc660, C4<0>, C4<0>;
v00000197fbaa9100_0 .net "EX1_opcode", 11 0, v00000197fbaa09f0_0;  alias, 1 drivers
v00000197fbaaa1e0_0 .net "EX2_opcode", 11 0, v00000197fbaa3bf0_0;  alias, 1 drivers
v00000197fbaa9060_0 .net "ID_opcode", 11 0, v00000197fbaba650_0;  alias, 1 drivers
v00000197fbaa8f20_0 .net "PC_src", 2 0, L_00000197fbacdf60;  alias, 1 drivers
v00000197fbaa9ec0_0 .net "Wrong_prediction", 0 0, L_00000197fbb3be00;  alias, 1 drivers
L_00000197fbaf03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000197fbaa85c0_0 .net/2u *"_ivl_0", 2 0, L_00000197fbaf03e8;  1 drivers
v00000197fbaa8700_0 .net *"_ivl_10", 0 0, L_00000197fbacdec0;  1 drivers
L_00000197fbaf0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000197fbaa8fc0_0 .net/2u *"_ivl_12", 2 0, L_00000197fbaf0508;  1 drivers
L_00000197fbaf0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaa87a0_0 .net/2u *"_ivl_14", 11 0, L_00000197fbaf0550;  1 drivers
v00000197fbaa91a0_0 .net *"_ivl_16", 0 0, L_00000197fbacd600;  1 drivers
v00000197fbaa96a0_0 .net *"_ivl_19", 0 0, L_00000197fbad46e0;  1 drivers
L_00000197fbaf0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaa88e0_0 .net/2u *"_ivl_2", 11 0, L_00000197fbaf0430;  1 drivers
L_00000197fbaf0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaa9740_0 .net/2u *"_ivl_20", 11 0, L_00000197fbaf0598;  1 drivers
v00000197fbaa9240_0 .net *"_ivl_22", 0 0, L_00000197fbacc660;  1 drivers
v00000197fbaa9ba0_0 .net *"_ivl_25", 0 0, L_00000197fbad4bb0;  1 drivers
L_00000197fbaf05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000197fbaa92e0_0 .net/2u *"_ivl_26", 2 0, L_00000197fbaf05e0;  1 drivers
L_00000197fbaf0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000197fbaa99c0_0 .net/2u *"_ivl_28", 2 0, L_00000197fbaf0628;  1 drivers
v00000197fbaa9b00_0 .net *"_ivl_30", 2 0, L_00000197fbacd100;  1 drivers
v00000197fbaa9c40_0 .net *"_ivl_32", 2 0, L_00000197fbace280;  1 drivers
v00000197fbaa7bc0_0 .net *"_ivl_34", 2 0, L_00000197fbacc7a0;  1 drivers
v00000197fbaa7ee0_0 .net *"_ivl_4", 0 0, L_00000197fbacd9c0;  1 drivers
L_00000197fbaf0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000197fbaa8480_0 .net/2u *"_ivl_6", 2 0, L_00000197fbaf0478;  1 drivers
L_00000197fbaf04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000197fbaa8020_0 .net/2u *"_ivl_8", 11 0, L_00000197fbaf04c0;  1 drivers
v00000197fbaa9ce0_0 .net "clk", 0 0, L_00000197fba10f70;  alias, 1 drivers
v00000197fbaa9d80_0 .net "predicted", 0 0, L_00000197fbad5160;  alias, 1 drivers
v00000197fbaa9f60_0 .net "predicted_to_EX", 0 0, v00000197fbaa94c0_0;  alias, 1 drivers
v00000197fbaaa000_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
v00000197fbaa7d00_0 .net "state", 1 0, v00000197fbaa83e0_0;  1 drivers
L_00000197fbacd9c0 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0430;
L_00000197fbacdec0 .cmp/eq 12, v00000197fbaa09f0_0, L_00000197fbaf04c0;
L_00000197fbacd600 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0550;
L_00000197fbacc660 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0598;
L_00000197fbacd100 .functor MUXZ 3, L_00000197fbaf0628, L_00000197fbaf05e0, L_00000197fbad4bb0, C4<>;
L_00000197fbace280 .functor MUXZ 3, L_00000197fbacd100, L_00000197fbaf0508, L_00000197fbacdec0, C4<>;
L_00000197fbacc7a0 .functor MUXZ 3, L_00000197fbace280, L_00000197fbaf0478, L_00000197fbacd9c0, C4<>;
L_00000197fbacdf60 .functor MUXZ 3, L_00000197fbacc7a0, L_00000197fbaf03e8, L_00000197fbb3be00, C4<>;
S_00000197fba9fd30 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000197fba9fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000197fbaadd30 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fbaadd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fbaadda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fbaaddd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fbaade10 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fbaade48 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fbaade80 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fbaadeb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fbaadef0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fbaadf28 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fbaadf60 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fbaadf98 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fbaadfd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fbaae008 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fbaae040 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fbaae078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fbaae0b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fbaae0e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fbaae120 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fbaae158 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fbaae190 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fbaae1c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fbaae200 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fbaae238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fbaae270 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000197fbad4f30 .functor OR 1, L_00000197fbacde20, L_00000197fbacc3e0, C4<0>, C4<0>;
L_00000197fbad5780 .functor OR 1, L_00000197fbacc5c0, L_00000197fbacd380, C4<0>, C4<0>;
L_00000197fbad5390 .functor AND 1, L_00000197fbad4f30, L_00000197fbad5780, C4<1>, C4<1>;
L_00000197fbad55c0 .functor NOT 1, L_00000197fbad5390, C4<0>, C4<0>, C4<0>;
L_00000197fbad5d30 .functor OR 1, v00000197fbad1fc0_0, L_00000197fbad55c0, C4<0>, C4<0>;
L_00000197fbad5160 .functor NOT 1, L_00000197fbad5d30, C4<0>, C4<0>, C4<0>;
v00000197fbaa7f80_0 .net "EX_opcode", 11 0, v00000197fbaa3bf0_0;  alias, 1 drivers
v00000197fbaa8e80_0 .net "ID_opcode", 11 0, v00000197fbaba650_0;  alias, 1 drivers
v00000197fbaa8160_0 .net "Wrong_prediction", 0 0, L_00000197fbb3be00;  alias, 1 drivers
L_00000197fbaf02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaa9880_0 .net/2u *"_ivl_0", 11 0, L_00000197fbaf02c8;  1 drivers
L_00000197fbaf0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000197fbaa8de0_0 .net/2u *"_ivl_10", 1 0, L_00000197fbaf0358;  1 drivers
v00000197fbaa8660_0 .net *"_ivl_12", 0 0, L_00000197fbacc5c0;  1 drivers
L_00000197fbaf03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000197fbaa8ca0_0 .net/2u *"_ivl_14", 1 0, L_00000197fbaf03a0;  1 drivers
v00000197fbaa9a60_0 .net *"_ivl_16", 0 0, L_00000197fbacd380;  1 drivers
v00000197fbaa9920_0 .net *"_ivl_19", 0 0, L_00000197fbad5780;  1 drivers
v00000197fbaa9420_0 .net *"_ivl_2", 0 0, L_00000197fbacde20;  1 drivers
v00000197fbaa8b60_0 .net *"_ivl_21", 0 0, L_00000197fbad5390;  1 drivers
v00000197fbaa9e20_0 .net *"_ivl_22", 0 0, L_00000197fbad55c0;  1 drivers
v00000197fbaa8d40_0 .net *"_ivl_25", 0 0, L_00000197fbad5d30;  1 drivers
L_00000197fbaf0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaa9560_0 .net/2u *"_ivl_4", 11 0, L_00000197fbaf0310;  1 drivers
v00000197fbaa9380_0 .net *"_ivl_6", 0 0, L_00000197fbacc3e0;  1 drivers
v00000197fbaa9600_0 .net *"_ivl_9", 0 0, L_00000197fbad4f30;  1 drivers
v00000197fbaa8200_0 .net "clk", 0 0, L_00000197fba10f70;  alias, 1 drivers
v00000197fbaa8a20_0 .net "predicted", 0 0, L_00000197fbad5160;  alias, 1 drivers
v00000197fbaa94c0_0 .var "predicted_to_EX", 0 0;
v00000197fbaa7e40_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
v00000197fbaa83e0_0 .var "state", 1 0;
E_00000197fba28330 .event posedge, v00000197fbaa8200_0, v00000197fba93d50_0;
L_00000197fbacde20 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf02c8;
L_00000197fbacc3e0 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0310;
L_00000197fbacc5c0 .cmp/eq 2, v00000197fbaa83e0_0, L_00000197fbaf0358;
L_00000197fbacd380 .cmp/eq 2, v00000197fbaa83e0_0, L_00000197fbaf03a0;
S_00000197fbaa01e0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000197fba9f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000197fbab02c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fbab02f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fbab0330 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fbab0368 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fbab03a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fbab03d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fbab0410 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fbab0448 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fbab0480 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fbab04b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fbab04f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fbab0528 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fbab0560 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fbab0598 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fbab05d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fbab0608 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fbab0640 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fbab0678 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fbab06b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fbab06e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fbab0720 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fbab0758 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fbab0790 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fbab07c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fbab0800 .param/l "xori" 0 9 12, C4<001110000000>;
v00000197fbaa7a80_0 .net "EX1_memread", 0 0, v00000197fbaa2390_0;  alias, 1 drivers
v00000197fbaaa0a0_0 .net "EX1_rd_ind", 4 0, v00000197fbaa0f90_0;  alias, 1 drivers
v00000197fbaaa140_0 .net "EX1_rd_indzero", 0 0, v00000197fbaa1c10_0;  alias, 1 drivers
v00000197fbaa7b20_0 .net "EX2_memread", 0 0, v00000197fbaa3a10_0;  alias, 1 drivers
v00000197fbaa8840_0 .net "EX2_rd_ind", 4 0, v00000197fbaa35b0_0;  alias, 1 drivers
v00000197fbaa7c60_0 .net "EX2_rd_indzero", 0 0, v00000197fbaa3e70_0;  alias, 1 drivers
v00000197fbaa7da0_0 .var "ID_EX1_flush", 0 0;
v00000197fbaa82a0_0 .var "ID_EX2_flush", 0 0;
v00000197fbaa8340_0 .net "ID_opcode", 11 0, v00000197fbaba650_0;  alias, 1 drivers
v00000197fbaa8ac0_0 .net "ID_rs1_ind", 4 0, v00000197fbabadd0_0;  alias, 1 drivers
v00000197fbaa8980_0 .net "ID_rs2_ind", 4 0, v00000197fbabc090_0;  alias, 1 drivers
v00000197fbaac120_0 .var "IF_ID_Write", 0 0;
v00000197fbaac800_0 .var "IF_ID_flush", 0 0;
v00000197fbaab040_0 .var "PC_Write", 0 0;
v00000197fbaabfe0_0 .net "Wrong_prediction", 0 0, L_00000197fbb3be00;  alias, 1 drivers
E_00000197fba27f70/0 .event anyedge, v00000197fba98580_0, v00000197fbaa2390_0, v00000197fbaa1c10_0, v00000197fbaa2b10_0;
E_00000197fba27f70/1 .event anyedge, v00000197fbaa0f90_0, v00000197fbaa1670_0, v00000197fb9b50e0_0, v00000197fbaa3e70_0;
E_00000197fba27f70/2 .event anyedge, v00000197fba937b0_0, v00000197fbaa0c70_0;
E_00000197fba27f70 .event/or E_00000197fba27f70/0, E_00000197fba27f70/1, E_00000197fba27f70/2;
S_00000197fba9fa10 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000197fba9f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000197fbab8850 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fbab8888 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fbab88c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fbab88f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fbab8930 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fbab8968 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fbab89a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fbab89d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fbab8a10 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fbab8a48 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fbab8a80 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fbab8ab8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fbab8af0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fbab8b28 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fbab8b60 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fbab8b98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fbab8bd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fbab8c08 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fbab8c40 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fbab8c78 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fbab8cb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fbab8ce8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fbab8d20 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fbab8d58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fbab8d90 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000197fbad5da0 .functor OR 1, L_00000197fbacc840, L_00000197fbaccde0, C4<0>, C4<0>;
L_00000197fbad57f0 .functor OR 1, L_00000197fbad5da0, L_00000197fbaccac0, C4<0>, C4<0>;
L_00000197fbad4440 .functor OR 1, L_00000197fbad57f0, L_00000197fbace000, C4<0>, C4<0>;
L_00000197fbad48a0 .functor OR 1, L_00000197fbad4440, L_00000197fbace0a0, C4<0>, C4<0>;
L_00000197fbad4750 .functor OR 1, L_00000197fbad48a0, L_00000197fbaccb60, C4<0>, C4<0>;
L_00000197fbad51d0 .functor OR 1, L_00000197fbad4750, L_00000197fbacd740, C4<0>, C4<0>;
L_00000197fbad5470 .functor OR 1, L_00000197fbad51d0, L_00000197fbace320, C4<0>, C4<0>;
L_00000197fbad5e80 .functor OR 1, L_00000197fbad5470, L_00000197fbacd880, C4<0>, C4<0>;
L_00000197fbad4360 .functor OR 1, L_00000197fbacdba0, L_00000197fbaccc00, C4<0>, C4<0>;
L_00000197fbad5860 .functor OR 1, L_00000197fbad4360, L_00000197fbaccca0, C4<0>, C4<0>;
L_00000197fbad4d70 .functor OR 1, L_00000197fbad5860, L_00000197fbacd060, C4<0>, C4<0>;
L_00000197fbad4830 .functor OR 1, L_00000197fbad4d70, L_00000197fbacc200, C4<0>, C4<0>;
v00000197fbaaadc0_0 .net "ID_opcode", 11 0, v00000197fbaba650_0;  alias, 1 drivers
L_00000197fbaf0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaaac80_0 .net/2u *"_ivl_0", 11 0, L_00000197fbaf0670;  1 drivers
L_00000197fbaf0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaac940_0 .net/2u *"_ivl_10", 11 0, L_00000197fbaf0700;  1 drivers
L_00000197fbaf0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaaae60_0 .net/2u *"_ivl_102", 11 0, L_00000197fbaf0bc8;  1 drivers
L_00000197fbaf0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaaa3c0_0 .net/2u *"_ivl_106", 11 0, L_00000197fbaf0c10;  1 drivers
v00000197fbaaa8c0_0 .net *"_ivl_12", 0 0, L_00000197fbaccac0;  1 drivers
v00000197fbaaaf00_0 .net *"_ivl_15", 0 0, L_00000197fbad57f0;  1 drivers
L_00000197fbaf0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaac6c0_0 .net/2u *"_ivl_16", 11 0, L_00000197fbaf0748;  1 drivers
v00000197fbaab720_0 .net *"_ivl_18", 0 0, L_00000197fbace000;  1 drivers
v00000197fbaac3a0_0 .net *"_ivl_2", 0 0, L_00000197fbacc840;  1 drivers
v00000197fbaaa6e0_0 .net *"_ivl_21", 0 0, L_00000197fbad4440;  1 drivers
L_00000197fbaf0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaaa460_0 .net/2u *"_ivl_22", 11 0, L_00000197fbaf0790;  1 drivers
v00000197fbaac440_0 .net *"_ivl_24", 0 0, L_00000197fbace0a0;  1 drivers
v00000197fbaac080_0 .net *"_ivl_27", 0 0, L_00000197fbad48a0;  1 drivers
L_00000197fbaf07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaac4e0_0 .net/2u *"_ivl_28", 11 0, L_00000197fbaf07d8;  1 drivers
v00000197fbaac8a0_0 .net *"_ivl_30", 0 0, L_00000197fbaccb60;  1 drivers
v00000197fbaab0e0_0 .net *"_ivl_33", 0 0, L_00000197fbad4750;  1 drivers
L_00000197fbaf0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaaa780_0 .net/2u *"_ivl_34", 11 0, L_00000197fbaf0820;  1 drivers
v00000197fbaaad20_0 .net *"_ivl_36", 0 0, L_00000197fbacd740;  1 drivers
v00000197fbaaa500_0 .net *"_ivl_39", 0 0, L_00000197fbad51d0;  1 drivers
L_00000197fbaf06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaaa960_0 .net/2u *"_ivl_4", 11 0, L_00000197fbaf06b8;  1 drivers
L_00000197fbaf0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000197fbaaa280_0 .net/2u *"_ivl_40", 11 0, L_00000197fbaf0868;  1 drivers
v00000197fbaaafa0_0 .net *"_ivl_42", 0 0, L_00000197fbace320;  1 drivers
v00000197fbaac1c0_0 .net *"_ivl_45", 0 0, L_00000197fbad5470;  1 drivers
L_00000197fbaf08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaaab40_0 .net/2u *"_ivl_46", 11 0, L_00000197fbaf08b0;  1 drivers
v00000197fbaab180_0 .net *"_ivl_48", 0 0, L_00000197fbacd880;  1 drivers
L_00000197fbaf08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaab5e0_0 .net/2u *"_ivl_52", 11 0, L_00000197fbaf08f8;  1 drivers
L_00000197fbaf0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaac260_0 .net/2u *"_ivl_56", 11 0, L_00000197fbaf0940;  1 drivers
v00000197fbaac300_0 .net *"_ivl_6", 0 0, L_00000197fbaccde0;  1 drivers
L_00000197fbaf0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000197fbaac760_0 .net/2u *"_ivl_60", 11 0, L_00000197fbaf0988;  1 drivers
L_00000197fbaf09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaab220_0 .net/2u *"_ivl_64", 11 0, L_00000197fbaf09d0;  1 drivers
L_00000197fbaf0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaabae0_0 .net/2u *"_ivl_68", 11 0, L_00000197fbaf0a18;  1 drivers
L_00000197fbaf0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000197fbaab680_0 .net/2u *"_ivl_72", 11 0, L_00000197fbaf0a60;  1 drivers
v00000197fbaaaa00_0 .net *"_ivl_74", 0 0, L_00000197fbacdba0;  1 drivers
L_00000197fbaf0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaac580_0 .net/2u *"_ivl_76", 11 0, L_00000197fbaf0aa8;  1 drivers
v00000197fbaab7c0_0 .net *"_ivl_78", 0 0, L_00000197fbaccc00;  1 drivers
v00000197fbaaa5a0_0 .net *"_ivl_81", 0 0, L_00000197fbad4360;  1 drivers
L_00000197fbaf0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaab2c0_0 .net/2u *"_ivl_82", 11 0, L_00000197fbaf0af0;  1 drivers
v00000197fbaac620_0 .net *"_ivl_84", 0 0, L_00000197fbaccca0;  1 drivers
v00000197fbaac9e0_0 .net *"_ivl_87", 0 0, L_00000197fbad5860;  1 drivers
L_00000197fbaf0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaab360_0 .net/2u *"_ivl_88", 11 0, L_00000197fbaf0b38;  1 drivers
v00000197fbaaa820_0 .net *"_ivl_9", 0 0, L_00000197fbad5da0;  1 drivers
v00000197fbaaaaa0_0 .net *"_ivl_90", 0 0, L_00000197fbacd060;  1 drivers
v00000197fbaab400_0 .net *"_ivl_93", 0 0, L_00000197fbad4d70;  1 drivers
L_00000197fbaf0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000197fbaabf40_0 .net/2u *"_ivl_94", 11 0, L_00000197fbaf0b80;  1 drivers
v00000197fbaab4a0_0 .net *"_ivl_96", 0 0, L_00000197fbacc200;  1 drivers
v00000197fbaab540_0 .net *"_ivl_99", 0 0, L_00000197fbad4830;  1 drivers
v00000197fbaaa640_0 .net "is_beq", 0 0, L_00000197fbacd920;  alias, 1 drivers
v00000197fbaab860_0 .net "is_bne", 0 0, L_00000197fbacdb00;  alias, 1 drivers
v00000197fbaaa320_0 .net "is_j", 0 0, L_00000197fbaccfc0;  alias, 1 drivers
v00000197fbaaabe0_0 .net "is_jal", 0 0, L_00000197fbacd420;  alias, 1 drivers
v00000197fbaab900_0 .net "is_jr", 0 0, L_00000197fbace3c0;  alias, 1 drivers
v00000197fbaabc20_0 .net "is_oper2_immed", 0 0, L_00000197fbad5e80;  alias, 1 drivers
v00000197fbaab9a0_0 .net "memread", 0 0, L_00000197fbacda60;  alias, 1 drivers
v00000197fbaaba40_0 .net "memwrite", 0 0, L_00000197fbacd1a0;  alias, 1 drivers
v00000197fbaabb80_0 .net "regwrite", 0 0, L_00000197fbacbf80;  alias, 1 drivers
L_00000197fbacc840 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0670;
L_00000197fbaccde0 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf06b8;
L_00000197fbaccac0 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0700;
L_00000197fbace000 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0748;
L_00000197fbace0a0 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0790;
L_00000197fbaccb60 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf07d8;
L_00000197fbacd740 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0820;
L_00000197fbace320 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0868;
L_00000197fbacd880 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf08b0;
L_00000197fbacd920 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf08f8;
L_00000197fbacdb00 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0940;
L_00000197fbace3c0 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0988;
L_00000197fbacd420 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf09d0;
L_00000197fbaccfc0 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0a18;
L_00000197fbacdba0 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0a60;
L_00000197fbaccc00 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0aa8;
L_00000197fbaccca0 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0af0;
L_00000197fbacd060 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0b38;
L_00000197fbacc200 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0b80;
L_00000197fbacbf80 .reduce/nor L_00000197fbad4830;
L_00000197fbacda60 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0bc8;
L_00000197fbacd1a0 .cmp/eq 12, v00000197fbaba650_0, L_00000197fbaf0c10;
S_00000197fba9f3d0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000197fba9f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000197fbab8dd0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fbab8e08 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fbab8e40 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fbab8e78 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fbab8eb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fbab8ee8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fbab8f20 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fbab8f58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fbab8f90 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fbab8fc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fbab9000 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fbab9038 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fbab9070 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fbab90a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fbab90e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fbab9118 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fbab9150 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fbab9188 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fbab91c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fbab91f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fbab9230 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fbab9268 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fbab92a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fbab92d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fbab9310 .param/l "xori" 0 9 12, C4<001110000000>;
v00000197fbaabcc0_0 .var "Immed", 31 0;
v00000197fbaabd60_0 .net "Inst", 31 0, v00000197fbaa6720_0;  alias, 1 drivers
v00000197fbaabe00_0 .net "opcode", 11 0, v00000197fbaba650_0;  alias, 1 drivers
E_00000197fba28270 .event anyedge, v00000197fbaa0c70_0, v00000197fbaabd60_0;
S_00000197fba9ed90 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000197fba9f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000197fbaad020_0 .var "Read_data1", 31 0;
v00000197fbaaca80_0 .var "Read_data2", 31 0;
v00000197fbaacf80_0 .net "Read_reg1", 4 0, v00000197fbabadd0_0;  alias, 1 drivers
v00000197fbaacee0_0 .net "Read_reg2", 4 0, v00000197fbabc090_0;  alias, 1 drivers
v00000197fbaacd00_0 .net "Write_data", 31 0, L_00000197fbb3bb60;  alias, 1 drivers
v00000197fbaad0c0_0 .net "Write_en", 0 0, v00000197fbabe890_0;  alias, 1 drivers
v00000197fbaace40_0 .net "Write_reg", 4 0, v00000197fbabe7f0_0;  alias, 1 drivers
v00000197fbaacda0_0 .net "clk", 0 0, L_00000197fba10f70;  alias, 1 drivers
v00000197fbaad160_0 .var/i "i", 31 0;
v00000197fbaacb20 .array "reg_file", 0 31, 31 0;
v00000197fbaacbc0_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
E_00000197fba28530 .event posedge, v00000197fbaa8200_0;
S_00000197fbaa0370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000197fba9ed90;
 .timescale 0 0;
v00000197fbaacc60_0 .var/i "i", 31 0;
S_00000197fba9f0b0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000197fbab9350 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fbab9388 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fbab93c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fbab93f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fbab9430 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fbab9468 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fbab94a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fbab94d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fbab9510 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fbab9548 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fbab9580 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fbab95b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fbab95f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fbab9628 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fbab9660 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fbab9698 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fbab96d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fbab9708 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fbab9740 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fbab9778 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fbab97b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fbab97e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fbab9820 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fbab9858 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fbab9890 .param/l "xori" 0 9 12, C4<001110000000>;
v00000197fbaa6720_0 .var "ID_INST", 31 0;
v00000197fbaa6a40_0 .var "ID_PC", 31 0;
v00000197fbaba650_0 .var "ID_opcode", 11 0;
v00000197fbaba1f0_0 .var "ID_rd_ind", 4 0;
v00000197fbabadd0_0 .var "ID_rs1_ind", 4 0;
v00000197fbabc090_0 .var "ID_rs2_ind", 4 0;
v00000197fbab9b10_0 .net "IF_FLUSH", 0 0, v00000197fbaac800_0;  alias, 1 drivers
v00000197fbaba8d0_0 .net "IF_INST", 31 0, L_00000197fbad4fa0;  alias, 1 drivers
v00000197fbabb690_0 .net "IF_PC", 31 0, v00000197fbabae70_0;  alias, 1 drivers
v00000197fbabbff0_0 .net "clk", 0 0, L_00000197fbad5940;  1 drivers
v00000197fbaba150_0 .net "if_id_Write", 0 0, v00000197fbaac120_0;  alias, 1 drivers
v00000197fbabb730_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
E_00000197fba28930 .event posedge, v00000197fba93d50_0, v00000197fbabbff0_0;
S_00000197fba9f240 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000197fbabd3f0_0 .net "EX1_PFC", 31 0, L_00000197fbacea00;  alias, 1 drivers
v00000197fbabc9f0_0 .net "EX2_PFC", 31 0, v00000197fbaa3c90_0;  alias, 1 drivers
v00000197fbabda30_0 .net "ID_PFC", 31 0, L_00000197fbace140;  alias, 1 drivers
v00000197fbabdfd0_0 .net "PC_src", 2 0, L_00000197fbacdf60;  alias, 1 drivers
v00000197fbabca90_0 .net "PC_write", 0 0, v00000197fbaab040_0;  alias, 1 drivers
L_00000197fbaf0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000197fbabcf90_0 .net/2u *"_ivl_0", 31 0, L_00000197fbaf0088;  1 drivers
v00000197fbabe250_0 .net "clk", 0 0, L_00000197fba10f70;  alias, 1 drivers
v00000197fbabc270_0 .net "inst", 31 0, L_00000197fbad4fa0;  alias, 1 drivers
v00000197fbabe610_0 .net "inst_mem_in", 31 0, v00000197fbabae70_0;  alias, 1 drivers
v00000197fbabc6d0_0 .net "pc_reg_in", 31 0, L_00000197fbad59b0;  1 drivers
v00000197fbabd0d0_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
L_00000197fbacc020 .arith/sum 32, v00000197fbabae70_0, L_00000197fbaf0088;
S_00000197fba9f560 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000197fba9f240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000197fbad4fa0 .functor BUFZ 32, L_00000197fbacc340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000197fbabac90_0 .net "Data_Out", 31 0, L_00000197fbad4fa0;  alias, 1 drivers
v00000197fbabad30 .array "InstMem", 0 1023, 31 0;
v00000197fbabb230_0 .net *"_ivl_0", 31 0, L_00000197fbacc340;  1 drivers
v00000197fbaba970_0 .net *"_ivl_3", 9 0, L_00000197fbacd240;  1 drivers
v00000197fbabb190_0 .net *"_ivl_4", 11 0, L_00000197fbacc700;  1 drivers
L_00000197fbaf01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000197fbabbf50_0 .net *"_ivl_7", 1 0, L_00000197fbaf01a8;  1 drivers
v00000197fbabaa10_0 .net "addr", 31 0, v00000197fbabae70_0;  alias, 1 drivers
v00000197fbabbe10_0 .net "clk", 0 0, L_00000197fba10f70;  alias, 1 drivers
v00000197fbabb870_0 .var/i "i", 31 0;
L_00000197fbacc340 .array/port v00000197fbabad30, L_00000197fbacc700;
L_00000197fbacd240 .part v00000197fbabae70_0, 0, 10;
L_00000197fbacc700 .concat [ 10 2 0 0], L_00000197fbacd240, L_00000197fbaf01a8;
S_00000197fba9fec0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000197fba9f240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000197fba28170 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000197fbaba3d0_0 .net "DataIn", 31 0, L_00000197fbad59b0;  alias, 1 drivers
v00000197fbabae70_0 .var "DataOut", 31 0;
v00000197fbaba510_0 .net "PC_Write", 0 0, v00000197fbaab040_0;  alias, 1 drivers
v00000197fbabaab0_0 .net "clk", 0 0, L_00000197fba10f70;  alias, 1 drivers
v00000197fbabaf10_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
S_00000197fba9e750 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000197fba9f240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000197fba287b0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000197fba11750 .functor NOT 1, L_00000197fbad3a00, C4<0>, C4<0>, C4<0>;
L_00000197fba11590 .functor NOT 1, L_00000197fbad3c80, C4<0>, C4<0>, C4<0>;
L_00000197fba117c0 .functor AND 1, L_00000197fba11750, L_00000197fba11590, C4<1>, C4<1>;
L_00000197fba114b0 .functor NOT 1, L_00000197fbad3960, C4<0>, C4<0>, C4<0>;
L_00000197fb9add00 .functor AND 1, L_00000197fba117c0, L_00000197fba114b0, C4<1>, C4<1>;
L_00000197fb9ad6e0 .functor AND 32, L_00000197fbad3b40, L_00000197fbacc020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fb9ae160 .functor NOT 1, L_00000197fbad3aa0, C4<0>, C4<0>, C4<0>;
L_00000197fb9ad7c0 .functor NOT 1, L_00000197fbad3820, C4<0>, C4<0>, C4<0>;
L_00000197fbad5a90 .functor AND 1, L_00000197fb9ae160, L_00000197fb9ad7c0, C4<1>, C4<1>;
L_00000197fbad4590 .functor AND 1, L_00000197fbad5a90, L_00000197fbad3d20, C4<1>, C4<1>;
L_00000197fbad47c0 .functor AND 32, L_00000197fbad3780, L_00000197fbace140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbad5e10 .functor OR 32, L_00000197fb9ad6e0, L_00000197fbad47c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000197fbad42f0 .functor NOT 1, L_00000197fbad38c0, C4<0>, C4<0>, C4<0>;
L_00000197fbad5080 .functor AND 1, L_00000197fbad42f0, L_00000197fbad36e0, C4<1>, C4<1>;
L_00000197fbad4e50 .functor NOT 1, L_00000197fbacd7e0, C4<0>, C4<0>, C4<0>;
L_00000197fbad5cc0 .functor AND 1, L_00000197fbad5080, L_00000197fbad4e50, C4<1>, C4<1>;
L_00000197fbad5b00 .functor AND 32, L_00000197fbacc480, v00000197fbabae70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbad56a0 .functor OR 32, L_00000197fbad5e10, L_00000197fbad5b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000197fbad50f0 .functor NOT 1, L_00000197fbacdd80, C4<0>, C4<0>, C4<0>;
L_00000197fbad5710 .functor AND 1, L_00000197fbad50f0, L_00000197fbaccd40, C4<1>, C4<1>;
L_00000197fbad4d00 .functor AND 1, L_00000197fbad5710, L_00000197fbacce80, C4<1>, C4<1>;
L_00000197fbad4de0 .functor AND 32, L_00000197fbace5a0, L_00000197fbacea00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbad58d0 .functor OR 32, L_00000197fbad56a0, L_00000197fbad4de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000197fbad5550 .functor NOT 1, L_00000197fbace1e0, C4<0>, C4<0>, C4<0>;
L_00000197fbad5b70 .functor AND 1, L_00000197fbacc2a0, L_00000197fbad5550, C4<1>, C4<1>;
L_00000197fbad52b0 .functor NOT 1, L_00000197fbace640, C4<0>, C4<0>, C4<0>;
L_00000197fbad5320 .functor AND 1, L_00000197fbad5b70, L_00000197fbad52b0, C4<1>, C4<1>;
L_00000197fbad4c90 .functor AND 32, L_00000197fbacd560, v00000197fbaa3c90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbad59b0 .functor OR 32, L_00000197fbad58d0, L_00000197fbad4c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000197fbabb910_0 .net *"_ivl_1", 0 0, L_00000197fbad3a00;  1 drivers
v00000197fbabb410_0 .net *"_ivl_11", 0 0, L_00000197fbad3960;  1 drivers
v00000197fbabbc30_0 .net *"_ivl_12", 0 0, L_00000197fba114b0;  1 drivers
v00000197fbabb7d0_0 .net *"_ivl_14", 0 0, L_00000197fb9add00;  1 drivers
v00000197fbaba290_0 .net *"_ivl_16", 31 0, L_00000197fbad3b40;  1 drivers
v00000197fbabab50_0 .net *"_ivl_18", 31 0, L_00000197fb9ad6e0;  1 drivers
v00000197fbab9930_0 .net *"_ivl_2", 0 0, L_00000197fba11750;  1 drivers
v00000197fbabb9b0_0 .net *"_ivl_21", 0 0, L_00000197fbad3aa0;  1 drivers
v00000197fbababf0_0 .net *"_ivl_22", 0 0, L_00000197fb9ae160;  1 drivers
v00000197fbab9e30_0 .net *"_ivl_25", 0 0, L_00000197fbad3820;  1 drivers
v00000197fbaba470_0 .net *"_ivl_26", 0 0, L_00000197fb9ad7c0;  1 drivers
v00000197fbab9ed0_0 .net *"_ivl_28", 0 0, L_00000197fbad5a90;  1 drivers
v00000197fbaba790_0 .net *"_ivl_31", 0 0, L_00000197fbad3d20;  1 drivers
v00000197fbabb5f0_0 .net *"_ivl_32", 0 0, L_00000197fbad4590;  1 drivers
v00000197fbabafb0_0 .net *"_ivl_34", 31 0, L_00000197fbad3780;  1 drivers
v00000197fbaba5b0_0 .net *"_ivl_36", 31 0, L_00000197fbad47c0;  1 drivers
v00000197fbabb050_0 .net *"_ivl_38", 31 0, L_00000197fbad5e10;  1 drivers
v00000197fbab99d0_0 .net *"_ivl_41", 0 0, L_00000197fbad38c0;  1 drivers
v00000197fbabb370_0 .net *"_ivl_42", 0 0, L_00000197fbad42f0;  1 drivers
v00000197fbabb0f0_0 .net *"_ivl_45", 0 0, L_00000197fbad36e0;  1 drivers
v00000197fbabb4b0_0 .net *"_ivl_46", 0 0, L_00000197fbad5080;  1 drivers
v00000197fbabb550_0 .net *"_ivl_49", 0 0, L_00000197fbacd7e0;  1 drivers
v00000197fbabba50_0 .net *"_ivl_5", 0 0, L_00000197fbad3c80;  1 drivers
v00000197fbab9cf0_0 .net *"_ivl_50", 0 0, L_00000197fbad4e50;  1 drivers
v00000197fbabbcd0_0 .net *"_ivl_52", 0 0, L_00000197fbad5cc0;  1 drivers
v00000197fbabbaf0_0 .net *"_ivl_54", 31 0, L_00000197fbacc480;  1 drivers
v00000197fbabbb90_0 .net *"_ivl_56", 31 0, L_00000197fbad5b00;  1 drivers
v00000197fbabbd70_0 .net *"_ivl_58", 31 0, L_00000197fbad56a0;  1 drivers
v00000197fbab9a70_0 .net *"_ivl_6", 0 0, L_00000197fba11590;  1 drivers
v00000197fbabbeb0_0 .net *"_ivl_61", 0 0, L_00000197fbacdd80;  1 drivers
v00000197fbab9bb0_0 .net *"_ivl_62", 0 0, L_00000197fbad50f0;  1 drivers
v00000197fbaba330_0 .net *"_ivl_65", 0 0, L_00000197fbaccd40;  1 drivers
v00000197fbab9c50_0 .net *"_ivl_66", 0 0, L_00000197fbad5710;  1 drivers
v00000197fbaba6f0_0 .net *"_ivl_69", 0 0, L_00000197fbacce80;  1 drivers
v00000197fbaba830_0 .net *"_ivl_70", 0 0, L_00000197fbad4d00;  1 drivers
v00000197fbab9d90_0 .net *"_ivl_72", 31 0, L_00000197fbace5a0;  1 drivers
v00000197fbab9f70_0 .net *"_ivl_74", 31 0, L_00000197fbad4de0;  1 drivers
v00000197fbaba010_0 .net *"_ivl_76", 31 0, L_00000197fbad58d0;  1 drivers
v00000197fbaba0b0_0 .net *"_ivl_79", 0 0, L_00000197fbacc2a0;  1 drivers
v00000197fbabc450_0 .net *"_ivl_8", 0 0, L_00000197fba117c0;  1 drivers
v00000197fbabe110_0 .net *"_ivl_81", 0 0, L_00000197fbace1e0;  1 drivers
v00000197fbabdad0_0 .net *"_ivl_82", 0 0, L_00000197fbad5550;  1 drivers
v00000197fbabe570_0 .net *"_ivl_84", 0 0, L_00000197fbad5b70;  1 drivers
v00000197fbabd710_0 .net *"_ivl_87", 0 0, L_00000197fbace640;  1 drivers
v00000197fbabe1b0_0 .net *"_ivl_88", 0 0, L_00000197fbad52b0;  1 drivers
v00000197fbabc630_0 .net *"_ivl_90", 0 0, L_00000197fbad5320;  1 drivers
v00000197fbabd990_0 .net *"_ivl_92", 31 0, L_00000197fbacd560;  1 drivers
v00000197fbabc590_0 .net *"_ivl_94", 31 0, L_00000197fbad4c90;  1 drivers
v00000197fbabd8f0_0 .net "ina", 31 0, L_00000197fbacc020;  1 drivers
v00000197fbabe070_0 .net "inb", 31 0, L_00000197fbace140;  alias, 1 drivers
v00000197fbabd2b0_0 .net "inc", 31 0, v00000197fbabae70_0;  alias, 1 drivers
v00000197fbabc4f0_0 .net "ind", 31 0, L_00000197fbacea00;  alias, 1 drivers
v00000197fbabc3b0_0 .net "ine", 31 0, v00000197fbaa3c90_0;  alias, 1 drivers
L_00000197fbaf00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbabdf30_0 .net "inf", 31 0, L_00000197fbaf00d0;  1 drivers
L_00000197fbaf0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbabc950_0 .net "ing", 31 0, L_00000197fbaf0118;  1 drivers
L_00000197fbaf0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000197fbabc1d0_0 .net "inh", 31 0, L_00000197fbaf0160;  1 drivers
v00000197fbabc8b0_0 .net "out", 31 0, L_00000197fbad59b0;  alias, 1 drivers
v00000197fbabd530_0 .net "sel", 2 0, L_00000197fbacdf60;  alias, 1 drivers
L_00000197fbad3a00 .part L_00000197fbacdf60, 2, 1;
L_00000197fbad3c80 .part L_00000197fbacdf60, 1, 1;
L_00000197fbad3960 .part L_00000197fbacdf60, 0, 1;
LS_00000197fbad3b40_0_0 .concat [ 1 1 1 1], L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00;
LS_00000197fbad3b40_0_4 .concat [ 1 1 1 1], L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00;
LS_00000197fbad3b40_0_8 .concat [ 1 1 1 1], L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00;
LS_00000197fbad3b40_0_12 .concat [ 1 1 1 1], L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00;
LS_00000197fbad3b40_0_16 .concat [ 1 1 1 1], L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00;
LS_00000197fbad3b40_0_20 .concat [ 1 1 1 1], L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00;
LS_00000197fbad3b40_0_24 .concat [ 1 1 1 1], L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00;
LS_00000197fbad3b40_0_28 .concat [ 1 1 1 1], L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00, L_00000197fb9add00;
LS_00000197fbad3b40_1_0 .concat [ 4 4 4 4], LS_00000197fbad3b40_0_0, LS_00000197fbad3b40_0_4, LS_00000197fbad3b40_0_8, LS_00000197fbad3b40_0_12;
LS_00000197fbad3b40_1_4 .concat [ 4 4 4 4], LS_00000197fbad3b40_0_16, LS_00000197fbad3b40_0_20, LS_00000197fbad3b40_0_24, LS_00000197fbad3b40_0_28;
L_00000197fbad3b40 .concat [ 16 16 0 0], LS_00000197fbad3b40_1_0, LS_00000197fbad3b40_1_4;
L_00000197fbad3aa0 .part L_00000197fbacdf60, 2, 1;
L_00000197fbad3820 .part L_00000197fbacdf60, 1, 1;
L_00000197fbad3d20 .part L_00000197fbacdf60, 0, 1;
LS_00000197fbad3780_0_0 .concat [ 1 1 1 1], L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590;
LS_00000197fbad3780_0_4 .concat [ 1 1 1 1], L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590;
LS_00000197fbad3780_0_8 .concat [ 1 1 1 1], L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590;
LS_00000197fbad3780_0_12 .concat [ 1 1 1 1], L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590;
LS_00000197fbad3780_0_16 .concat [ 1 1 1 1], L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590;
LS_00000197fbad3780_0_20 .concat [ 1 1 1 1], L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590;
LS_00000197fbad3780_0_24 .concat [ 1 1 1 1], L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590;
LS_00000197fbad3780_0_28 .concat [ 1 1 1 1], L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590, L_00000197fbad4590;
LS_00000197fbad3780_1_0 .concat [ 4 4 4 4], LS_00000197fbad3780_0_0, LS_00000197fbad3780_0_4, LS_00000197fbad3780_0_8, LS_00000197fbad3780_0_12;
LS_00000197fbad3780_1_4 .concat [ 4 4 4 4], LS_00000197fbad3780_0_16, LS_00000197fbad3780_0_20, LS_00000197fbad3780_0_24, LS_00000197fbad3780_0_28;
L_00000197fbad3780 .concat [ 16 16 0 0], LS_00000197fbad3780_1_0, LS_00000197fbad3780_1_4;
L_00000197fbad38c0 .part L_00000197fbacdf60, 2, 1;
L_00000197fbad36e0 .part L_00000197fbacdf60, 1, 1;
L_00000197fbacd7e0 .part L_00000197fbacdf60, 0, 1;
LS_00000197fbacc480_0_0 .concat [ 1 1 1 1], L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0;
LS_00000197fbacc480_0_4 .concat [ 1 1 1 1], L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0;
LS_00000197fbacc480_0_8 .concat [ 1 1 1 1], L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0;
LS_00000197fbacc480_0_12 .concat [ 1 1 1 1], L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0;
LS_00000197fbacc480_0_16 .concat [ 1 1 1 1], L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0;
LS_00000197fbacc480_0_20 .concat [ 1 1 1 1], L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0;
LS_00000197fbacc480_0_24 .concat [ 1 1 1 1], L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0;
LS_00000197fbacc480_0_28 .concat [ 1 1 1 1], L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0, L_00000197fbad5cc0;
LS_00000197fbacc480_1_0 .concat [ 4 4 4 4], LS_00000197fbacc480_0_0, LS_00000197fbacc480_0_4, LS_00000197fbacc480_0_8, LS_00000197fbacc480_0_12;
LS_00000197fbacc480_1_4 .concat [ 4 4 4 4], LS_00000197fbacc480_0_16, LS_00000197fbacc480_0_20, LS_00000197fbacc480_0_24, LS_00000197fbacc480_0_28;
L_00000197fbacc480 .concat [ 16 16 0 0], LS_00000197fbacc480_1_0, LS_00000197fbacc480_1_4;
L_00000197fbacdd80 .part L_00000197fbacdf60, 2, 1;
L_00000197fbaccd40 .part L_00000197fbacdf60, 1, 1;
L_00000197fbacce80 .part L_00000197fbacdf60, 0, 1;
LS_00000197fbace5a0_0_0 .concat [ 1 1 1 1], L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00;
LS_00000197fbace5a0_0_4 .concat [ 1 1 1 1], L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00;
LS_00000197fbace5a0_0_8 .concat [ 1 1 1 1], L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00;
LS_00000197fbace5a0_0_12 .concat [ 1 1 1 1], L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00;
LS_00000197fbace5a0_0_16 .concat [ 1 1 1 1], L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00;
LS_00000197fbace5a0_0_20 .concat [ 1 1 1 1], L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00;
LS_00000197fbace5a0_0_24 .concat [ 1 1 1 1], L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00;
LS_00000197fbace5a0_0_28 .concat [ 1 1 1 1], L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00, L_00000197fbad4d00;
LS_00000197fbace5a0_1_0 .concat [ 4 4 4 4], LS_00000197fbace5a0_0_0, LS_00000197fbace5a0_0_4, LS_00000197fbace5a0_0_8, LS_00000197fbace5a0_0_12;
LS_00000197fbace5a0_1_4 .concat [ 4 4 4 4], LS_00000197fbace5a0_0_16, LS_00000197fbace5a0_0_20, LS_00000197fbace5a0_0_24, LS_00000197fbace5a0_0_28;
L_00000197fbace5a0 .concat [ 16 16 0 0], LS_00000197fbace5a0_1_0, LS_00000197fbace5a0_1_4;
L_00000197fbacc2a0 .part L_00000197fbacdf60, 2, 1;
L_00000197fbace1e0 .part L_00000197fbacdf60, 1, 1;
L_00000197fbace640 .part L_00000197fbacdf60, 0, 1;
LS_00000197fbacd560_0_0 .concat [ 1 1 1 1], L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320;
LS_00000197fbacd560_0_4 .concat [ 1 1 1 1], L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320;
LS_00000197fbacd560_0_8 .concat [ 1 1 1 1], L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320;
LS_00000197fbacd560_0_12 .concat [ 1 1 1 1], L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320;
LS_00000197fbacd560_0_16 .concat [ 1 1 1 1], L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320;
LS_00000197fbacd560_0_20 .concat [ 1 1 1 1], L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320;
LS_00000197fbacd560_0_24 .concat [ 1 1 1 1], L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320;
LS_00000197fbacd560_0_28 .concat [ 1 1 1 1], L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320, L_00000197fbad5320;
LS_00000197fbacd560_1_0 .concat [ 4 4 4 4], LS_00000197fbacd560_0_0, LS_00000197fbacd560_0_4, LS_00000197fbacd560_0_8, LS_00000197fbacd560_0_12;
LS_00000197fbacd560_1_4 .concat [ 4 4 4 4], LS_00000197fbacd560_0_16, LS_00000197fbacd560_0_20, LS_00000197fbacd560_0_24, LS_00000197fbacd560_0_28;
L_00000197fbacd560 .concat [ 16 16 0 0], LS_00000197fbacd560_1_0, LS_00000197fbacd560_1_4;
S_00000197fbaa0050 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000197fbabd170_0 .net "Write_Data", 31 0, v00000197fba947f0_0;  alias, 1 drivers
v00000197fbabe2f0_0 .net "addr", 31 0, v00000197fba94c50_0;  alias, 1 drivers
v00000197fbabe750_0 .net "clk", 0 0, L_00000197fba10f70;  alias, 1 drivers
v00000197fbabd350_0 .net "mem_out", 31 0, v00000197fbabdb70_0;  alias, 1 drivers
v00000197fbabd210_0 .net "mem_read", 0 0, v00000197fba93f30_0;  alias, 1 drivers
v00000197fbabe390_0 .net "mem_write", 0 0, v00000197fba93e90_0;  alias, 1 drivers
S_00000197fba9f880 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000197fbaa0050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000197fbabc770 .array "DataMem", 1023 0, 31 0;
v00000197fbabc130_0 .net "Data_In", 31 0, v00000197fba947f0_0;  alias, 1 drivers
v00000197fbabdb70_0 .var "Data_Out", 31 0;
v00000197fbabd490_0 .net "Write_en", 0 0, v00000197fba93e90_0;  alias, 1 drivers
v00000197fbabce50_0 .net "addr", 31 0, v00000197fba94c50_0;  alias, 1 drivers
v00000197fbabc810_0 .net "clk", 0 0, L_00000197fba10f70;  alias, 1 drivers
v00000197fbabdc10_0 .var/i "i", 31 0;
S_00000197fbaa0500 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000197fbac38f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000197fbac3928 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000197fbac3960 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000197fbac3998 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000197fbac39d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000197fbac3a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000197fbac3a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000197fbac3a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000197fbac3ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000197fbac3ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000197fbac3b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000197fbac3b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000197fbac3b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000197fbac3bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000197fbac3c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000197fbac3c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000197fbac3c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000197fbac3ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000197fbac3ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000197fbac3d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000197fbac3d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000197fbac3d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000197fbac3dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000197fbac3df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000197fbac3e30 .param/l "xori" 0 9 12, C4<001110000000>;
v00000197fbabc310_0 .net "MEM_ALU_OUT", 31 0, v00000197fba94c50_0;  alias, 1 drivers
v00000197fbabcb30_0 .net "MEM_Data_mem_out", 31 0, v00000197fbabdb70_0;  alias, 1 drivers
v00000197fbabdcb0_0 .net "MEM_memread", 0 0, v00000197fba93f30_0;  alias, 1 drivers
v00000197fbabe6b0_0 .net "MEM_opcode", 11 0, v00000197fba94750_0;  alias, 1 drivers
v00000197fbabd7b0_0 .net "MEM_rd_ind", 4 0, v00000197fba93df0_0;  alias, 1 drivers
v00000197fbabd030_0 .net "MEM_rd_indzero", 0 0, v00000197fba93b70_0;  alias, 1 drivers
v00000197fbabcbd0_0 .net "MEM_regwrite", 0 0, v00000197fba949d0_0;  alias, 1 drivers
v00000197fbabcc70_0 .var "WB_ALU_OUT", 31 0;
v00000197fbabdd50_0 .var "WB_Data_mem_out", 31 0;
v00000197fbabddf0_0 .var "WB_memread", 0 0;
v00000197fbabe7f0_0 .var "WB_rd_ind", 4 0;
v00000197fbabd5d0_0 .var "WB_rd_indzero", 0 0;
v00000197fbabe890_0 .var "WB_regwrite", 0 0;
v00000197fbabd670_0 .net "clk", 0 0, L_00000197fbb3bc40;  1 drivers
v00000197fbabcd10_0 .var "hlt", 0 0;
v00000197fbabe430_0 .net "rst", 0 0, v00000197fbad1fc0_0;  alias, 1 drivers
E_00000197fba28770 .event posedge, v00000197fba93d50_0, v00000197fbabd670_0;
S_00000197fba9e8e0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000197fb8796a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000197fbb3bcb0 .functor AND 32, v00000197fbabdd50_0, L_00000197fbb43850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbb3bd20 .functor NOT 1, v00000197fbabddf0_0, C4<0>, C4<0>, C4<0>;
L_00000197fbb3be70 .functor AND 32, v00000197fbabcc70_0, L_00000197fbb450b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000197fbb3bb60 .functor OR 32, L_00000197fbb3bcb0, L_00000197fbb3be70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000197fbabd850_0 .net "Write_Data_RegFile", 31 0, L_00000197fbb3bb60;  alias, 1 drivers
v00000197fbabcdb0_0 .net *"_ivl_0", 31 0, L_00000197fbb43850;  1 drivers
v00000197fbabcef0_0 .net *"_ivl_2", 31 0, L_00000197fbb3bcb0;  1 drivers
v00000197fbabde90_0 .net *"_ivl_4", 0 0, L_00000197fbb3bd20;  1 drivers
v00000197fbabe4d0_0 .net *"_ivl_6", 31 0, L_00000197fbb450b0;  1 drivers
v00000197fbabf150_0 .net *"_ivl_8", 31 0, L_00000197fbb3be70;  1 drivers
v00000197fbac05f0_0 .net "alu_out", 31 0, v00000197fbabcc70_0;  alias, 1 drivers
v00000197fbabe9d0_0 .net "mem_out", 31 0, v00000197fbabdd50_0;  alias, 1 drivers
v00000197fbac0d70_0 .net "mem_read", 0 0, v00000197fbabddf0_0;  alias, 1 drivers
LS_00000197fbb43850_0_0 .concat [ 1 1 1 1], v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0;
LS_00000197fbb43850_0_4 .concat [ 1 1 1 1], v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0;
LS_00000197fbb43850_0_8 .concat [ 1 1 1 1], v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0;
LS_00000197fbb43850_0_12 .concat [ 1 1 1 1], v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0;
LS_00000197fbb43850_0_16 .concat [ 1 1 1 1], v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0;
LS_00000197fbb43850_0_20 .concat [ 1 1 1 1], v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0;
LS_00000197fbb43850_0_24 .concat [ 1 1 1 1], v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0;
LS_00000197fbb43850_0_28 .concat [ 1 1 1 1], v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0, v00000197fbabddf0_0;
LS_00000197fbb43850_1_0 .concat [ 4 4 4 4], LS_00000197fbb43850_0_0, LS_00000197fbb43850_0_4, LS_00000197fbb43850_0_8, LS_00000197fbb43850_0_12;
LS_00000197fbb43850_1_4 .concat [ 4 4 4 4], LS_00000197fbb43850_0_16, LS_00000197fbb43850_0_20, LS_00000197fbb43850_0_24, LS_00000197fbb43850_0_28;
L_00000197fbb43850 .concat [ 16 16 0 0], LS_00000197fbb43850_1_0, LS_00000197fbb43850_1_4;
LS_00000197fbb450b0_0_0 .concat [ 1 1 1 1], L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20;
LS_00000197fbb450b0_0_4 .concat [ 1 1 1 1], L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20;
LS_00000197fbb450b0_0_8 .concat [ 1 1 1 1], L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20;
LS_00000197fbb450b0_0_12 .concat [ 1 1 1 1], L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20;
LS_00000197fbb450b0_0_16 .concat [ 1 1 1 1], L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20;
LS_00000197fbb450b0_0_20 .concat [ 1 1 1 1], L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20;
LS_00000197fbb450b0_0_24 .concat [ 1 1 1 1], L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20;
LS_00000197fbb450b0_0_28 .concat [ 1 1 1 1], L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20, L_00000197fbb3bd20;
LS_00000197fbb450b0_1_0 .concat [ 4 4 4 4], LS_00000197fbb450b0_0_0, LS_00000197fbb450b0_0_4, LS_00000197fbb450b0_0_8, LS_00000197fbb450b0_0_12;
LS_00000197fbb450b0_1_4 .concat [ 4 4 4 4], LS_00000197fbb450b0_0_16, LS_00000197fbb450b0_0_20, LS_00000197fbb450b0_0_24, LS_00000197fbb450b0_0_28;
L_00000197fbb450b0 .concat [ 16 16 0 0], LS_00000197fbb450b0_1_0, LS_00000197fbb450b0_1_4;
    .scope S_00000197fba9fec0;
T_0 ;
    %wait E_00000197fba28330;
    %load/vec4 v00000197fbabaf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000197fbabae70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000197fbaba510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000197fbaba3d0_0;
    %assign/vec4 v00000197fbabae70_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000197fba9f560;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197fbabb870_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000197fbabb870_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000197fbabb870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %load/vec4 v00000197fbabb870_0;
    %addi 1, 0, 32;
    %store/vec4 v00000197fbabb870_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabad30, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000197fba9f0b0;
T_2 ;
    %wait E_00000197fba28930;
    %load/vec4 v00000197fbabb730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa6a40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa6720_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaba1f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbabc090_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbabadd0_0, 0;
    %assign/vec4 v00000197fbaba650_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000197fbaba150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000197fbab9b10_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa6a40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa6720_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaba1f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbabc090_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbabadd0_0, 0;
    %assign/vec4 v00000197fbaba650_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000197fbaba150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000197fbaba8d0_0;
    %assign/vec4 v00000197fbaa6720_0, 0;
    %load/vec4 v00000197fbabb690_0;
    %assign/vec4 v00000197fbaa6a40_0, 0;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000197fbabc090_0, 0;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000197fbaba650_0, 4, 5;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000197fbaba650_0, 4, 5;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000197fbabadd0_0, 0;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000197fbaba1f0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000197fbaba1f0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000197fbaba8d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000197fbaba1f0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000197fba9ed90;
T_3 ;
    %wait E_00000197fba28330;
    %load/vec4 v00000197fbaacbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197fbaad160_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000197fbaad160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000197fbaad160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbaacb20, 0, 4;
    %load/vec4 v00000197fbaad160_0;
    %addi 1, 0, 32;
    %store/vec4 v00000197fbaad160_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000197fbaace40_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000197fbaad0c0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000197fbaacd00_0;
    %load/vec4 v00000197fbaace40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbaacb20, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbaacb20, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000197fba9ed90;
T_4 ;
    %wait E_00000197fba28530;
    %load/vec4 v00000197fbaace40_0;
    %load/vec4 v00000197fbaacf80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000197fbaace40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000197fbaad0c0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000197fbaacd00_0;
    %assign/vec4 v00000197fbaad020_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000197fbaacf80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000197fbaacb20, 4;
    %assign/vec4 v00000197fbaad020_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000197fba9ed90;
T_5 ;
    %wait E_00000197fba28530;
    %load/vec4 v00000197fbaace40_0;
    %load/vec4 v00000197fbaacee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000197fbaace40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000197fbaad0c0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000197fbaacd00_0;
    %assign/vec4 v00000197fbaaca80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000197fbaacee0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000197fbaacb20, 4;
    %assign/vec4 v00000197fbaaca80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000197fba9ed90;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000197fbaa0370;
    %jmp t_0;
    .scope S_00000197fbaa0370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197fbaacc60_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000197fbaacc60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000197fbaacc60_0;
    %ix/getv/s 4, v00000197fbaacc60_0;
    %load/vec4a v00000197fbaacb20, 4;
    %ix/getv/s 4, v00000197fbaacc60_0;
    %load/vec4a v00000197fbaacb20, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000197fbaacc60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000197fbaacc60_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000197fba9ed90;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000197fba9f3d0;
T_7 ;
    %wait E_00000197fba28270;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197fbaabcc0_0, 0, 32;
    %load/vec4 v00000197fbaabe00_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000197fbaabe00_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000197fbaabd60_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000197fbaabcc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000197fbaabe00_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000197fbaabe00_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000197fbaabe00_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000197fbaabd60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000197fbaabcc0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000197fbaabd60_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000197fbaabd60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000197fbaabcc0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000197fba9fd30;
T_8 ;
    %wait E_00000197fba28330;
    %load/vec4 v00000197fbaa7e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000197fbaa83e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000197fbaa7f80_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000197fbaa7f80_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000197fbaa83e0_0;
    %load/vec4 v00000197fbaa8160_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000197fbaa83e0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000197fbaa83e0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000197fbaa83e0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000197fbaa83e0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000197fbaa83e0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000197fbaa83e0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000197fba9fd30;
T_9 ;
    %wait E_00000197fba28330;
    %load/vec4 v00000197fbaa7e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaa94c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000197fbaa8a20_0;
    %assign/vec4 v00000197fbaa94c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000197fbaa01e0;
T_10 ;
    %wait E_00000197fba27f70;
    %load/vec4 v00000197fbaabfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197fbaab040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197fbaac120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaac800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197fbaa7da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197fbaa82a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000197fbaa7a80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000197fbaaa140_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000197fbaa8ac0_0;
    %load/vec4 v00000197fbaaa0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000197fbaa8980_0;
    %load/vec4 v00000197fbaaa0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000197fbaa7b20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000197fbaa7c60_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000197fbaa8ac0_0;
    %load/vec4 v00000197fbaa8840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000197fbaa8980_0;
    %load/vec4 v00000197fbaa8840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaab040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaac120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaac800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197fbaa7da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaa82a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000197fbaa8340_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaab040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197fbaac120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197fbaac800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaa7da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaa82a0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197fbaab040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197fbaac120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaac800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaa7da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fbaa82a0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000197fba9ef20;
T_11 ;
    %wait E_00000197fba279b0;
    %load/vec4 v00000197fbaa1e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa1c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa1a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa1530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa0ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa08b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa15d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa1ad0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa26b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa2e30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa2610_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa0770_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa24d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa0f90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa2750_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa1fd0_0, 0;
    %assign/vec4 v00000197fbaa09f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000197fbaa2bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000197fbaa0c70_0;
    %assign/vec4 v00000197fbaa09f0_0, 0;
    %load/vec4 v00000197fbaa2b10_0;
    %assign/vec4 v00000197fbaa1fd0_0, 0;
    %load/vec4 v00000197fbaa1670_0;
    %assign/vec4 v00000197fbaa2750_0, 0;
    %load/vec4 v00000197fbaa13f0_0;
    %assign/vec4 v00000197fbaa0f90_0, 0;
    %load/vec4 v00000197fbaa1170_0;
    %assign/vec4 v00000197fbaa24d0_0, 0;
    %load/vec4 v00000197fbaa1d50_0;
    %assign/vec4 v00000197fbaa0770_0, 0;
    %load/vec4 v00000197fbaa1df0_0;
    %assign/vec4 v00000197fbaa2610_0, 0;
    %load/vec4 v00000197fbaa0810_0;
    %assign/vec4 v00000197fbaa2e30_0, 0;
    %load/vec4 v00000197fbaa12b0_0;
    %assign/vec4 v00000197fbaa2390_0, 0;
    %load/vec4 v00000197fbaa29d0_0;
    %assign/vec4 v00000197fbaa26b0_0, 0;
    %load/vec4 v00000197fbaa2c50_0;
    %assign/vec4 v00000197fbaa0a90_0, 0;
    %load/vec4 v00000197fbaa1350_0;
    %assign/vec4 v00000197fbaa1ad0_0, 0;
    %load/vec4 v00000197fbaa2ed0_0;
    %assign/vec4 v00000197fbaa15d0_0, 0;
    %load/vec4 v00000197fbaa1030_0;
    %assign/vec4 v00000197fbaa2a70_0, 0;
    %load/vec4 v00000197fbaa2890_0;
    %assign/vec4 v00000197fbaa08b0_0, 0;
    %load/vec4 v00000197fbaa2930_0;
    %assign/vec4 v00000197fbaa0ef0_0, 0;
    %load/vec4 v00000197fbaa27f0_0;
    %assign/vec4 v00000197fbaa1530_0, 0;
    %load/vec4 v00000197fbaa0bd0_0;
    %assign/vec4 v00000197fbaa1a30_0, 0;
    %load/vec4 v00000197fbaa1490_0;
    %assign/vec4 v00000197fbaa1c10_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa1c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa1a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa1530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa0ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa08b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa15d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa1ad0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa26b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa2390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa2e30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa2610_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa0770_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa24d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa0f90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa2750_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa1fd0_0, 0;
    %assign/vec4 v00000197fbaa09f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000197fba9ec00;
T_12 ;
    %wait E_00000197fba280f0;
    %load/vec4 v00000197fbaa8c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa3c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa4230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa4550_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa44b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa4370_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3510_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa40f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa4190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa30b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa35b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa3fb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa3dd0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000197fbaa3bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa3f10_0, 0;
    %assign/vec4 v00000197fbaa36f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000197fbaa97e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000197fbaa1f30_0;
    %assign/vec4 v00000197fbaa36f0_0, 0;
    %load/vec4 v00000197fbaa0950_0;
    %assign/vec4 v00000197fbaa3f10_0, 0;
    %load/vec4 v00000197fbaa3970_0;
    %assign/vec4 v00000197fbaa3bf0_0, 0;
    %load/vec4 v00000197fbaa3ab0_0;
    %assign/vec4 v00000197fbaa3dd0_0, 0;
    %load/vec4 v00000197fbaa33d0_0;
    %assign/vec4 v00000197fbaa3fb0_0, 0;
    %load/vec4 v00000197fbaa45f0_0;
    %assign/vec4 v00000197fbaa35b0_0, 0;
    %load/vec4 v00000197fbaa21b0_0;
    %assign/vec4 v00000197fbaa30b0_0, 0;
    %load/vec4 v00000197fbaa3330_0;
    %assign/vec4 v00000197fbaa4190_0, 0;
    %load/vec4 v00000197fbaa2f70_0;
    %assign/vec4 v00000197fbaa40f0_0, 0;
    %load/vec4 v00000197fbaa4050_0;
    %assign/vec4 v00000197fbaa3d30_0, 0;
    %load/vec4 v00000197fbaa3010_0;
    %assign/vec4 v00000197fbaa3a10_0, 0;
    %load/vec4 v00000197fbaa3830_0;
    %assign/vec4 v00000197fbaa3470_0, 0;
    %load/vec4 v00000197fbaa42d0_0;
    %assign/vec4 v00000197fbaa3510_0, 0;
    %load/vec4 v00000197fbaa31f0_0;
    %assign/vec4 v00000197fbaa4370_0, 0;
    %load/vec4 v00000197fbaa3650_0;
    %assign/vec4 v00000197fbaa44b0_0, 0;
    %load/vec4 v00000197fbaa38d0_0;
    %assign/vec4 v00000197fbaa3150_0, 0;
    %load/vec4 v00000197fbaa4410_0;
    %assign/vec4 v00000197fbaa4550_0, 0;
    %load/vec4 v00000197fbaa3b50_0;
    %assign/vec4 v00000197fbaa3290_0, 0;
    %load/vec4 v00000197fbaa2d90_0;
    %assign/vec4 v00000197fbaa4230_0, 0;
    %load/vec4 v00000197fbaa2cf0_0;
    %assign/vec4 v00000197fbaa3c90_0, 0;
    %load/vec4 v00000197fbaa3790_0;
    %assign/vec4 v00000197fbaa3e70_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa3c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa4230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa4550_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa44b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa4370_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3510_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbaa3d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa40f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa4190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa30b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa35b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa3fb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbaa3dd0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000197fbaa3bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbaa3f10_0, 0;
    %assign/vec4 v00000197fbaa36f0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000197fb89c8c0;
T_13 ;
    %wait E_00000197fba26c30;
    %load/vec4 v00000197fba95e20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000197fba95ce0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000197fb8a3300;
T_14 ;
    %wait E_00000197fba26e30;
    %load/vec4 v00000197fba97400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000197fba959c0_0;
    %pad/u 33;
    %load/vec4 v00000197fba957e0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000197fba95c40_0, 0;
    %assign/vec4 v00000197fba966e0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000197fba959c0_0;
    %pad/u 33;
    %load/vec4 v00000197fba957e0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000197fba95c40_0, 0;
    %assign/vec4 v00000197fba966e0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000197fba959c0_0;
    %pad/u 33;
    %load/vec4 v00000197fba957e0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000197fba95c40_0, 0;
    %assign/vec4 v00000197fba966e0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000197fba959c0_0;
    %pad/u 33;
    %load/vec4 v00000197fba957e0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000197fba95c40_0, 0;
    %assign/vec4 v00000197fba966e0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000197fba959c0_0;
    %pad/u 33;
    %load/vec4 v00000197fba957e0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000197fba95c40_0, 0;
    %assign/vec4 v00000197fba966e0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000197fba959c0_0;
    %pad/u 33;
    %load/vec4 v00000197fba957e0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000197fba95c40_0, 0;
    %assign/vec4 v00000197fba966e0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000197fba957e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000197fba966e0_0;
    %load/vec4 v00000197fba957e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000197fba959c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000197fba957e0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000197fba957e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000197fba966e0_0, 0;
    %load/vec4 v00000197fba959c0_0;
    %ix/getv 4, v00000197fba957e0_0;
    %shiftl 4;
    %assign/vec4 v00000197fba95c40_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000197fba957e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000197fba966e0_0;
    %load/vec4 v00000197fba957e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000197fba959c0_0;
    %load/vec4 v00000197fba957e0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000197fba957e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000197fba966e0_0, 0;
    %load/vec4 v00000197fba959c0_0;
    %ix/getv 4, v00000197fba957e0_0;
    %shiftr 4;
    %assign/vec4 v00000197fba95c40_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fba966e0_0, 0;
    %load/vec4 v00000197fba959c0_0;
    %load/vec4 v00000197fba957e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000197fba95c40_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197fba966e0_0, 0;
    %load/vec4 v00000197fba957e0_0;
    %load/vec4 v00000197fba959c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000197fba95c40_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000197fb7e6b50;
T_15 ;
    %wait E_00000197fba27930;
    %load/vec4 v00000197fba93d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000197fba93b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fba949d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fba93e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fba93f30_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000197fba94750_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fba93df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fba947f0_0, 0;
    %assign/vec4 v00000197fba94c50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000197fb9b6a80_0;
    %assign/vec4 v00000197fba94c50_0, 0;
    %load/vec4 v00000197fba94070_0;
    %assign/vec4 v00000197fba947f0_0, 0;
    %load/vec4 v00000197fba937b0_0;
    %assign/vec4 v00000197fba93df0_0, 0;
    %load/vec4 v00000197fb99dc30_0;
    %assign/vec4 v00000197fba94750_0, 0;
    %load/vec4 v00000197fb9b50e0_0;
    %assign/vec4 v00000197fba93f30_0, 0;
    %load/vec4 v00000197fb99c650_0;
    %assign/vec4 v00000197fba93e90_0, 0;
    %load/vec4 v00000197fba94cf0_0;
    %assign/vec4 v00000197fba949d0_0, 0;
    %load/vec4 v00000197fba94250_0;
    %assign/vec4 v00000197fba93b70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000197fba9f880;
T_16 ;
    %wait E_00000197fba28530;
    %load/vec4 v00000197fbabd490_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000197fbabc130_0;
    %load/vec4 v00000197fbabce50_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabc770, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000197fba9f880;
T_17 ;
    %wait E_00000197fba28530;
    %load/vec4 v00000197fbabce50_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000197fbabc770, 4;
    %assign/vec4 v00000197fbabdb70_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000197fba9f880;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197fbabdc10_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000197fbabdc10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000197fbabdc10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000197fbabc770, 0, 4;
    %load/vec4 v00000197fbabdc10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000197fbabdc10_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000197fba9f880;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197fbabdc10_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000197fbabdc10_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000197fbabdc10_0;
    %load/vec4a v00000197fbabc770, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000197fbabdc10_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000197fbabdc10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000197fbabdc10_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000197fbaa0500;
T_20 ;
    %wait E_00000197fba28770;
    %load/vec4 v00000197fbabe430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000197fbabd5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbabcd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbabe890_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000197fbabddf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000197fbabe7f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000197fbabdd50_0, 0;
    %assign/vec4 v00000197fbabcc70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000197fbabc310_0;
    %assign/vec4 v00000197fbabcc70_0, 0;
    %load/vec4 v00000197fbabcb30_0;
    %assign/vec4 v00000197fbabdd50_0, 0;
    %load/vec4 v00000197fbabdcb0_0;
    %assign/vec4 v00000197fbabddf0_0, 0;
    %load/vec4 v00000197fbabd7b0_0;
    %assign/vec4 v00000197fbabe7f0_0, 0;
    %load/vec4 v00000197fbabcbd0_0;
    %assign/vec4 v00000197fbabe890_0, 0;
    %load/vec4 v00000197fbabd030_0;
    %assign/vec4 v00000197fbabd5d0_0, 0;
    %load/vec4 v00000197fbabe6b0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000197fbabcd10_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000197fb8796a0;
T_21 ;
    %wait E_00000197fba27470;
    %load/vec4 v00000197fbad1980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000197fbad2420_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000197fbad2420_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000197fbad2420_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000197fb869f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197fbad29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197fbad1fc0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000197fb869f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000197fbad29c0_0;
    %inv;
    %assign/vec4 v00000197fbad29c0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000197fb869f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197fbad1fc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197fbad1fc0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000197fbad1de0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
