Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  7 00:19:59 2024
| Host         : else running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_udp_protocol_stack/u_mac_layer/u_mac_send/crc_cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_addr_o_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_rd_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_bank_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_bank_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_bank_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_bank_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_bank_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_bank_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_bank_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_bank_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[0][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[1][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[2][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[3][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[4][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[5][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[6][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_actived_row_reg[7][9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_state_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/cur_state_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[10]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[14]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[15]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[16]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[17]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_cnt_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/refresh_req_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/target_cur_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/target_cur_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_zc_ddr_mig/u_zc_ddr3_core/target_cur_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/reset_n_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_rd_req_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/reset_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/FSM_sequential_cur_state_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/FSM_sequential_cur_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_wr_req_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/reset_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/rd_pointer_d_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/FSM_sequential_cur_state_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/FSM_sequential_cur_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 261 pins that are not constrained for maximum delay. (HIGH)

 There are 60 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                70252        0.068        0.000                      0                70176        0.264        0.000                       0                 25441  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
fpga_clk_50mhz                                                                              {0.000 10.000}       20.000          50.000          
  clkfbout_w                                                                                {0.000 10.000}       20.000          50.000          
  pll_clkout_100m_w                                                                         {0.000 5.000}        10.000          100.000         
  pll_clkout_200m_w                                                                         {0.000 2.500}        5.000           200.000         
  pll_clkout_400m_shift_w                                                                   {0.625 1.875}        2.500           400.000         
  pll_clkout_400m_w                                                                         {0.000 1.250}        2.500           400.000         
phy_rgmii_rx_clk                                                                            {0.000 4.000}        8.000           125.000         
u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m                                           {0.000 10.000}       20.000          50.000          
  clk_out_125m_ethernet_mmcm                                                                {0.000 4.000}        8.000           125.000         
  clk_out_200m_ethernet_mmcm                                                                {0.000 2.500}        5.000           200.000         
  clk_out_50m_ethernet_mmcm                                                                 {0.000 10.000}       20.000          50.000          
  clkfbout_ethernet_mmcm                                                                    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.837        0.000                      0                  938        0.094        0.000                      0                  938       15.370        0.000                       0                   491  
fpga_clk_50mhz                                                                                    9.187        0.000                      0                 4470        0.082        0.000                      0                 4470        7.000        0.000                       0                  2791  
  clkfbout_w                                                                                                                                                                                                                                 18.408        0.000                       0                     3  
  pll_clkout_100m_w                                                                               0.630        0.000                      0                41753        0.068        0.000                      0                41753        3.870        0.000                       0                 21255  
  pll_clkout_200m_w                                                                                                                                                                                                                           0.264        0.000                       0                     3  
  pll_clkout_400m_shift_w                                                                                                                                                                                                                     0.908        0.000                       0                     4  
  pll_clkout_400m_w                                                                                                                                                                                                                           0.908        0.000                       0                    20  
phy_rgmii_rx_clk                                                                                  4.306        0.000                      0                  523        0.118        0.000                      0                  523        3.146        0.000                       0                   324  
u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m                                                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out_125m_ethernet_mmcm                                                                      3.944        0.000                      0                  521        0.118        0.000                      0                  521        3.146        0.000                       0                   286  
  clk_out_200m_ethernet_mmcm                                                                                                                                                                                                                  0.264        0.000                       0                     3  
  clk_out_50m_ethernet_mmcm                                                                      14.989        0.000                      0                  367        0.093        0.000                      0                  367        9.146        0.000                       0                   257  
  clkfbout_ethernet_mmcm                                                                                                                                                                                                                     18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pll_clkout_100m_w                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.676        0.000                      0                    8                                                                        
pll_clkout_100m_w                                                                           fpga_clk_50mhz                                                                                    4.558        0.000                      0                   39        0.111        0.000                      0                   39  
phy_rgmii_rx_clk                                                                            fpga_clk_50mhz                                                                                    6.742        0.000                      0                   15                                                                        
clk_out_125m_ethernet_mmcm                                                                  fpga_clk_50mhz                                                                                    6.855        0.000                      0                   15                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  pll_clkout_100m_w                                                                                31.594        0.000                      0                    8                                                                        
fpga_clk_50mhz                                                                              phy_rgmii_rx_clk                                                                                 18.637        0.000                      0                   15                                                                        
fpga_clk_50mhz                                                                              clk_out_125m_ethernet_mmcm                                                                       18.689        0.000                      0                   15                                                                        
fpga_clk_50mhz                                                                              clk_out_50m_ethernet_mmcm                                                                        10.429        0.000                      0                   22        2.716        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out_125m_ethernet_mmcm                                                                  clk_out_125m_ethernet_mmcm                                                                        5.455        0.000                      0                   53        0.372        0.000                      0                   53  
**async_default**                                                                           clk_out_50m_ethernet_mmcm                                                                   clk_out_125m_ethernet_mmcm                                                                        1.465        0.000                      0                   12        0.354        0.000                      0                   12  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.010        0.000                      0                  100        0.433        0.000                      0                  100  
**async_default**                                                                           clk_out_50m_ethernet_mmcm                                                                   fpga_clk_50mhz                                                                                   15.075        0.000                      0                   24        0.973        0.000                      0                   24  
**async_default**                                                                           fpga_clk_50mhz                                                                              fpga_clk_50mhz                                                                                   14.460        0.000                      0                 2024        0.183        0.000                      0                 2024  
**async_default**                                                                           pll_clkout_100m_w                                                                           fpga_clk_50mhz                                                                                    6.870        0.000                      0                   23        0.655        0.000                      0                   23  
**async_default**                                                                           clk_out_50m_ethernet_mmcm                                                                   phy_rgmii_rx_clk                                                                                  0.209        0.000                      0                   12        0.718        0.000                      0                   12  
**async_default**                                                                           phy_rgmii_rx_clk                                                                            phy_rgmii_rx_clk                                                                                  6.540        0.000                      0                   23        0.362        0.000                      0                   23  
**async_default**                                                                           fpga_clk_50mhz                                                                              pll_clkout_100m_w                                                                                 0.324        0.000                      0                  198        2.557        0.000                      0                  198  
**async_default**                                                                           pll_clkout_100m_w                                                                           pll_clkout_100m_w                                                                                 0.029        0.000                      0                19104        0.399        0.000                      0                19104  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 1.489ns (24.183%)  route 4.668ns (75.817%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 35.645 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.805     5.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y28          LUT4 (Prop_lut4_I3_O)        0.232     5.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.843     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.105     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     7.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I1_O)        0.105     8.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.951     9.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.105     9.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.291    35.936    
                         clock uncertainty           -0.035    35.901    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)        0.072    35.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.973    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                 26.837    

Slack (MET) :             26.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 1.489ns (24.218%)  route 4.659ns (75.782%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 35.645 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.805     5.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y28          LUT4 (Prop_lut4_I3_O)        0.232     5.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.843     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.105     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     7.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I1_O)        0.105     8.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.942     9.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.105     9.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.291    35.936    
                         clock uncertainty           -0.035    35.901    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)        0.076    35.977    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                 26.850    

Slack (MET) :             27.091ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 1.489ns (25.156%)  route 4.430ns (74.844%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 35.643 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.805     5.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y28          LUT4 (Prop_lut4_I3_O)        0.232     5.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.843     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.105     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     7.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I1_O)        0.105     8.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.712     8.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.105     8.897 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.252    35.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.308    35.951    
                         clock uncertainty           -0.035    35.916    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)        0.072    35.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.988    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 27.091    

Slack (MET) :             27.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.489ns (25.194%)  route 4.421ns (74.806%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 35.643 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.805     5.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y28          LUT4 (Prop_lut4_I3_O)        0.232     5.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.843     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.105     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     7.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I1_O)        0.105     8.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.703     8.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.105     8.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.252    35.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.308    35.951    
                         clock uncertainty           -0.035    35.916    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)        0.076    35.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.992    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                 27.104    

Slack (MET) :             27.254ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.489ns (26.053%)  route 4.226ns (73.947%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 35.645 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.805     5.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y28          LUT4 (Prop_lut4_I3_O)        0.232     5.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.843     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.105     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.211     8.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.105     8.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.368     8.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.105     8.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.308    35.953    
                         clock uncertainty           -0.035    35.918    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)        0.030    35.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 27.254    

Slack (MET) :             27.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.489ns (26.829%)  route 4.061ns (73.171%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 35.645 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.805     5.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y28          LUT4 (Prop_lut4_I3_O)        0.232     5.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.843     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.105     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     7.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I1_O)        0.105     8.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.343     8.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I2_O)        0.105     8.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.308    35.953    
                         clock uncertainty           -0.035    35.918    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)        0.032    35.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.950    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 27.422    

Slack (MET) :             27.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.489ns (26.689%)  route 4.090ns (73.311%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 35.643 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.805     5.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y28          LUT4 (Prop_lut4_I3_O)        0.232     5.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.843     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.105     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     7.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I1_O)        0.105     8.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.372     8.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.105     8.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.252    35.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.308    35.951    
                         clock uncertainty           -0.035    35.916    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)        0.074    35.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.990    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 27.433    

Slack (MET) :             27.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.489ns (27.109%)  route 4.004ns (72.891%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 35.645 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.805     5.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y28          LUT4 (Prop_lut4_I3_O)        0.232     5.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.843     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.105     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.995     7.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.105     8.005 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.361     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.105     8.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.254    35.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.333    35.978    
                         clock uncertainty           -0.035    35.943    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)        0.072    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.015    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                 27.544    

Slack (MET) :             27.624ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.489ns (27.862%)  route 3.855ns (72.138%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 35.644 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.805     5.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y28          LUT4 (Prop_lut4_I3_O)        0.232     5.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.843     6.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.105     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.070     7.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I1_O)        0.105     8.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.137     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I1_O)        0.105     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.253    35.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.308    35.952    
                         clock uncertainty           -0.035    35.917    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.030    35.947    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.947    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                 27.624    

Slack (MET) :             27.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.840ns (17.098%)  route 4.073ns (82.902%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.319     5.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.232     5.927 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.673     6.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.105     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.653     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I4_O)        0.105     7.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.428     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X11Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X11Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.291    35.932    
                         clock uncertainty           -0.035    35.897    
    SLICE_X11Y28         FDRE (Setup_fdre_C_R)       -0.352    35.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.545    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 27.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.297%)  route 0.129ns (47.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.551     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.129     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X30Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.817     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.353     1.339    
    SLICE_X30Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.297%)  route 0.129ns (47.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.551     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.141     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.129     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X30Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.817     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y23         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.353     1.339    
    SLICE_X30Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.554     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.141     1.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.821     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.386     1.310    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.076     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.559     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.141     1.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X9Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.387     1.315    
    SLICE_X9Y18          FDCE (Hold_fdce_C_D)         0.075     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.554     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.141     1.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.821     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.386     1.310    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.075     1.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.554     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDCE (Prop_fdce_C_Q)         0.141     1.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.821     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.386     1.310    
    SLICE_X15Y26         FDCE (Hold_fdce_C_D)         0.071     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.820     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.386     1.309    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.071     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.556     1.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.067     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.824     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                         clock pessimism             -0.387     1.312    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.078     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.556     1.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.067     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X11Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.386     1.312    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.078     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.554     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.067     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X29Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.822     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.387     1.310    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.078     1.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y23    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y23    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk_50mhz
  To Clock:  fpga_clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        9.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.187ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[409][0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        10.681ns  (logic 1.345ns (12.592%)  route 9.336ns (87.408%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.603     3.035    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/axi_clk
    SLICE_X51Y15         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.348     3.383 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/Q
                         net (fo=114, routed)         4.477     7.860    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.242     8.102 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0/O
                         net (fo=1, routed)           0.666     8.768    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.105     8.873 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.873    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/S[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.313 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_full_carry/CO[3]
                         net (fo=9, routed)           1.433    10.746    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/CO[0]
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.105    10.851 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0/O
                         net (fo=64, routed)          2.760    13.611    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.105    13.716 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[409][0]_i_1/O
                         net (fo=1, routed)           0.000    13.716    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[409][0]_i_1_n_0
    SLICE_X58Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[409][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.401    22.767    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/axi_clk
    SLICE_X58Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[409][0]/C
                         clock pessimism              0.140    22.907    
                         clock uncertainty           -0.035    22.872    
    SLICE_X58Y5          FDCE (Setup_fdce_C_D)        0.032    22.904    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[409][0]
  -------------------------------------------------------------------
                         required time                         22.904    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                  9.187    

Slack (MET) :             9.215ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[397][0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        10.500ns  (logic 1.345ns (12.809%)  route 9.155ns (87.191%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 22.639 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.603     3.035    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/axi_clk
    SLICE_X51Y15         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.348     3.383 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/Q
                         net (fo=114, routed)         4.477     7.860    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.242     8.102 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0/O
                         net (fo=1, routed)           0.666     8.768    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.105     8.873 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.873    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/S[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.313 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_full_carry/CO[3]
                         net (fo=9, routed)           1.433    10.746    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/CO[0]
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.105    10.851 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0/O
                         net (fo=64, routed)          2.578    13.430    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.105    13.535 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[397][0]_i_1/O
                         net (fo=1, routed)           0.000    13.535    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[397][0]_i_1_n_0
    SLICE_X62Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[397][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.273    22.639    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/axi_clk
    SLICE_X62Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[397][0]/C
                         clock pessimism              0.114    22.753    
                         clock uncertainty           -0.035    22.718    
    SLICE_X62Y5          FDCE (Setup_fdce_C_D)        0.032    22.750    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[397][0]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  9.215    

Slack (MET) :             9.340ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[405][0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.345ns (12.777%)  route 9.182ns (87.223%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.603     3.035    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/axi_clk
    SLICE_X51Y15         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.348     3.383 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/Q
                         net (fo=114, routed)         4.477     7.860    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.242     8.102 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0/O
                         net (fo=1, routed)           0.666     8.768    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.105     8.873 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.873    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/S[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.313 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_full_carry/CO[3]
                         net (fo=9, routed)           1.433    10.746    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/CO[0]
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.105    10.851 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0/O
                         net (fo=64, routed)          2.605    13.457    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.105    13.562 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[405][0]_i_1/O
                         net (fo=1, routed)           0.000    13.562    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[405][0]_i_1_n_0
    SLICE_X58Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[405][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.401    22.767    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/axi_clk
    SLICE_X58Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[405][0]/C
                         clock pessimism              0.140    22.907    
                         clock uncertainty           -0.035    22.872    
    SLICE_X58Y5          FDCE (Setup_fdce_C_D)        0.030    22.902    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[405][0]
  -------------------------------------------------------------------
                         required time                         22.902    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  9.340    

Slack (MET) :             9.348ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[38][0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        10.232ns  (logic 1.701ns (16.624%)  route 8.531ns (83.376%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 22.477 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.603     3.035    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/axi_clk
    SLICE_X51Y15         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.348     3.383 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/Q
                         net (fo=114, routed)         4.431     7.814    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[511][0]_i_27__0_0
    SLICE_X60Y9          MUXF7 (Prop_muxf7_S_O)       0.396     8.210 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[511][0]_i_111__0/O
                         net (fo=1, routed)           0.000     8.210    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[511][0]_i_111__0_n_0
    SLICE_X60Y9          MUXF8 (Prop_muxf8_I0_O)      0.082     8.292 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[511][0]_i_49__0/O
                         net (fo=1, routed)           1.030     9.322    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[511][0]_i_49__0_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I3_O)        0.259     9.581 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[511][0]_i_18__0/O
                         net (fo=1, routed)           0.000     9.581    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[511][0]_i_18__0_n_0
    SLICE_X54Y11         MUXF7 (Prop_muxf7_I1_O)      0.178     9.759 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[511][0]_i_10__0/O
                         net (fo=1, routed)           0.000     9.759    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[511][0]_i_10__0_n_0
    SLICE_X54Y11         MUXF8 (Prop_muxf8_I1_O)      0.074     9.833 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[511][0]_i_6/O
                         net (fo=8, routed)           0.863    10.696    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[511][0]_i_6_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.259    10.955 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[63][0]_i_2__0/O
                         net (fo=64, routed)          2.207    13.162    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[63][0]_i_2__0_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.105    13.267 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[38][0]_i_1/O
                         net (fo=1, routed)           0.000    13.267    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[38][0]_i_1_n_0
    SLICE_X62Y13         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[38][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.111    22.477    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/axi_clk
    SLICE_X62Y13         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[38][0]/C
                         clock pessimism              0.140    22.617    
                         clock uncertainty           -0.035    22.582    
    SLICE_X62Y13         FDCE (Setup_fdce_C_D)        0.033    22.615    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[38][0]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -13.267    
  -------------------------------------------------------------------
                         slack                                  9.348    

Slack (MET) :             9.349ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[406][0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 1.345ns (12.704%)  route 9.242ns (87.296%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.603     3.035    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/axi_clk
    SLICE_X51Y15         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.348     3.383 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/Q
                         net (fo=114, routed)         4.477     7.860    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.242     8.102 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0/O
                         net (fo=1, routed)           0.666     8.768    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.105     8.873 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.873    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/S[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.313 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_full_carry/CO[3]
                         net (fo=9, routed)           1.433    10.746    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/CO[0]
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.105    10.851 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0/O
                         net (fo=64, routed)          2.665    13.517    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.105    13.622 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[406][0]_i_1/O
                         net (fo=1, routed)           0.000    13.622    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[406][0]_i_1_n_0
    SLICE_X57Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[406][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.494    22.860    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/axi_clk
    SLICE_X57Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[406][0]/C
                         clock pessimism              0.114    22.974    
                         clock uncertainty           -0.035    22.939    
    SLICE_X57Y5          FDCE (Setup_fdce_C_D)        0.032    22.971    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[406][0]
  -------------------------------------------------------------------
                         required time                         22.971    
                         arrival time                         -13.622    
  -------------------------------------------------------------------
                         slack                                  9.349    

Slack (MET) :             9.388ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[418][0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 1.345ns (12.701%)  route 9.244ns (87.299%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.603     3.035    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/axi_clk
    SLICE_X51Y15         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.348     3.383 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/Q
                         net (fo=114, routed)         4.477     7.860    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.242     8.102 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0/O
                         net (fo=1, routed)           0.666     8.768    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.105     8.873 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.873    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/S[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.313 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_full_carry/CO[3]
                         net (fo=9, routed)           1.433    10.746    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/CO[0]
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.105    10.851 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0/O
                         net (fo=64, routed)          2.668    13.519    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.105    13.624 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[418][0]_i_1/O
                         net (fo=1, routed)           0.000    13.624    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[418][0]_i_1_n_0
    SLICE_X58Y3          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[418][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.510    22.875    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/axi_clk
    SLICE_X58Y3          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[418][0]/C
                         clock pessimism              0.140    23.016    
                         clock uncertainty           -0.035    22.980    
    SLICE_X58Y3          FDCE (Setup_fdce_C_D)        0.032    23.012    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[418][0]
  -------------------------------------------------------------------
                         required time                         23.012    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                  9.388    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[420][0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        10.588ns  (logic 1.345ns (12.703%)  route 9.243ns (87.297%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.603     3.035    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/axi_clk
    SLICE_X51Y15         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.348     3.383 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/Q
                         net (fo=114, routed)         4.477     7.860    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.242     8.102 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0/O
                         net (fo=1, routed)           0.666     8.768    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.105     8.873 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.873    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/S[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.313 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_full_carry/CO[3]
                         net (fo=9, routed)           1.433    10.746    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/CO[0]
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.105    10.851 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0/O
                         net (fo=64, routed)          2.667    13.518    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.105    13.623 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[420][0]_i_1/O
                         net (fo=1, routed)           0.000    13.623    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[420][0]_i_1_n_0
    SLICE_X58Y3          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[420][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.510    22.875    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/axi_clk
    SLICE_X58Y3          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[420][0]/C
                         clock pessimism              0.140    23.016    
                         clock uncertainty           -0.035    22.980    
    SLICE_X58Y3          FDCE (Setup_fdce_C_D)        0.033    23.013    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[420][0]
  -------------------------------------------------------------------
                         required time                         23.013    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.408ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[387][0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        10.419ns  (logic 1.345ns (12.909%)  route 9.074ns (87.091%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.603     3.035    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/axi_clk
    SLICE_X51Y15         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.348     3.383 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/Q
                         net (fo=114, routed)         4.477     7.860    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.242     8.102 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0/O
                         net (fo=1, routed)           0.666     8.768    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.105     8.873 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.873    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/S[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.313 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_full_carry/CO[3]
                         net (fo=9, routed)           1.433    10.746    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/CO[0]
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.105    10.851 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0/O
                         net (fo=64, routed)          2.498    13.349    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0_n_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.105    13.454 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[387][0]_i_1/O
                         net (fo=1, routed)           0.000    13.454    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[387][0]_i_1_n_0
    SLICE_X64Y4          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[387][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.346    22.712    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/axi_clk
    SLICE_X64Y4          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[387][0]/C
                         clock pessimism              0.114    22.826    
                         clock uncertainty           -0.035    22.790    
    SLICE_X64Y4          FDCE (Setup_fdce_C_D)        0.072    22.862    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[387][0]
  -------------------------------------------------------------------
                         required time                         22.862    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  9.408    

Slack (MET) :             9.410ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[423][0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 1.345ns (12.859%)  route 9.115ns (87.141%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.603     3.035    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/axi_clk
    SLICE_X51Y15         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.348     3.383 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/Q
                         net (fo=114, routed)         4.477     7.860    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.242     8.102 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0/O
                         net (fo=1, routed)           0.666     8.768    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.105     8.873 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.873    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/S[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.313 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_full_carry/CO[3]
                         net (fo=9, routed)           1.433    10.746    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/CO[0]
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.105    10.851 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0/O
                         net (fo=64, routed)          2.538    13.390    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.105    13.495 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[423][0]_i_1/O
                         net (fo=1, routed)           0.000    13.495    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[423][0]_i_1_n_0
    SLICE_X58Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[423][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.401    22.767    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/axi_clk
    SLICE_X58Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[423][0]/C
                         clock pessimism              0.140    22.907    
                         clock uncertainty           -0.035    22.872    
    SLICE_X58Y5          FDCE (Setup_fdce_C_D)        0.033    22.905    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[423][0]
  -------------------------------------------------------------------
                         required time                         22.905    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                  9.410    

Slack (MET) :             9.414ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[413][0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        10.455ns  (logic 1.345ns (12.865%)  route 9.110ns (87.135%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.603     3.035    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/axi_clk
    SLICE_X51Y15         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.348     3.383 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_addr_reg[2]_rep/Q
                         net (fo=114, routed)         4.477     7.860    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I0_O)        0.242     8.102 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0/O
                         net (fo=1, routed)           0.666     8.768    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_7__0_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.105     8.873 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/wr_full_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.873    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/S[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.313 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/write_ptr_full_instance/wr_full_carry/CO[3]
                         net (fo=9, routed)           1.433    10.746    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/CO[0]
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.105    10.851 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0/O
                         net (fo=64, routed)          2.534    13.385    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[447][0]_i_2__0_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.105    13.490 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[413][0]_i_1/O
                         net (fo=1, routed)           0.000    13.490    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram[413][0]_i_1_n_0
    SLICE_X58Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[413][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.401    22.767    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/axi_clk
    SLICE_X58Y5          FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[413][0]/C
                         clock pessimism              0.140    22.907    
                         clock uncertainty           -0.035    22.872    
    SLICE_X58Y5          FDCE (Setup_fdce_C_D)        0.032    22.904    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/dual_port_ram_instance/ram_reg[413][0]
  -------------------------------------------------------------------
                         required time                         22.904    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  9.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.938     1.206    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_clk
    SLICE_X42Y22         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     1.370 f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=4, routed)           0.173     1.543    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/dual_port_ram_instance/FSM_sequential_cur_state_reg[0]_0[1]
    SLICE_X44Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.588 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/dual_port_ram_instance/FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.588    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3_n_1
    SLICE_X44Y23         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.177     1.634    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/axi_clk
    SLICE_X44Y23         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.219     1.414    
    SLICE_X44Y23         FDCE (Hold_fdce_C_D)         0.091     1.505    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/m_axi_araddr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w72xd512_rd_cmd_fifo/DI[24]
                            (rising edge-triggered cell FIFO36E1 clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.413%)  route 0.393ns (73.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.066     1.335    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/axi_clk
    SLICE_X48Y11         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/m_axi_araddr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.141     1.476 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/m_axi_araddr_reg[16]/Q
                         net (fo=1, routed)           0.393     1.869    u_zc_ddr3_axi_slave_itf/inport_rd_o_reg_0[24]
    RAMB36_X1Y2          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w72xd512_rd_cmd_fifo/DI[24]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.248     1.705    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    RAMB36_X1Y2          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w72xd512_rd_cmd_fifo/WRCLK
                         clock pessimism             -0.219     1.486    
    RAMB36_X1Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[24])
                                                      0.296     1.782    u_zc_ddr3_axi_slave_itf/u_w72xd512_rd_cmd_fifo
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_ip_layer/u_ip_send/add0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_ip_layer/u_ip_send/check_sum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.251ns (62.269%)  route 0.152ns (37.731%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.471     1.740    u_udp_protocol_stack/u_ip_layer/u_ip_send/app_tx_clk
    SLICE_X11Y9          FDRE                                         r  u_udp_protocol_stack/u_ip_layer/u_ip_send/add0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.881 r  u_udp_protocol_stack/u_ip_layer/u_ip_send/add0_reg[0]/Q
                         net (fo=3, routed)           0.152     2.033    u_udp_protocol_stack/u_ip_layer/u_ip_send/add0[0]
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.045     2.078 r  u_udp_protocol_stack/u_ip_layer/u_ip_send/check_sum[3]_i_3/O
                         net (fo=1, routed)           0.000     2.078    u_udp_protocol_stack/u_ip_layer/u_ip_send/check_sum[3]_i_3_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.143 r  u_udp_protocol_stack/u_ip_layer/u_ip_send/check_sum_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.143    u_udp_protocol_stack/u_ip_layer/u_ip_send/check_sum_reg[3]_i_1_n_6
    SLICE_X9Y8           FDRE                                         r  u_udp_protocol_stack/u_ip_layer/u_ip_send/check_sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.711     2.168    u_udp_protocol_stack/u_ip_layer/u_ip_send/app_tx_clk
    SLICE_X9Y8           FDRE                                         r  u_udp_protocol_stack/u_ip_layer/u_ip_send/check_sum_reg[1]/C
                         clock pessimism             -0.219     1.949    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.105     2.054    u_udp_protocol_stack/u_ip_layer/u_ip_send/check_sum_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1/DI[63]
                            (rising edge-triggered cell FIFO36E1 clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.128ns (19.344%)  route 0.534ns (80.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.356     1.624    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/axi_clk
    SLICE_X47Y63         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.128     1.752 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[63]/Q
                         net (fo=1, routed)           0.534     2.286    u_zc_ddr3_axi_slave_itf/m_axi_wdata[63]
    RAMB36_X1Y13         FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1/DI[63]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.716     2.173    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    RAMB36_X1Y13         FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1/WRCLK
                         clock pessimism             -0.219     1.954    
    RAMB36_X1Y13         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[63])
                                                      0.243     2.197    u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2/DI[41]
                            (rising edge-triggered cell FIFO36E1 clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.128ns (23.282%)  route 0.422ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.210     1.479    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/axi_clk
    SLICE_X48Y59         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.128     1.607 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[105]/Q
                         net (fo=1, routed)           0.422     2.028    u_zc_ddr3_axi_slave_itf/m_axi_wdata[105]
    RAMB36_X1Y10         FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2/DI[41]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.458     1.915    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    RAMB36_X1Y10         FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2/WRCLK
                         clock pessimism             -0.219     1.696    
    RAMB36_X1Y10         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[41])
                                                      0.242     1.938    u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[127]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2/DI[63]
                            (rising edge-triggered cell FIFO36E1 clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.128ns (23.153%)  route 0.425ns (76.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.210     1.479    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/axi_clk
    SLICE_X48Y59         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.128     1.607 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[127]/Q
                         net (fo=1, routed)           0.425     2.031    u_zc_ddr3_axi_slave_itf/m_axi_wdata[127]
    RAMB36_X1Y10         FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2/DI[63]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.458     1.915    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    RAMB36_X1Y10         FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2/WRCLK
                         clock pessimism             -0.219     1.696    
    RAMB36_X1Y10         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[63])
                                                      0.243     1.939    u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.629%)  route 0.577ns (80.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.356     1.624    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/axi_clk
    SLICE_X47Y63         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.141     1.765 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_3_axi_itf/m_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.577     2.343    u_zc_ddr3_axi_slave_itf/m_axi_wdata[6]
    RAMB36_X1Y13         FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.716     2.173    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    RAMB36_X1Y13         FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1/WRCLK
                         clock pessimism             -0.219     1.954    
    RAMB36_X1Y13         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[6])
                                                      0.296     2.250    u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[16]_P/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/rd_cmd_fifo_wr_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (38.964%)  route 0.327ns (61.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.557     0.825    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/user_clk
    SLICE_X60Y24         FDPE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDPE (Prop_fdpe_C_Q)         0.164     0.989 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[16]_P/Q
                         net (fo=4, routed)           0.327     1.316    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[16]_P_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.361 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/rd_cmd_fifo_wr_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.361    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/D[16]
    SLICE_X60Y16         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/rd_cmd_fifo_wr_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.909     1.366    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/user_clk
    SLICE_X60Y16         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/rd_cmd_fifo_wr_data_reg[16]/C
                         clock pessimism             -0.219     1.147    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.120     1.267    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/rd_cmd_fifo_wr_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/axi_r_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/DI[20]
                            (rising edge-triggered cell FIFO36E1 clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.715%)  route 0.318ns (71.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.947     1.215    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/axi_clk
    SLICE_X48Y19         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/axi_r_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.128     1.343 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/axi_r_data_reg[20]/Q
                         net (fo=1, routed)           0.318     1.661    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/Q[20]
    RAMB36_X1Y4          FIFO36E1                                     r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/DI[20]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.086     1.543    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_clk
    RAMB36_X1Y4          FIFO36E1                                     r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/WRCLK
                         clock pessimism             -0.219     1.324    
    RAMB36_X1Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[20])
                                                      0.242     1.566    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/axi_r_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/DI[22]
                            (rising edge-triggered cell FIFO36E1 clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.523%)  route 0.321ns (71.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.947     1.215    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/axi_clk
    SLICE_X48Y19         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/axi_r_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.128     1.343 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_3_axi_itf/axi_r_data_reg[22]/Q
                         net (fo=1, routed)           0.321     1.664    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/Q[22]
    RAMB36_X1Y4          FIFO36E1                                     r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/DI[22]
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.086     1.543    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_clk
    RAMB36_X1Y4          FIFO36E1                                     r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/WRCLK
                         clock pessimism             -0.219     1.324    
    RAMB36_X1Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[22])
                                                      0.243     1.567    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk_50mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { fpga_clk_50mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y3     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y12    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w128xd512_wr_data_fifo_1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y12    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w128xd512_wr_data_fifo_1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y11    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w128xd512_wr_data_fifo_2/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y11    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w128xd512_wr_data_fifo_2/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y4     u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y4     u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.170         20.000      17.830     RAMB36_X2Y3     u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_2/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X2Y3     u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_2/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y5     u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_1/RDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y10     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_w
  To Clock:  clkfbout_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_w
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y12  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkout_100m_w
  To Clock:  pll_clkout_100m_w

Setup :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][106]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 0.768ns (8.301%)  route 8.484ns (91.699%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 8.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.353    -1.877    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/sys_clk
    SLICE_X43Y90         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.379    -1.498 f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/Q
                         net (fo=1252, routed)        2.417     0.918    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/wr_addr_reg[0]_rep__36[3]
    SLICE_X52Y76         LUT3 (Prop_lut3_I0_O)        0.106     1.024 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2/O
                         net (fo=11, routed)          0.377     1.401    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.283     1.684 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[39][143]_i_1/O
                         net (fo=144, routed)         5.691     7.374    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39]0
    SLICE_X0Y145         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.472     8.772    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X0Y145         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][106]/C
                         clock pessimism             -0.523     8.248    
                         clock uncertainty           -0.075     8.173    
    SLICE_X0Y145         FDCE (Setup_fdce_C_CE)      -0.168     8.005    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][106]
  -------------------------------------------------------------------
                         required time                          8.005    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][44]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 0.768ns (8.301%)  route 8.484ns (91.699%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 8.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.353    -1.877    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/sys_clk
    SLICE_X43Y90         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.379    -1.498 f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/Q
                         net (fo=1252, routed)        2.417     0.918    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/wr_addr_reg[0]_rep__36[3]
    SLICE_X52Y76         LUT3 (Prop_lut3_I0_O)        0.106     1.024 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2/O
                         net (fo=11, routed)          0.377     1.401    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.283     1.684 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[39][143]_i_1/O
                         net (fo=144, routed)         5.691     7.374    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39]0
    SLICE_X0Y145         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.472     8.772    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X0Y145         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][44]/C
                         clock pessimism             -0.523     8.248    
                         clock uncertainty           -0.075     8.173    
    SLICE_X0Y145         FDCE (Setup_fdce_C_CE)      -0.168     8.005    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][44]
  -------------------------------------------------------------------
                         required time                          8.005    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][77]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 0.768ns (8.301%)  route 8.484ns (91.699%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 8.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.353    -1.877    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/sys_clk
    SLICE_X43Y90         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.379    -1.498 f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/Q
                         net (fo=1252, routed)        2.417     0.918    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/wr_addr_reg[0]_rep__36[3]
    SLICE_X52Y76         LUT3 (Prop_lut3_I0_O)        0.106     1.024 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2/O
                         net (fo=11, routed)          0.377     1.401    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.283     1.684 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[39][143]_i_1/O
                         net (fo=144, routed)         5.691     7.374    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39]0
    SLICE_X0Y145         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.472     8.772    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X0Y145         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][77]/C
                         clock pessimism             -0.523     8.248    
                         clock uncertainty           -0.075     8.173    
    SLICE_X0Y145         FDCE (Setup_fdce_C_CE)      -0.168     8.005    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][77]
  -------------------------------------------------------------------
                         required time                          8.005    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[0]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[79][106]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 0.484ns (5.431%)  route 8.429ns (94.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 8.772 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.515    -1.716    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/sys_clk
    SLICE_X53Y111        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDCE (Prop_fdce_C_Q)         0.379    -1.337 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[0]_rep__8/Q
                         net (fo=125, routed)         2.853     1.516    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[65][0]_0
    SLICE_X58Y73         LUT5 (Prop_lut5_I2_O)        0.105     1.621 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[79][143]_i_1/O
                         net (fo=144, routed)         5.576     7.197    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[79][143]_i_1_n_0
    SLICE_X1Y147         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[79][106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.472     8.772    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X1Y147         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[79][106]/C
                         clock pessimism             -0.515     8.256    
                         clock uncertainty           -0.075     8.181    
    SLICE_X1Y147         FDCE (Setup_fdce_C_CE)      -0.168     8.013    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[79][106]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][108]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.768ns (8.554%)  route 8.210ns (91.446%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.353    -1.877    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/sys_clk
    SLICE_X43Y90         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.379    -1.498 f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/Q
                         net (fo=1252, routed)        2.417     0.918    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/wr_addr_reg[0]_rep__36[3]
    SLICE_X52Y76         LUT3 (Prop_lut3_I0_O)        0.106     1.024 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2/O
                         net (fo=11, routed)          0.377     1.401    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.283     1.684 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[39][143]_i_1/O
                         net (fo=144, routed)         5.417     7.101    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39]0
    SLICE_X13Y145        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.403     8.703    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X13Y145        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][108]/C
                         clock pessimism             -0.523     8.179    
                         clock uncertainty           -0.075     8.104    
    SLICE_X13Y145        FDCE (Setup_fdce_C_CE)      -0.168     7.936    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][108]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][110]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.768ns (8.554%)  route 8.210ns (91.446%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.353    -1.877    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/sys_clk
    SLICE_X43Y90         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.379    -1.498 f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/Q
                         net (fo=1252, routed)        2.417     0.918    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/wr_addr_reg[0]_rep__36[3]
    SLICE_X52Y76         LUT3 (Prop_lut3_I0_O)        0.106     1.024 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2/O
                         net (fo=11, routed)          0.377     1.401    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.283     1.684 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[39][143]_i_1/O
                         net (fo=144, routed)         5.417     7.101    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39]0
    SLICE_X13Y145        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.403     8.703    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X13Y145        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][110]/C
                         clock pessimism             -0.523     8.179    
                         clock uncertainty           -0.075     8.104    
    SLICE_X13Y145        FDCE (Setup_fdce_C_CE)      -0.168     7.936    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][110]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][111]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.768ns (8.554%)  route 8.210ns (91.446%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.353    -1.877    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/sys_clk
    SLICE_X43Y90         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.379    -1.498 f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/Q
                         net (fo=1252, routed)        2.417     0.918    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/wr_addr_reg[0]_rep__36[3]
    SLICE_X52Y76         LUT3 (Prop_lut3_I0_O)        0.106     1.024 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2/O
                         net (fo=11, routed)          0.377     1.401    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.283     1.684 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[39][143]_i_1/O
                         net (fo=144, routed)         5.417     7.101    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39]0
    SLICE_X13Y145        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][111]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.403     8.703    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X13Y145        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][111]/C
                         clock pessimism             -0.523     8.179    
                         clock uncertainty           -0.075     8.104    
    SLICE_X13Y145        FDCE (Setup_fdce_C_CE)      -0.168     7.936    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][111]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][76]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.768ns (8.554%)  route 8.210ns (91.446%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.353    -1.877    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/sys_clk
    SLICE_X43Y90         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.379    -1.498 f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/Q
                         net (fo=1252, routed)        2.417     0.918    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/wr_addr_reg[0]_rep__36[3]
    SLICE_X52Y76         LUT3 (Prop_lut3_I0_O)        0.106     1.024 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2/O
                         net (fo=11, routed)          0.377     1.401    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.283     1.684 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[39][143]_i_1/O
                         net (fo=144, routed)         5.417     7.101    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39]0
    SLICE_X13Y145        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.403     8.703    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X13Y145        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][76]/C
                         clock pessimism             -0.523     8.179    
                         clock uncertainty           -0.075     8.104    
    SLICE_X13Y145        FDCE (Setup_fdce_C_CE)      -0.168     7.936    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][76]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][79]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.768ns (8.554%)  route 8.210ns (91.446%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.353    -1.877    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/sys_clk
    SLICE_X43Y90         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.379    -1.498 f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/Q
                         net (fo=1252, routed)        2.417     0.918    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/wr_addr_reg[0]_rep__36[3]
    SLICE_X52Y76         LUT3 (Prop_lut3_I0_O)        0.106     1.024 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2/O
                         net (fo=11, routed)          0.377     1.401    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.283     1.684 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[39][143]_i_1/O
                         net (fo=144, routed)         5.417     7.101    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39]0
    SLICE_X13Y145        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][79]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.403     8.703    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X13Y145        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][79]/C
                         clock pessimism             -0.523     8.179    
                         clock uncertainty           -0.075     8.104    
    SLICE_X13Y145        FDCE (Setup_fdce_C_CE)      -0.168     7.936    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][79]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][14]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 0.768ns (8.646%)  route 8.115ns (91.354%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.353    -1.877    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/sys_clk
    SLICE_X43Y90         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.379    -1.498 f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/wr_addr_reg[3]/Q
                         net (fo=1252, routed)        2.417     0.918    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/wr_addr_reg[0]_rep__36[3]
    SLICE_X52Y76         LUT3 (Prop_lut3_I0_O)        0.106     1.024 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2/O
                         net (fo=11, routed)          0.377     1.401    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[7][143]_i_2_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.283     1.684 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram[39][143]_i_1/O
                         net (fo=144, routed)         5.322     7.006    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39]0
    SLICE_X18Y143        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.403     8.703    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X18Y143        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][14]/C
                         clock pessimism             -0.523     8.179    
                         clock uncertainty           -0.075     8.104    
    SLICE_X18Y143        FDCE (Setup_fdce_C_CE)      -0.168     7.936    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[39][14]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  0.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/rd_data_r_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/DI[35]
                            (rising edge-triggered cell FIFO36E1 clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.282%)  route 0.211ns (58.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.582    -0.505    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/sys_clk
    SLICE_X60Y23         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/rd_data_r_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148    -0.357 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/rd_data_r_reg[99]/Q
                         net (fo=2, routed)           0.211    -0.147    u_zc_ddr3_axi_slave_itf/inport_rd_data_o[99]
    RAMB36_X2Y4          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/DI[35]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.863    -0.263    u_zc_ddr3_axi_slave_itf/clkout_100m
    RAMB36_X2Y4          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/WRCLK
                         clock pessimism             -0.195    -0.458    
    RAMB36_X2Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[35])
                                                      0.243    -0.215    u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.871%)  route 0.119ns (48.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.550    -0.537    u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X35Y23         FDRE                                         r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=2, routed)           0.119    -0.290    u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X36Y23         FDRE                                         r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.817    -0.309    u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X36Y23         FDRE                                         r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                         clock pessimism              0.034    -0.275    
    SLICE_X36Y23         FDRE (Hold_fdre_C_CE)       -0.093    -0.368    u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.871%)  route 0.119ns (48.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.550    -0.537    u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X35Y23         FDRE                                         r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=2, routed)           0.119    -0.290    u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X36Y23         FDRE                                         r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.817    -0.309    u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X36Y23         FDRE                                         r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                         clock pessimism              0.034    -0.275    
    SLICE_X36Y23         FDRE (Hold_fdre_C_CE)       -0.093    -0.368    u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.600%)  route 0.251ns (57.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.561    -0.526    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X37Y11         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]/Q
                         net (fo=1, routed)           0.251    -0.135    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[10]
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.045    -0.090 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[10]
    SLICE_X35Y13         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.826    -0.300    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X35Y13         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/C
                         clock pessimism              0.034    -0.266    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.091    -0.175    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.558%)  route 0.262ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.559    -0.528    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X39Y15         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]/Q
                         net (fo=1, routed)           0.262    -0.126    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[0]
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.045    -0.081 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]
    SLICE_X33Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.827    -0.299    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X33Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/C
                         clock pessimism              0.034    -0.265    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091    -0.174    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.413%)  route 0.263ns (58.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.559    -0.528    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/Q
                         net (fo=1, routed)           0.263    -0.124    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[1]
    SLICE_X31Y14         LUT6 (Prop_lut6_I1_O)        0.045    -0.079 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[1]
    SLICE_X31Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.827    -0.299    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X31Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]/C
                         clock pessimism              0.034    -0.265    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.092    -0.173    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/probe_out_modified_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/Bus_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.467%)  route 0.285ns (60.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.551    -0.536    u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/out
    SLICE_X39Y23         FDRE                                         r  u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/probe_out_modified_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/probe_out_modified_reg[6]/Q
                         net (fo=1, routed)           0.285    -0.110    u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/probe_out_modified[6]
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.045    -0.065 r  u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/Bus_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/data_info_probe_in[6]
    SLICE_X32Y19         FDRE                                         r  u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/Bus_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.822    -0.304    u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/out
    SLICE_X32Y19         FDRE                                         r  u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/Bus_data_out_reg[6]/C
                         clock pessimism              0.034    -0.270    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.107    -0.163    u_zc_ddr_mig/u_vio_phy_init_done/inst/DECODER_INST/Bus_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/rd_data_r_reg[109]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/DI[45]
                            (rising edge-triggered cell FIFO36E1 clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.781%)  route 0.282ns (63.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.581    -0.506    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/sys_clk
    SLICE_X60Y25         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/rd_data_r_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.342 r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/rd_data_r_reg[109]/Q
                         net (fo=2, routed)           0.282    -0.060    u_zc_ddr3_axi_slave_itf/inport_rd_data_o[109]
    RAMB36_X2Y4          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/DI[45]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.863    -0.263    u_zc_ddr3_axi_slave_itf/clkout_100m
    RAMB36_X2Y4          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/WRCLK
                         clock pessimism             -0.195    -0.458    
    RAMB36_X2Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[45])
                                                      0.296    -0.162    u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.226ns (49.164%)  route 0.234ns (50.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.558    -0.529    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=22, routed)          0.234    -0.168    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_di_o[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.098    -0.070 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[10]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.070    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[10]_i_1__4_n_0
    SLICE_X40Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.828    -0.298    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X40Y14         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.034    -0.264    
    SLICE_X40Y14         FDRE (Hold_fdre_C_D)         0.092    -0.172    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.558    -0.529    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[11]/Q
                         net (fo=1, routed)           0.053    -0.335    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[11]
    SLICE_X30Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.290 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]
    SLICE_X30Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.825    -0.301    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/C
                         clock pessimism             -0.215    -0.516    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.121    -0.395    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkout_100m_w
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y2     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y0     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y76    u_zc_ddr_mig/u_zc_ddr3_phy/u_dq_delay0/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y83    u_zc_ddr_mig/u_zc_ddr3_phy/u_dq_delay1/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y97    u_zc_ddr_mig/u_zc_ddr3_phy/u_dq_delay10/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y91    u_zc_ddr_mig/u_zc_ddr3_phy/u_dq_delay11/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y98    u_zc_ddr_mig/u_zc_ddr3_phy/u_dq_delay12/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y90    u_zc_ddr_mig/u_zc_ddr3_phy/u_dq_delay13/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y96    u_zc_ddr_mig/u_zc_ddr3_phy/u_dq_delay14/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y88    u_zc_ddr_mig/u_zc_ddr3_phy/u_dq_delay15/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y17    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y17    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y17    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y17    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y17    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y17    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y17    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y17    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkout_200m_w
  To Clock:  pll_clkout_200m_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkout_200m_w
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  u_zc_ddr_mig/u_zc_ddr3_phy/u_dly_ref/REFCLK
Min Period  n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout3_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  u_zc_ddr_mig/u_zc_ddr3_phy/u_dly_ref/REFCLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkout_400m_shift_w
  To Clock:  pll_clkout_400m_shift_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkout_400m_shift_w
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y3   u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout4_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y82    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dqs0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y94    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dqs1/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkout_400m_w
  To Clock:  pll_clkout_400m_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkout_400m_w
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y2   u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y85    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dm0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y92    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dm1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y76    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y83    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y97    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq10/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y91    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq11/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y98    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq12/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y90    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq13/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X1Y96    u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq14/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  phy_rgmii_rx_clk
  To Clock:  phy_rgmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_sfd_check_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.843ns (23.245%)  route 2.784ns (76.755%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 12.354 - 8.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.428     4.625    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X2Y30          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.398     5.023 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d4_reg[5]/Q
                         net (fo=4, routed)           1.055     6.078    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d4[5]
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.235     6.313 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_sfd_check_i_3/O
                         net (fo=1, routed)           0.546     6.859    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_sfd_check_i_3_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.105     6.964 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_sfd_check_i_2/O
                         net (fo=1, routed)           0.696     7.660    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_sfd_check_i_2_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.105     7.765 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_sfd_check_i_1/O
                         net (fo=1, routed)           0.486     8.252    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_sfd_check_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_sfd_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.316    12.354    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X2Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_sfd_check_reg/C
                         clock pessimism              0.241    12.595    
                         clock uncertainty           -0.035    12.560    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)       -0.002    12.558    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_sfd_check_reg
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 1.336ns (40.700%)  route 1.947ns (59.300%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 12.356 - 8.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.422     4.619    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y23          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.379     4.998 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/Q
                         net (fo=2, routed)           0.911     5.909    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR_WR[3]
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.105     6.014 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.014    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[5].gms.ms_0[1]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.458 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.458    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.589 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.632     7.221    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X1Y22          LUT5 (Prop_lut5_I3_O)        0.277     7.498 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.403     7.902    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X1Y21          FDSE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.318    12.356    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y21          FDSE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.241    12.597    
                         clock uncertainty           -0.035    12.562    
    SLICE_X1Y21          FDSE (Setup_fdse_C_D)       -0.059    12.503    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.911ns (30.037%)  route 2.122ns (69.963%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 12.356 - 8.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.423     4.620    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X6Y27          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.398     5.018 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/Q
                         net (fo=9, routed)           0.714     5.732    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg__0[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.246     5.978 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2/O
                         net (fo=3, routed)           0.582     6.560    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.267     6.827 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_1/O
                         net (fo=56, routed)          0.826     7.653    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble0
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.318    12.356    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[12]/C
                         clock pessimism              0.225    12.581    
                         clock uncertainty           -0.035    12.546    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.168    12.378    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[12]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.911ns (30.037%)  route 2.122ns (69.963%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 12.356 - 8.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.423     4.620    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X6Y27          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.398     5.018 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/Q
                         net (fo=9, routed)           0.714     5.732    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg__0[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.246     5.978 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2/O
                         net (fo=3, routed)           0.582     6.560    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.267     6.827 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_1/O
                         net (fo=56, routed)          0.826     7.653    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble0
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.318    12.356    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[20]/C
                         clock pessimism              0.225    12.581    
                         clock uncertainty           -0.035    12.546    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.168    12.378    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[20]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.911ns (30.037%)  route 2.122ns (69.963%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 12.356 - 8.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.423     4.620    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X6Y27          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.398     5.018 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/Q
                         net (fo=9, routed)           0.714     5.732    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg__0[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.246     5.978 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2/O
                         net (fo=3, routed)           0.582     6.560    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.267     6.827 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_1/O
                         net (fo=56, routed)          0.826     7.653    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble0
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.318    12.356    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[28]/C
                         clock pessimism              0.225    12.581    
                         clock uncertainty           -0.035    12.546    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.168    12.378    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[28]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.911ns (30.037%)  route 2.122ns (69.963%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 12.356 - 8.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.423     4.620    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X6Y27          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.398     5.018 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/Q
                         net (fo=9, routed)           0.714     5.732    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg__0[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.246     5.978 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2/O
                         net (fo=3, routed)           0.582     6.560    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.267     6.827 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_1/O
                         net (fo=56, routed)          0.826     7.653    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble0
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.318    12.356    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[4]/C
                         clock pessimism              0.225    12.581    
                         clock uncertainty           -0.035    12.546    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.168    12.378    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[4]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.911ns (30.037%)  route 2.122ns (69.963%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 12.356 - 8.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.423     4.620    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X6Y27          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.398     5.018 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/Q
                         net (fo=9, routed)           0.714     5.732    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg__0[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.246     5.978 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2/O
                         net (fo=3, routed)           0.582     6.560    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.267     6.827 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_1/O
                         net (fo=56, routed)          0.826     7.653    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble0
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.318    12.356    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[50]/C
                         clock pessimism              0.225    12.581    
                         clock uncertainty           -0.035    12.546    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.168    12.378    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[50]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.911ns (30.037%)  route 2.122ns (69.963%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 12.356 - 8.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.423     4.620    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X6Y27          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.398     5.018 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg[2]/Q
                         net (fo=9, routed)           0.714     5.732    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_cnt_reg__0[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.246     5.978 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2/O
                         net (fo=3, routed)           0.582     6.560    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_2_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I1_O)        0.267     6.827 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[55]_i_1/O
                         net (fo=56, routed)          0.826     7.653    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble0
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.318    12.356    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X3Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[5]/C
                         clock pessimism              0.225    12.581    
                         clock uncertainty           -0.035    12.546    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.168    12.378    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[5]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.336ns (42.932%)  route 1.776ns (57.068%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 12.356 - 8.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.422     4.619    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y23          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.379     4.998 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/Q
                         net (fo=2, routed)           0.911     5.909    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR_WR[3]
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.105     6.014 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.014    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[5].gms.ms_0[1]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.458 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.458    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.589 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.632     7.221    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X1Y22          LUT5 (Prop_lut5_I3_O)        0.277     7.498 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.233     7.731    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X1Y21          FDSE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.318    12.356    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y21          FDSE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.241    12.597    
                         clock uncertainty           -0.035    12.562    
    SLICE_X1Y21          FDSE (Setup_fdse_C_D)       -0.075    12.487    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_check_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.800ns (24.660%)  route 2.444ns (75.340%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 12.354 - 8.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.425     4.622    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X0Y28          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.348     4.970 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_reg[53]/Q
                         net (fo=1, routed)           1.044     6.014    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble[53]
    SLICE_X1Y28          LUT4 (Prop_lut4_I0_O)        0.242     6.256 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_check_i_10/O
                         net (fo=1, routed)           0.897     7.154    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_check_i_10_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.105     7.259 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_check_i_2/O
                         net (fo=1, routed)           0.503     7.761    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_check_i_2_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.105     7.866 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_check_i_1/O
                         net (fo=1, routed)           0.000     7.866    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_check_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.316    12.354    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X2Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_check_reg/C
                         clock pessimism              0.241    12.595    
                         clock uncertainty           -0.035    12.560    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.076    12.636    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_preamble_check_reg
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  4.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.583     1.503    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.699    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.851     2.016    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.078     1.581    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_target_mac_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_target_mac_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.584     1.504    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X5Y29          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_target_mac_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_target_mac_reg[29]/Q
                         net (fo=2, routed)           0.055     1.700    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_target_mac[29]
    SLICE_X5Y29          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_target_mac_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.853     2.018    u_udp_protocol_stack/u_mac_layer/u_mac_receive/phy_rx_clk
    SLICE_X5Y29          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_target_mac_reg[37]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.076     1.580    u_udp_protocol_stack/u_mac_layer/u_mac_receive/rx_target_mac_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.583     1.503    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.699    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.851     2.016    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.076     1.579    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.589     1.509    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X3Y17          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.705    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X3Y17          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.858     2.023    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X3Y17          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.075     1.584    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.589     1.509    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.650 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.705    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.858     2.023    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X1Y17          FDPE (Hold_fdpe_C_D)         0.075     1.584    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.585     1.505    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y22          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     1.701    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X1Y22          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.853     2.018    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y22          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.075     1.580    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.583     1.503    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.699    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.851     2.016    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.075     1.578    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.583     1.503    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X1Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.699    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X1Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.851     2.016    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X1Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.075     1.578    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.583     1.503    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.058     1.702    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X0Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.851     2.016    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.076     1.579    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.583     1.503    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.061     1.704    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X0Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.851     2.016    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.078     1.581    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_rgmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_rgmii_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y10   u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y7  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y31   u_rgmii_interface/u_rgmii_receive/genblk3[0].u_IDDR_rgmii_rx_data_delayed/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y36   u_rgmii_interface/u_rgmii_receive/genblk3[1].u_IDDR_rgmii_rx_data_delayed/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35   u_rgmii_interface/u_rgmii_receive/genblk3[2].u_IDDR_rgmii_rx_data_delayed/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y43   u_rgmii_interface/u_rgmii_receive/genblk3[3].u_IDDR_rgmii_rx_data_delayed/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y32   u_rgmii_interface/u_rgmii_receive/u_IDDR_rgmii_rx_ctl_delayed/C
Min Period        n/a     BUFIO/I             n/a            1.470         8.000       6.530      BUFIO_X0Y2     u_rgmii_interface/u_rgmii_receive/u_BUFIO_rx_clk_ibuf_o/I
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X1Y23    u_udp_protocol_stack/phy_rx_reset_d0_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X1Y23    u_udp_protocol_stack/phy_rx_reset_d1_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[7]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y27    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_vld_d3_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X6Y32    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y30    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_d3_reg[7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y27    u_udp_protocol_stack/u_mac_layer/u_mac_receive/gmii_rx_data_vld_d3_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X6Y32    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
  To Clock:  u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_125m_ethernet_mmcm
  To Clock:  clk_out_125m_ethernet_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.748ns (19.062%)  route 3.176ns (80.938%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.440    -1.915    u_udp_protocol_stack/u_mac_layer/u_mac_send/phy_tx_clk
    SLICE_X2Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.433    -1.482 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=6, routed)           1.031    -0.451    u_udp_protocol_stack/u_mac_layer/u_mac_send/cur_state[1]
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.105    -0.346 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo_i_1/O
                         net (fo=24, routed)          1.022     0.676    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y7           LUT4 (Prop_lut4_I1_O)        0.105     0.781 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=9, routed)           0.598     1.378    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X6Y4           LUT5 (Prop_lut5_I2_O)        0.105     1.483 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.526     2.009    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X6Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.329     5.705    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X6Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.336     6.040    
                         clock uncertainty           -0.085     5.955    
    SLICE_X6Y6           FDPE (Setup_fdpe_C_D)       -0.002     5.953    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.643ns (17.368%)  route 3.059ns (82.632%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.363ns = ( 5.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.440    -1.915    u_udp_protocol_stack/u_mac_layer/u_mac_send/phy_tx_clk
    SLICE_X2Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.433    -1.482 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=6, routed)           1.031    -0.451    u_udp_protocol_stack/u_mac_layer/u_mac_send/cur_state[1]
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.105    -0.346 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo_i_1/O
                         net (fo=24, routed)          1.172     0.826    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y7           LUT3 (Prop_lut3_I2_O)        0.105     0.931 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[16]_i_1/O
                         net (fo=16, routed)          0.857     1.787    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]_0[0]
    SLICE_X10Y8          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.261     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y8          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism              0.336     5.972    
                         clock uncertainty           -0.085     5.887    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.136     5.751    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                          5.751    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.643ns (17.368%)  route 3.059ns (82.632%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.363ns = ( 5.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.440    -1.915    u_udp_protocol_stack/u_mac_layer/u_mac_send/phy_tx_clk
    SLICE_X2Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.433    -1.482 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=6, routed)           1.031    -0.451    u_udp_protocol_stack/u_mac_layer/u_mac_send/cur_state[1]
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.105    -0.346 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo_i_1/O
                         net (fo=24, routed)          1.172     0.826    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y7           LUT3 (Prop_lut3_I2_O)        0.105     0.931 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[16]_i_1/O
                         net (fo=16, routed)          0.857     1.787    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]_0[0]
    SLICE_X10Y8          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.261     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y8          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism              0.336     5.972    
                         clock uncertainty           -0.085     5.887    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.136     5.751    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                          5.751    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.643ns (17.368%)  route 3.059ns (82.632%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.363ns = ( 5.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.440    -1.915    u_udp_protocol_stack/u_mac_layer/u_mac_send/phy_tx_clk
    SLICE_X2Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.433    -1.482 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=6, routed)           1.031    -0.451    u_udp_protocol_stack/u_mac_layer/u_mac_send/cur_state[1]
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.105    -0.346 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo_i_1/O
                         net (fo=24, routed)          1.172     0.826    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y7           LUT3 (Prop_lut3_I2_O)        0.105     0.931 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[16]_i_1/O
                         net (fo=16, routed)          0.857     1.787    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]_0[0]
    SLICE_X10Y8          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.261     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y8          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.336     5.972    
                         clock uncertainty           -0.085     5.887    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.136     5.751    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                          5.751    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.643ns (17.368%)  route 3.059ns (82.632%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.363ns = ( 5.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.440    -1.915    u_udp_protocol_stack/u_mac_layer/u_mac_send/phy_tx_clk
    SLICE_X2Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.433    -1.482 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=6, routed)           1.031    -0.451    u_udp_protocol_stack/u_mac_layer/u_mac_send/cur_state[1]
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.105    -0.346 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo_i_1/O
                         net (fo=24, routed)          1.172     0.826    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y7           LUT3 (Prop_lut3_I2_O)        0.105     0.931 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[16]_i_1/O
                         net (fo=16, routed)          0.857     1.787    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]_0[0]
    SLICE_X10Y8          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.261     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y8          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism              0.336     5.972    
                         clock uncertainty           -0.085     5.887    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.136     5.751    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                          5.751    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.454ns (38.347%)  route 2.338ns (61.653%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 5.634 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.916ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.439    -1.916    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y1           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.348    -1.568 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.943    -0.625    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X3Y1           LUT4 (Prop_lut4_I0_O)        0.242    -0.383 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__2/O
                         net (fo=1, routed)           0.000    -0.383    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg_0[1]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.074 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.074    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_3
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.206 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.637     0.844    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp1
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.275     1.119 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.757     1.876    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X10Y13         FDSE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.258     5.634    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X10Y13         FDSE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.336     5.969    
                         clock uncertainty           -0.085     5.884    
    SLICE_X10Y13         FDSE (Setup_fdse_C_D)       -0.019     5.865    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          5.865    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.454ns (38.418%)  route 2.331ns (61.582%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 5.634 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.916ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.439    -1.916    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y1           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.348    -1.568 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.943    -0.625    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X3Y1           LUT4 (Prop_lut4_I0_O)        0.242    -0.383 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__2/O
                         net (fo=1, routed)           0.000    -0.383    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg_0[1]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.074 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.074    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_3
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.206 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.637     0.844    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp1
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.275     1.119 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.750     1.869    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X10Y13         FDSE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.258     5.634    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X10Y13         FDSE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.336     5.969    
                         clock uncertainty           -0.085     5.884    
    SLICE_X10Y13         FDSE (Setup_fdse_C_D)       -0.017     5.867    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.867    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.643ns (17.955%)  route 2.938ns (82.045%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 5.638 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.440    -1.915    u_udp_protocol_stack/u_mac_layer/u_mac_send/phy_tx_clk
    SLICE_X2Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.433    -1.482 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=6, routed)           1.031    -0.451    u_udp_protocol_stack/u_mac_layer/u_mac_send/cur_state[1]
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.105    -0.346 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo_i_1/O
                         net (fo=24, routed)          1.172     0.826    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y7           LUT3 (Prop_lut3_I2_O)        0.105     0.931 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[16]_i_1/O
                         net (fo=16, routed)          0.736     1.666    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]_0[0]
    SLICE_X11Y6          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.262     5.638    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X11Y6          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.336     5.973    
                         clock uncertainty           -0.085     5.888    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.168     5.720    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.643ns (17.955%)  route 2.938ns (82.045%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 5.638 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.440    -1.915    u_udp_protocol_stack/u_mac_layer/u_mac_send/phy_tx_clk
    SLICE_X2Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.433    -1.482 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=6, routed)           1.031    -0.451    u_udp_protocol_stack/u_mac_layer/u_mac_send/cur_state[1]
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.105    -0.346 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo_i_1/O
                         net (fo=24, routed)          1.172     0.826    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y7           LUT3 (Prop_lut3_I2_O)        0.105     0.931 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[16]_i_1/O
                         net (fo=16, routed)          0.736     1.666    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]_0[0]
    SLICE_X11Y6          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.262     5.638    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X11Y6          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.336     5.973    
                         clock uncertainty           -0.085     5.888    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.168     5.720    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.643ns (17.955%)  route 2.938ns (82.045%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 5.638 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.440    -1.915    u_udp_protocol_stack/u_mac_layer/u_mac_send/phy_tx_clk
    SLICE_X2Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.433    -1.482 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=6, routed)           1.031    -0.451    u_udp_protocol_stack/u_mac_layer/u_mac_send/cur_state[1]
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.105    -0.346 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo_i_1/O
                         net (fo=24, routed)          1.172     0.826    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y7           LUT3 (Prop_lut3_I2_O)        0.105     0.931 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[16]_i_1/O
                         net (fo=16, routed)          0.736     1.666    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]_0[0]
    SLICE_X11Y6          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.262     5.638    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X11Y6          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.336     5.973    
                         clock uncertainty           -0.085     5.888    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.168     5.720    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  4.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.593    -0.815    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.619    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X5Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.078    -0.737    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.566    -0.842    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.646    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X9Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.836    -1.268    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.426    -0.842    
    SLICE_X9Y4           FDRE (Hold_fdre_C_D)         0.076    -0.766    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.593    -0.815    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.619    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X7Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.076    -0.739    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.593    -0.815    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.619    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X5Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.075    -0.740    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.593    -0.815    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y6           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.619    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X5Y6           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X5Y6           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.075    -0.740    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.592    -0.816    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y7           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.058    -0.617    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X4Y7           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.863    -1.241    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y7           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.425    -0.816    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.076    -0.740    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.593    -0.815    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055    -0.619    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X7Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.071    -0.744    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.594    -0.814    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y8           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.618    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X3Y8           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.865    -1.239    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y8           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.071    -0.743    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.593    -0.815    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDPE (Prop_fdpe_C_Q)         0.141    -0.674 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.610    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X4Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X4Y6           FDPE (Hold_fdpe_C_D)         0.075    -0.740    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.592    -0.816    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X4Y7           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.611    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X4Y7           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.863    -1.241    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X4Y7           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.425    -0.816    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.075    -0.741    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_125m_ethernet_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y3      u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1    u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y30     u_rgmii_interface/u_rgmii_send/genblk1[0].u_ODDR_gmii_tx_data/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y34     u_rgmii_interface/u_rgmii_send/genblk1[1].u_ODDR_gmii_tx_data/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y19     u_rgmii_interface/u_rgmii_send/genblk1[2].u_ODDR_gmii_tx_data/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y20     u_rgmii_interface/u_rgmii_send/genblk1[3].u_ODDR_gmii_tx_data/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y29     u_rgmii_interface/u_rgmii_send/u_ODDR_gmii_tx_vld/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X9Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y3       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X6Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X6Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X8Y6       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X8Y6       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X6Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X6Y4       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X10Y13     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X10Y13     u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y6       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y6       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y9       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y10      u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y9       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y9       u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_200m_ethernet_mmcm
  To Clock:  clk_out_200m_ethernet_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_200m_ethernet_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  u_rgmii_interface/u_rgmii_receive/u_IDELAYCTRL_rgmii_rx/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4    u_clock_and_reset/u_ethernet_mmcm/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  u_rgmii_interface/u_rgmii_receive/u_IDELAYCTRL_rgmii_rx/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50m_ethernet_mmcm
  To Clock:  clk_out_50m_ethernet_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       14.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.989ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.141ns (24.503%)  route 3.516ns (75.497%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.365ns = ( 17.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.368    -1.987    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X32Y2          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.379    -1.608 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/Q
                         net (fo=4, routed)           1.014    -0.594    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I1
    SLICE_X34Y2          SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.105    -0.489 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           1.185     0.696    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     1.245 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.054     2.299    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.108     2.407 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.263     2.670    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X29Y5          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.259    17.635    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/probeDelay1_reg[0]
    SLICE_X29Y5          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.336    17.970    
                         clock uncertainty           -0.102    17.868    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)       -0.209    17.659    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         17.659    
                         arrival time                          -2.670    
  -------------------------------------------------------------------
                         slack                                 14.989    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.800ns (18.878%)  route 3.438ns (81.122%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.368    -1.987    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.348    -1.639 f  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.923    -0.716    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q_1
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.242    -0.474 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.766     0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X30Y5          SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.105     0.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.937    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.105     1.042 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.209     2.251    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X13Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[11]
    SLICE_X13Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism              0.336    17.973    
                         clock uncertainty           -0.102    17.871    
    SLICE_X13Y3          FDRE (Setup_fdre_C_R)       -0.352    17.519    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.519    
                         arrival time                          -2.251    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.800ns (18.878%)  route 3.438ns (81.122%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.368    -1.987    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.348    -1.639 f  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.923    -0.716    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q_1
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.242    -0.474 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.766     0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X30Y5          SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.105     0.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.937    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.105     1.042 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.209     2.251    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X13Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[11]
    SLICE_X13Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.336    17.973    
                         clock uncertainty           -0.102    17.871    
    SLICE_X13Y3          FDRE (Setup_fdre_C_R)       -0.352    17.519    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.519    
                         arrival time                          -2.251    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.800ns (18.878%)  route 3.438ns (81.122%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.368    -1.987    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.348    -1.639 f  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.923    -0.716    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q_1
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.242    -0.474 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.766     0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X30Y5          SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.105     0.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.937    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.105     1.042 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.209     2.251    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X13Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[11]
    SLICE_X13Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.336    17.973    
                         clock uncertainty           -0.102    17.871    
    SLICE_X13Y3          FDRE (Setup_fdre_C_R)       -0.352    17.519    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.519    
                         arrival time                          -2.251    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.800ns (18.878%)  route 3.438ns (81.122%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.368    -1.987    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.348    -1.639 f  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.923    -0.716    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q_1
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.242    -0.474 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.766     0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X30Y5          SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.105     0.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.937    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.105     1.042 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.209     2.251    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X13Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[11]
    SLICE_X13Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.336    17.973    
                         clock uncertainty           -0.102    17.871    
    SLICE_X13Y3          FDRE (Setup_fdre_C_R)       -0.352    17.519    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.519    
                         arrival time                          -2.251    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.377ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.800ns (19.376%)  route 3.329ns (80.624%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.368    -1.987    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.348    -1.639 f  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.923    -0.716    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q_1
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.242    -0.474 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.766     0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X30Y5          SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.105     0.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.937    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.105     1.042 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.100     2.142    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X13Y4          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[11]
    SLICE_X13Y4          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism              0.336    17.973    
                         clock uncertainty           -0.102    17.871    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352    17.519    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.519    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 15.377    

Slack (MET) :             15.377ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.800ns (19.376%)  route 3.329ns (80.624%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.368    -1.987    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.348    -1.639 f  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.923    -0.716    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q_1
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.242    -0.474 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.766     0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X30Y5          SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.105     0.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.937    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.105     1.042 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.100     2.142    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X13Y4          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[11]
    SLICE_X13Y4          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism              0.336    17.973    
                         clock uncertainty           -0.102    17.871    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352    17.519    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.519    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 15.377    

Slack (MET) :             15.377ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.800ns (19.376%)  route 3.329ns (80.624%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.368    -1.987    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.348    -1.639 f  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.923    -0.716    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q_1
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.242    -0.474 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.766     0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X30Y5          SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.105     0.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.937    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.105     1.042 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.100     2.142    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X13Y4          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[11]
    SLICE_X13Y4          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                         clock pessimism              0.336    17.973    
                         clock uncertainty           -0.102    17.871    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352    17.519    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.519    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 15.377    

Slack (MET) :             15.377ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.800ns (19.376%)  route 3.329ns (80.624%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.368    -1.987    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.348    -1.639 f  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.923    -0.716    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q_1
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.242    -0.474 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.766     0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X30Y5          SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.105     0.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.937    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.105     1.042 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          1.100     2.142    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X13Y4          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[11]
    SLICE_X13Y4          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
                         clock pessimism              0.336    17.973    
                         clock uncertainty           -0.102    17.871    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352    17.519    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.519    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 15.377    

Slack (MET) :             15.494ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.800ns (19.944%)  route 3.211ns (80.056%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.368    -1.987    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y3          FDRE                                         r  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.348    -1.639 f  u_ila_0/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.923    -0.716    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q_1
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.242    -0.474 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.766     0.292    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X30Y5          SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.105     0.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.937    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.105     1.042 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          0.982     2.024    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X13Y5          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[11]
    SLICE_X13Y5          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
                         clock pessimism              0.336    17.973    
                         clock uncertainty           -0.102    17.871    
    SLICE_X13Y5          FDRE (Setup_fdre_C_R)       -0.352    17.519    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.519    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                 15.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.489%)  route 0.262ns (58.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.564    -0.844    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg_0
    SLICE_X36Y0          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=1, routed)           0.262    -0.440    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/cap_done_i
    SLICE_X31Y1          LUT4 (Prop_lut4_I1_O)        0.045    -0.395 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/CAP_DONE_O_i_1/O
                         net (fo=1, routed)           0.000    -0.395    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE_n_1
    SLICE_X31Y1          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.833    -1.271    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/probeDelay1_reg[0]
    SLICE_X31Y1          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
                         clock pessimism              0.691    -0.580    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.091    -0.489    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.561%)  route 0.246ns (62.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.566    -0.842    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y5           FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.148    -0.694 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/Q
                         net (fo=1, routed)           0.246    -0.448    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[2]
    RAMB36_X0Y0          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.874    -1.229    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y0          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.787    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243    -0.544    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.021%)  route 0.252ns (62.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.560    -0.848    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X38Y12         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.700 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.252    -0.448    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[1]
    SLICE_X32Y10         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.830    -1.274    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y10         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.691    -0.583    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.023    -0.560    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.566    -0.842    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X15Y5          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.646    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[9]
    SLICE_X15Y5          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.836    -1.268    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X15Y5          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/C
                         clock pessimism              0.426    -0.842    
    SLICE_X15Y5          FDRE (Hold_fdre_C_D)         0.078    -0.764    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.562    -0.846    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/Q
                         net (fo=3, routed)           0.055    -0.650    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[6]
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.831    -1.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.078    -0.768    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.566    -0.842    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X15Y5          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.646    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[2]
    SLICE_X15Y5          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.836    -1.268    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X15Y5          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]/C
                         clock pessimism              0.426    -0.842    
    SLICE_X15Y5          FDRE (Hold_fdre_C_D)         0.076    -0.766    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.414%)  route 0.217ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.566    -0.842    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X9Y6           FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/Q
                         net (fo=2, routed)           0.217    -0.484    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2[6]
    RAMB18_X0Y2          RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.873    -1.230    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X0Y2          RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.788    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.605    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.567    -0.841    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X15Y1          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.645    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[4]
    SLICE_X15Y1          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.837    -1.267    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X15Y1          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/C
                         clock pessimism              0.426    -0.841    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.075    -0.766    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.562    -0.846    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X33Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.650    u_ila_0/inst/ila_core_inst/debug_data_in_sync1[0]
    SLICE_X33Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.831    -1.273    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X33Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[0]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.075    -0.771    u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.562    -0.846    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.650    u_ila_0/inst/ila_core_inst/debug_data_in_sync1[1]
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.831    -1.273    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[1]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.075    -0.771    u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_50m_ethernet_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y2      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y0      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y8    u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y5      u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y5      u_ila_0/inst/ila_core_inst/u_ila_regs/next_state_ila_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y5      u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y5      u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y1       u_clock_and_reset/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y2       u_clock_and_reset/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X12Y5      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X12Y5      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X12Y5      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X8Y5       u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X12Y5      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ethernet_mmcm
  To Clock:  clkfbout_ethernet_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ethernet_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y11   u_clock_and_reset/u_ethernet_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkout_100m_w
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.676ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.116ns  (logic 0.348ns (31.193%)  route 0.768ns (68.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.768     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y26         FDCE (Setup_fdce_C_D)       -0.208     9.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                  8.676    

Slack (MET) :             8.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.106ns  (logic 0.348ns (31.472%)  route 0.758ns (68.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.758     1.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y26         FDCE (Setup_fdce_C_D)       -0.209     9.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  8.685    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.132ns  (logic 0.379ns (33.482%)  route 0.753ns (66.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.753     1.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X15Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y26         FDCE (Setup_fdce_C_D)       -0.073     9.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.162ns  (logic 0.379ns (32.623%)  route 0.783ns (67.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X15Y27         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.783     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X14Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y27         FDCE (Setup_fdce_C_D)       -0.031     9.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.787ns  (logic 0.398ns (50.568%)  route 0.389ns (49.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.389     0.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y18          FDCE (Setup_fdce_C_D)       -0.158     9.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  9.055    

Slack (MET) :             9.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.747ns  (logic 0.398ns (53.295%)  route 0.349ns (46.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.349     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y18          FDCE (Setup_fdce_C_D)       -0.159     9.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  9.094    

Slack (MET) :             9.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.781ns  (logic 0.433ns (55.460%)  route 0.348ns (44.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.348     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y18          FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  9.144    

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.792ns  (logic 0.433ns (54.689%)  route 0.359ns (45.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.359     0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y18          FDCE (Setup_fdce_C_D)       -0.033     9.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                  9.175    





---------------------------------------------------------------------------------------------------
From Clock:  pll_clkout_100m_w
  To Clock:  fpga_clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        4.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/vio_wr_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        9.937ns  (logic 0.379ns (3.814%)  route 9.558ns (96.186%))
  Logic Levels:           0  
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 22.859 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.881ns = ( 8.119 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080    12.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242     5.270 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419     6.688    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.769 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.350     8.119    u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X36Y23         FDRE                                         r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.379     8.498 r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           9.558    18.056    u_user_rw_req_generate/vio_wr
    SLICE_X44Y16         FDRE                                         r  u_user_rw_req_generate/vio_wr_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.493    22.859    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X44Y16         FDRE                                         r  u_user_rw_req_generate/vio_wr_d0_reg/C
                         clock pessimism              0.066    22.925    
                         clock uncertainty           -0.230    22.695    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)       -0.081    22.614    u_user_rw_req_generate/vio_wr_d0_reg
  -------------------------------------------------------------------
                         required time                         22.614    
                         arrival time                         -18.056    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/vio_rd_d2_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        9.647ns  (logic 0.379ns (3.929%)  route 9.268ns (96.071%))
  Logic Levels:           0  
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 22.980 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.881ns = ( 8.119 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080    12.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242     5.270 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419     6.688    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.769 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.350     8.119    u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X36Y23         FDRE                                         r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.379     8.498 r  u_user_rw_req_generate/u_vio_rw_trigger/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           9.268    17.766    u_user_rw_req_generate/vio_rd
    SLICE_X46Y20         SRL16E                                       r  u_user_rw_req_generate/vio_rd_d2_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.614    22.980    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X46Y20         SRL16E                                       r  u_user_rw_req_generate/vio_rd_d2_reg_srl3/CLK
                         clock pessimism              0.066    23.046    
                         clock uncertainty           -0.230    22.815    
    SLICE_X46Y20         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    22.778    u_user_rw_req_generate/vio_rd_d2_reg_srl3
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                         -17.766    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 u_zc_ddr_mig/u_zc_ddr3_core/mc_init_done_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/trans_start_r_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        7.821ns  (logic 0.484ns (6.188%)  route 7.337ns (93.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.810ns = ( 8.190 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080    12.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242     5.270 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419     6.688    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.769 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.421     8.190    u_zc_ddr_mig/u_zc_ddr3_core/sys_clk
    SLICE_X61Y26         FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/mc_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.379     8.569 r  u_zc_ddr_mig/u_zc_ddr3_core/mc_init_done_reg/Q
                         net (fo=3, routed)           7.337    15.906    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/mc_init_done
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.105    16.011 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/trans_start_r_i_1__0/O
                         net (fo=1, routed)           0.000    16.011    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/trans_start_r_i_1__0_n_0
    SLICE_X52Y19         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/trans_start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.324    22.690    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/user_clk
    SLICE_X52Y19         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/trans_start_r_reg/C
                         clock pessimism              0.066    22.756    
                         clock uncertainty           -0.230    22.526    
    SLICE_X52Y19         FDCE (Setup_fdce_C_D)        0.072    22.598    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/trans_start_r_reg
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                         -16.011    
  -------------------------------------------------------------------
                         slack                                  6.586    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/async_reset_n_d_reg/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        7.367ns  (logic 0.643ns (8.728%)  route 6.724ns (91.272%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080    12.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242     5.270 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419     6.688    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.769 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426     8.195    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433     8.628 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956    11.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105    11.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       1.746    13.436    u_zc_ddr_clk_gen/SR[0]
    SLICE_X52Y25         LUT1 (Prop_lut1_I0_O)        0.105    13.541 r  u_zc_ddr_clk_gen/u_zc_ddr3_core_i_1/O
                         net (fo=9, routed)           2.022    15.562    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/lopt
    SLICE_X53Y20         FDRE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/async_reset_n_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.376    22.742    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_clk
    SLICE_X53Y20         FDRE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/async_reset_n_d_reg/C
                         clock pessimism              0.066    22.808    
                         clock uncertainty           -0.230    22.578    
    SLICE_X53Y20         FDRE (Setup_fdre_C_D)       -0.073    22.505    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/async_reset_n_d_reg
  -------------------------------------------------------------------
                         required time                         22.505    
                         arrival time                         -15.562    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        7.891ns  (logic 0.538ns (6.817%)  route 7.353ns (93.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 23.587 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080    12.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242     5.270 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419     6.688    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.769 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426     8.195    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433     8.628 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956    11.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105    11.689 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       4.397    16.087    u_user_rw_req_generate/rst_i
    SLICE_X43Y60         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.221    23.587    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y60         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[0]/C
                         clock pessimism              0.066    23.653    
                         clock uncertainty           -0.230    23.423    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.352    23.071    u_user_rw_req_generate/user_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         23.071    
                         arrival time                         -16.087    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        7.891ns  (logic 0.538ns (6.817%)  route 7.353ns (93.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 23.587 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080    12.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242     5.270 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419     6.688    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.769 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426     8.195    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433     8.628 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956    11.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105    11.689 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       4.397    16.087    u_user_rw_req_generate/rst_i
    SLICE_X43Y60         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.221    23.587    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y60         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[1]/C
                         clock pessimism              0.066    23.653    
                         clock uncertainty           -0.230    23.423    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.352    23.071    u_user_rw_req_generate/user_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         23.071    
                         arrival time                         -16.087    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        7.891ns  (logic 0.538ns (6.817%)  route 7.353ns (93.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 23.587 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080    12.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242     5.270 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419     6.688    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.769 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426     8.195    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433     8.628 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956    11.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105    11.689 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       4.397    16.087    u_user_rw_req_generate/rst_i
    SLICE_X43Y60         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.221    23.587    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y60         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[2]/C
                         clock pessimism              0.066    23.653    
                         clock uncertainty           -0.230    23.423    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.352    23.071    u_user_rw_req_generate/user_wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         23.071    
                         arrival time                         -16.087    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        7.891ns  (logic 0.538ns (6.817%)  route 7.353ns (93.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 23.587 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080    12.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242     5.270 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419     6.688    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.769 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426     8.195    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433     8.628 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956    11.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105    11.689 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       4.397    16.087    u_user_rw_req_generate/rst_i
    SLICE_X43Y60         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.221    23.587    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y60         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[3]/C
                         clock pessimism              0.066    23.653    
                         clock uncertainty           -0.230    23.423    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.352    23.071    u_user_rw_req_generate/user_wr_data_reg[3]
  -------------------------------------------------------------------
                         required time                         23.071    
                         arrival time                         -16.087    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/wr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        7.532ns  (logic 0.643ns (8.537%)  route 6.889ns (91.463%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        5.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 23.319 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080    12.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242     5.270 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419     6.688    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.769 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426     8.195    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433     8.628 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956    11.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105    11.689 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.945    14.635    u_user_rw_req_generate/rst_i
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.105    14.740 r  u_user_rw_req_generate/wr_cnt[8]_i_1/O
                         net (fo=9, routed)           0.988    15.727    u_user_rw_req_generate/wr_cnt[8]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  u_user_rw_req_generate/wr_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.953    23.319    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X14Y33         FDRE                                         r  u_user_rw_req_generate/wr_cnt_reg[0]/C
                         clock pessimism              0.066    23.385    
                         clock uncertainty           -0.230    23.154    
    SLICE_X14Y33         FDRE (Setup_fdre_C_R)       -0.423    22.731    u_user_rw_req_generate/wr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.731    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/wr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        7.532ns  (logic 0.643ns (8.537%)  route 6.889ns (91.463%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        5.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 23.319 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.805ns = ( 8.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080    12.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242     5.270 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419     6.688    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.769 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426     8.195    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433     8.628 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956    11.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105    11.689 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.945    14.635    u_user_rw_req_generate/rst_i
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.105    14.740 r  u_user_rw_req_generate/wr_cnt[8]_i_1/O
                         net (fo=9, routed)           0.988    15.727    u_user_rw_req_generate/wr_cnt[8]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  u_user_rw_req_generate/wr_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.953    23.319    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X14Y33         FDRE                                         r  u_user_rw_req_generate/wr_cnt_reg[1]/C
                         clock pessimism              0.066    23.385    
                         clock uncertainty           -0.230    23.154    
    SLICE_X14Y33         FDRE (Setup_fdre_C_R)       -0.423    22.731    u_user_rw_req_generate/wr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.731    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                  7.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.591ns (10.829%)  route 4.867ns (89.171%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.823ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.738     4.076    u_user_rw_req_generate/rst_i
    SLICE_X43Y63         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.391     3.823    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y63         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[12]/C
                         clock pessimism             -0.066     3.757    
                         clock uncertainty            0.230     3.987    
    SLICE_X43Y63         FDRE (Hold_fdre_C_R)        -0.022     3.965    u_user_rw_req_generate/user_wr_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.965    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.591ns (10.829%)  route 4.867ns (89.171%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.823ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.738     4.076    u_user_rw_req_generate/rst_i
    SLICE_X43Y63         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.391     3.823    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y63         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[13]/C
                         clock pessimism             -0.066     3.757    
                         clock uncertainty            0.230     3.987    
    SLICE_X43Y63         FDRE (Hold_fdre_C_R)        -0.022     3.965    u_user_rw_req_generate/user_wr_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.965    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.591ns (10.829%)  route 4.867ns (89.171%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.823ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.738     4.076    u_user_rw_req_generate/rst_i
    SLICE_X43Y63         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.391     3.823    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y63         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[14]/C
                         clock pessimism             -0.066     3.757    
                         clock uncertainty            0.230     3.987    
    SLICE_X43Y63         FDRE (Hold_fdre_C_R)        -0.022     3.965    u_user_rw_req_generate/user_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.965    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.591ns (10.829%)  route 4.867ns (89.171%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.823ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.738     4.076    u_user_rw_req_generate/rst_i
    SLICE_X43Y63         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.391     3.823    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y63         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[15]/C
                         clock pessimism             -0.066     3.757    
                         clock uncertainty            0.230     3.987    
    SLICE_X43Y63         FDRE (Hold_fdre_C_R)        -0.022     3.965    u_user_rw_req_generate/user_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.965    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 0.675ns (12.153%)  route 4.879ns (87.847%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        4.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.751     4.089    u_user_rw_req_generate/rst_i
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.084     4.173 r  u_user_rw_req_generate/user_wr_en_i_1/O
                         net (fo=1, routed)           0.000     4.173    u_user_rw_req_generate/user_wr_en_i_1_n_0
    SLICE_X15Y32         FDRE                                         r  u_user_rw_req_generate/user_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.235     3.667    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X15Y32         FDRE                                         r  u_user_rw_req_generate/user_wr_en_reg/C
                         clock pessimism             -0.066     3.601    
                         clock uncertainty            0.230     3.831    
    SLICE_X15Y32         FDRE (Hold_fdre_C_D)         0.220     4.051    u_user_rw_req_generate/user_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -4.051    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.591ns (10.757%)  route 4.903ns (89.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.775     4.113    u_user_rw_req_generate/rst_i
    SLICE_X43Y62         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.358     3.790    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y62         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[10]/C
                         clock pessimism             -0.066     3.724    
                         clock uncertainty            0.230     3.954    
    SLICE_X43Y62         FDRE (Hold_fdre_C_R)        -0.022     3.932    u_user_rw_req_generate/user_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.591ns (10.757%)  route 4.903ns (89.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.775     4.113    u_user_rw_req_generate/rst_i
    SLICE_X43Y62         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.358     3.790    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y62         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[11]/C
                         clock pessimism             -0.066     3.724    
                         clock uncertainty            0.230     3.954    
    SLICE_X43Y62         FDRE (Hold_fdre_C_R)        -0.022     3.932    u_user_rw_req_generate/user_wr_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.591ns (10.757%)  route 4.903ns (89.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.775     4.113    u_user_rw_req_generate/rst_i
    SLICE_X43Y62         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.358     3.790    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y62         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[8]/C
                         clock pessimism             -0.066     3.724    
                         clock uncertainty            0.230     3.954    
    SLICE_X43Y62         FDRE (Hold_fdre_C_R)        -0.022     3.932    u_user_rw_req_generate/user_wr_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/user_wr_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.591ns (10.757%)  route 4.903ns (89.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.775     4.113    u_user_rw_req_generate/rst_i
    SLICE_X43Y62         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.358     3.790    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X43Y62         FDRE                                         r  u_user_rw_req_generate/user_wr_data_reg[9]/C
                         clock pessimism             -0.066     3.724    
                         clock uncertainty            0.230     3.954    
    SLICE_X43Y62         FDRE (Hold_fdre_C_R)        -0.022     3.932    u_user_rw_req_generate/user_wr_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_user_rw_req_generate/wr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 0.675ns (10.906%)  route 5.514ns (89.094%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        4.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 f  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.554     3.892    u_user_rw_req_generate/rst_i
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.084     3.976 r  u_user_rw_req_generate/wr_cnt[8]_i_1/O
                         net (fo=9, routed)           0.832     4.808    u_user_rw_req_generate/wr_cnt[8]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  u_user_rw_req_generate/wr_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.252     3.684    u_user_rw_req_generate/fpga_clk_50mhz
    SLICE_X14Y33         FDRE                                         r  u_user_rw_req_generate/wr_cnt_reg[0]/C
                         clock pessimism             -0.066     3.618    
                         clock uncertainty            0.230     3.848    
    SLICE_X14Y33         FDRE (Hold_fdre_C_R)         0.030     3.878    u_user_rw_req_generate/wr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.930    





---------------------------------------------------------------------------------------------------
From Clock:  phy_rgmii_rx_clk
  To Clock:  fpga_clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        6.742ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.056ns  (logic 0.398ns (37.706%)  route 0.658ns (62.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.658     1.056    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y22          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.202     7.798    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.143ns  (logic 0.379ns (33.146%)  route 0.764ns (66.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.764     1.143    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X0Y25          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)       -0.070     7.930    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.918ns  (logic 0.348ns (37.922%)  route 0.570ns (62.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.570     0.918    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X2Y21          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)       -0.167     7.833    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.951ns  (logic 0.433ns (45.510%)  route 0.518ns (54.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.518     0.951    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X2Y22          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)       -0.031     7.969    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.888ns  (logic 0.379ns (42.700%)  route 0.509ns (57.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.509     0.888    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X5Y18          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)       -0.075     7.925    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  7.037    

Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.923ns  (logic 0.379ns (41.070%)  route 0.544ns (58.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.544     0.923    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y24          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.039     7.961    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  7.038    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.743ns  (logic 0.348ns (46.807%)  route 0.395ns (53.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.395     0.743    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y18          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)       -0.212     7.788    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.742ns  (logic 0.348ns (46.906%)  route 0.394ns (53.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.394     0.742    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X4Y25          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)       -0.207     7.793    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.718%)  route 0.381ns (52.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.381     0.729    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y18          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)       -0.208     7.792    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.739ns  (logic 0.348ns (47.109%)  route 0.391ns (52.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.391     0.739    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X2Y22          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)       -0.166     7.834    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  7.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_125m_ethernet_mmcm
  To Clock:  fpga_clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        6.855ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.070ns  (logic 0.433ns (40.477%)  route 0.637ns (59.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.637     1.070    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X7Y3           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.075     7.925    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.874ns  (logic 0.398ns (45.527%)  route 0.476ns (54.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.476     0.874    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X7Y2           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y2           FDRE (Setup_fdre_C_D)       -0.200     7.800    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.805ns  (logic 0.348ns (43.241%)  route 0.457ns (56.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.457     0.805    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X5Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)       -0.210     7.790    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.931ns  (logic 0.379ns (40.703%)  route 0.552ns (59.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.552     0.931    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X9Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)       -0.073     7.927    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.912ns  (logic 0.433ns (47.460%)  route 0.479ns (52.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.912    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X7Y2           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y2           FDRE (Setup_fdre_C_D)       -0.075     7.925    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.065ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.057%)  route 0.481ns (55.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.481     0.860    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X5Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)       -0.075     7.925    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  7.065    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.653%)  route 0.367ns (51.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     0.715    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y8           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)       -0.212     7.788    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.436%)  route 0.356ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.356     0.704    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y6           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y6           FDRE (Setup_fdre_C_D)       -0.212     7.788    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.694ns  (logic 0.348ns (50.148%)  route 0.346ns (49.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.346     0.694    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X7Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.210     7.790    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fpga_clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.173%)  route 0.374ns (51.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.374     0.722    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y4          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)       -0.166     7.834    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  7.112    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  pll_clkout_100m_w

Setup :            0  Failing Endpoints,  Worst Slack       31.594ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.248ns  (logic 0.398ns (31.888%)  route 0.850ns (68.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.850     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X6Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y19          FDCE (Setup_fdce_C_D)       -0.158    32.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.842    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                 31.594    

Slack (MET) :             31.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.594%)  route 0.469ns (57.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.469     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X28Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y25         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 31.973    

Slack (MET) :             32.030ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.897ns  (logic 0.379ns (42.265%)  route 0.518ns (57.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.518     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X28Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y25         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 32.030    

Slack (MET) :             32.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.700%)  route 0.382ns (52.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.382     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X9Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y19          FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 32.062    

Slack (MET) :             32.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.832ns  (logic 0.379ns (45.536%)  route 0.453ns (54.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y24         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                 32.093    

Slack (MET) :             32.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.855%)  route 0.350ns (50.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.350     0.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X9Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y19          FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 32.095    

Slack (MET) :             32.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.246%)  route 0.375ns (49.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.375     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y25         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 32.171    

Slack (MET) :             32.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clkout_100m_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.713ns  (logic 0.379ns (53.124%)  route 0.334ns (46.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.334     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X9Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y19          FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 32.212    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk_50mhz
  To Clock:  phy_rgmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.637ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.637ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.156ns  (logic 0.348ns (30.110%)  route 0.808ns (69.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.808     1.156    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X1Y22          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)       -0.207    19.793    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                 18.637    

Slack (MET) :             18.751ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.050ns  (logic 0.398ns (37.919%)  route 0.652ns (62.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.652     1.050    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y20          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)       -0.199    19.801    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.801    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 18.751    

Slack (MET) :             18.918ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.010ns  (logic 0.379ns (37.507%)  route 0.631ns (62.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.631     1.010    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X0Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)       -0.072    19.928    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.928    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 18.918    

Slack (MET) :             18.929ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.864ns  (logic 0.348ns (40.287%)  route 0.516ns (59.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.516     0.864    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X0Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)       -0.207    19.793    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 18.929    

Slack (MET) :             19.050ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.780ns  (logic 0.348ns (44.595%)  route 0.432ns (55.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.432     0.780    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y25          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)       -0.170    19.830    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 19.050    

Slack (MET) :             19.062ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.863ns  (logic 0.379ns (43.918%)  route 0.484ns (56.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.484     0.863    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)       -0.075    19.925    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                 19.062    

Slack (MET) :             19.062ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.740%)  route 0.381ns (52.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381     0.729    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X0Y20          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.209    19.791    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 19.062    

Slack (MET) :             19.064ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.076%)  route 0.376ns (51.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376     0.724    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)       -0.212    19.788    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 19.064    

Slack (MET) :             19.089ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.431%)  route 0.356ns (50.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.356     0.704    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)       -0.207    19.793    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 19.089    

Slack (MET) :             19.091ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rgmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.702ns  (logic 0.348ns (49.592%)  route 0.354ns (50.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26                                       0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.354     0.702    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X3Y26          FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)       -0.207    19.793    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                 19.091    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk_50mhz
  To Clock:  clk_out_125m_ethernet_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       18.689ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.689ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.092ns  (logic 0.348ns (31.881%)  route 0.744ns (68.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.744     1.092    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y4           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)       -0.219    19.781    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.781    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 18.689    

Slack (MET) :             18.928ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.905ns  (logic 0.348ns (38.451%)  route 0.557ns (61.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.557     0.905    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y1           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)       -0.167    19.833    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.833    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 18.928    

Slack (MET) :             19.016ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.953ns  (logic 0.379ns (39.750%)  route 0.574ns (60.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.574     0.953    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X6Y3           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)       -0.031    19.969    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 19.016    

Slack (MET) :             19.028ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.943ns  (logic 0.379ns (40.212%)  route 0.564ns (59.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.564     0.943    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y1           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)       -0.029    19.971    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 19.028    

Slack (MET) :             19.057ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.766ns  (logic 0.348ns (45.414%)  route 0.418ns (54.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.418     0.766    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y9           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.177    19.823    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.823    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                 19.057    

Slack (MET) :             19.061ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.910ns  (logic 0.379ns (41.626%)  route 0.531ns (58.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.531     0.910    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X6Y3           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)       -0.029    19.971    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 19.061    

Slack (MET) :             19.072ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.855ns  (logic 0.379ns (44.329%)  route 0.476ns (55.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.476     0.855    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y7           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)       -0.073    19.927    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 19.072    

Slack (MET) :             19.101ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.596%)  route 0.383ns (52.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.383     0.731    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X6Y2           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.168    19.832    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.832    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 19.101    

Slack (MET) :             19.107ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.685ns  (logic 0.348ns (50.774%)  route 0.337ns (49.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.337     0.685    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X7Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y5           FDRE (Setup_fdre_C_D)       -0.208    19.792    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.792    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                 19.107    

Slack (MET) :             19.130ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_125m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.662ns  (logic 0.348ns (52.568%)  route 0.314ns (47.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5                                        0.000     0.000 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.314     0.662    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X7Y5           FDRE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y5           FDRE (Setup_fdre_C_D)       -0.208    19.792    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.792    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                 19.130    





---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk_50mhz
  To Clock:  clk_out_50m_ethernet_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       10.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.429ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_udp_layer/u_udp_send/ready_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.748ns (23.728%)  route 2.404ns (76.272%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -6.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.368ns = ( 17.632 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.384     3.816    u_udp_protocol_stack/u_udp_layer/u_udp_send/app_tx_clk
    SLICE_X12Y14         FDRE                                         r  u_udp_protocol_stack/u_udp_layer/u_udp_send/ready_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     4.249 f  u_udp_protocol_stack/u_udp_layer/u_udp_send/ready_cnt_reg[0]/Q
                         net (fo=8, routed)           0.723     4.972    u_udp_protocol_stack/u_udp_layer/u_udp_send/ready_cnt_reg_n_0_[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.105     5.077 f  u_udp_protocol_stack/u_udp_layer/u_udp_send/app_tx_ready_INST_0_i_1/O
                         net (fo=5, routed)           0.482     5.559    u_udp_protocol_stack/u_udp_layer/u_udp_send/app_tx_ready_INST_0_i_1_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.105     5.664 r  u_udp_protocol_stack/u_udp_layer/u_udp_send/app_tx_ready_INST_0/O
                         net (fo=6, routed)           1.199     6.863    u_ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.105     6.968 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__2/O
                         net (fo=1, routed)           0.000     6.968    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X32Y10         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.256    17.632    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y10         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    17.632    
                         clock uncertainty           -0.267    17.364    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.033    17.397    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         17.397    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                 10.429    

Slack (MET) :             10.826ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_udp_layer/u_udp_send/ready_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.643ns (23.969%)  route 2.040ns (76.031%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -6.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.384     3.816    u_udp_protocol_stack/u_udp_layer/u_udp_send/app_tx_clk
    SLICE_X12Y14         FDRE                                         r  u_udp_protocol_stack/u_udp_layer/u_udp_send/ready_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.433     4.249 f  u_udp_protocol_stack/u_udp_layer/u_udp_send/ready_cnt_reg[0]/Q
                         net (fo=8, routed)           0.723     4.972    u_udp_protocol_stack/u_udp_layer/u_udp_send/ready_cnt_reg_n_0_[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.105     5.077 f  u_udp_protocol_stack/u_udp_layer/u_udp_send/app_tx_ready_INST_0_i_1/O
                         net (fo=5, routed)           0.482     5.559    u_udp_protocol_stack/u_udp_layer/u_udp_send/app_tx_ready_INST_0_i_1_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.105     5.664 r  u_udp_protocol_stack/u_udp_layer/u_udp_send/app_tx_ready_INST_0/O
                         net (fo=6, routed)           0.835     6.498    u_ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X12Y5          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X12Y5          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.000    17.638    
                         clock uncertainty           -0.267    17.370    
    SLICE_X12Y5          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    17.324    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                 10.826    

Slack (MET) :             11.800ns  (required time - arrival time)
  Source:                 u_ddr_to_eth_send/app_tx_data_last_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.379ns (20.437%)  route 1.475ns (79.563%))
  Logic Levels:           0  
  Clock Path Skew:        -6.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.234     3.666    u_ddr_to_eth_send/clk
    SLICE_X32Y8          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.379     4.045 r  u_ddr_to_eth_send/app_tx_data_last_reg/Q
                         net (fo=3, routed)           1.475     5.520    u_ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X12Y5          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X12Y5          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.000    17.638    
                         clock uncertainty           -0.267    17.370    
    SLICE_X12Y5          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050    17.320    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                 11.800    

Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.379ns (18.861%)  route 1.630ns (81.139%))
  Logic Levels:           0  
  Clock Path Skew:        -5.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.869     3.300    u_ddr_to_eth_send/clk
    SLICE_X37Y3          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     3.679 r  u_ddr_to_eth_send/app_tx_data_reg[6]/Q
                         net (fo=3, routed)           1.630     5.310    u_ila_0/inst/ila_core_inst/probe0[6]
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.000    17.638    
                         clock uncertainty           -0.267    17.370    
    SLICE_X8Y5           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    17.334    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 12.024    

Slack (MET) :             12.064ns  (required time - arrival time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.348ns (17.386%)  route 1.654ns (82.614%))
  Logic Levels:           0  
  Clock Path Skew:        -5.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.869     3.300    u_ddr_to_eth_send/clk
    SLICE_X37Y3          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.348     3.648 r  u_ddr_to_eth_send/app_tx_data_reg[7]/Q
                         net (fo=3, routed)           1.654     5.302    u_ila_0/inst/ila_core_inst/probe0[7]
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.000    17.638    
                         clock uncertainty           -0.267    17.370    
    SLICE_X8Y5           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.004    17.366    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         17.366    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                 12.064    

Slack (MET) :             12.194ns  (required time - arrival time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.379ns (20.758%)  route 1.447ns (79.242%))
  Logic Levels:           0  
  Clock Path Skew:        -5.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.869     3.300    u_ddr_to_eth_send/clk
    SLICE_X37Y3          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.379     3.679 r  u_ddr_to_eth_send/app_tx_data_reg[0]/Q
                         net (fo=3, routed)           1.447     5.126    u_ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000    17.638    
                         clock uncertainty           -0.267    17.370    
    SLICE_X8Y5           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050    17.320    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         17.320    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                 12.194    

Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 u_ddr_to_eth_send/app_tx_data_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.379ns (32.447%)  route 0.789ns (67.553%))
  Logic Levels:           0  
  Clock Path Skew:        -6.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.467     3.899    u_ddr_to_eth_send/clk
    SLICE_X31Y5          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.379     4.278 r  u_ddr_to_eth_send/app_tx_data_vld_reg/Q
                         net (fo=3, routed)           0.789     5.067    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X12Y5          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X12Y5          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism              0.000    17.638    
                         clock uncertainty           -0.267    17.370    
    SLICE_X12Y5          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    17.316    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 12.249    

Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 u_ddr_to_eth_send/app_tx_data_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.484ns (41.226%)  route 0.690ns (58.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.368ns = ( 17.632 - 20.000 ) 
    Source Clock Delay      (SCD):    3.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.467     3.899    u_ddr_to_eth_send/clk
    SLICE_X31Y5          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.379     4.278 r  u_ddr_to_eth_send/app_tx_data_vld_reg/Q
                         net (fo=3, routed)           0.690     4.968    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.105     5.073 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.073    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X32Y10         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.256    17.632    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y10         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    17.632    
                         clock uncertainty           -0.267    17.364    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.032    17.396    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 12.323    

Slack (MET) :             12.331ns  (required time - arrival time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.379ns (28.734%)  route 0.940ns (71.266%))
  Logic Levels:           0  
  Clock Path Skew:        -6.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.234     3.666    u_ddr_to_eth_send/clk
    SLICE_X32Y8          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.379     4.045 r  u_ddr_to_eth_send/app_tx_data_reg[1]/Q
                         net (fo=3, routed)           0.940     4.985    u_ila_0/inst/ila_core_inst/probe0[1]
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism              0.000    17.638    
                         clock uncertainty           -0.267    17.370    
    SLICE_X8Y5           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    17.316    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                 12.331    

Slack (MET) :             12.341ns  (required time - arrival time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50m_ethernet_mmcm rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.379ns (28.772%)  route 0.938ns (71.228%))
  Logic Levels:           0  
  Clock Path Skew:        -6.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 17.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.234     3.666    u_ddr_to_eth_send/clk
    SLICE_X32Y8          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.379     4.045 r  u_ddr_to_eth_send/app_tx_data_reg[2]/Q
                         net (fo=3, routed)           0.938     4.983    u_ila_0/inst/ila_core_inst/probe0[2]
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    21.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    14.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    16.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    16.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.262    17.638    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism              0.000    17.638    
                         clock uncertainty           -0.267    17.370    
    SLICE_X8Y5           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    17.324    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                 12.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.716ns  (arrival time - required time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.814%)  route 0.293ns (61.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.055     1.323    u_ddr_to_eth_send/clk
    SLICE_X37Y3          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.464 r  u_ddr_to_eth_send/app_tx_data_reg[4]/Q
                         net (fo=3, routed)           0.293     1.757    u_ila_0/inst/ila_core_inst/probe0[4]
    SLICE_X32Y7          LUT3 (Prop_lut3_I1_O)        0.045     1.802 r  u_ila_0/inst/ila_core_inst/probeDelay1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[4]
    SLICE_X32Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.831    -1.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000    -1.273    
                         clock uncertainty            0.267    -1.006    
    SLICE_X32Y7          FDRE (Hold_fdre_C_D)         0.092    -0.914    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.731ns  (arrival time - required time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.588%)  route 0.309ns (62.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.055     1.323    u_ddr_to_eth_send/clk
    SLICE_X37Y3          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.464 r  u_ddr_to_eth_send/app_tx_data_reg[0]/Q
                         net (fo=3, routed)           0.309     1.773    u_ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X31Y7          LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.831    -1.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    -1.273    
                         clock uncertainty            0.267    -1.006    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.092    -0.914    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.780ns  (arrival time - required time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.227ns (41.786%)  route 0.316ns (58.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.055     1.323    u_ddr_to_eth_send/clk
    SLICE_X37Y3          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.128     1.451 r  u_ddr_to_eth_send/app_tx_data_reg[7]/Q
                         net (fo=3, routed)           0.316     1.767    u_ila_0/inst/ila_core_inst/probe0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I1_O)        0.099     1.866 r  u_ila_0/inst/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.866    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X33Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.831    -1.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X33Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000    -1.273    
                         clock uncertainty            0.267    -1.006    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.092    -0.914    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.854ns  (arrival time - required time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.645%)  route 0.213ns (53.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.273     1.542    u_ddr_to_eth_send/clk
    SLICE_X32Y8          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  u_ddr_to_eth_send/app_tx_data_reg[3]/Q
                         net (fo=3, routed)           0.213     1.895    u_ila_0/inst/ila_core_inst/probe0[3]
    SLICE_X31Y7          LUT3 (Prop_lut3_I1_O)        0.045     1.940 r  u_ila_0/inst/ila_core_inst/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.940    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.831    -1.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000    -1.273    
                         clock uncertainty            0.267    -1.006    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.092    -0.914    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.857ns  (arrival time - required time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.962%)  route 0.435ns (70.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.055     1.323    u_ddr_to_eth_send/clk
    SLICE_X37Y3          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.464 r  u_ddr_to_eth_send/app_tx_data_reg[6]/Q
                         net (fo=3, routed)           0.435     1.899    u_ila_0/inst/ila_core_inst/probe0[6]
    SLICE_X33Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.944 r  u_ila_0/inst/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.944    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X33Y9          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.831    -1.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X33Y9          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    -1.273    
                         clock uncertainty            0.267    -1.006    
    SLICE_X33Y9          FDRE (Hold_fdre_C_D)         0.092    -0.914    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.865ns  (arrival time - required time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.657%)  route 0.441ns (70.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.055     1.323    u_ddr_to_eth_send/clk
    SLICE_X37Y3          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.464 r  u_ddr_to_eth_send/app_tx_data_reg[5]/Q
                         net (fo=3, routed)           0.441     1.905    u_ila_0/inst/ila_core_inst/probe0[5]
    SLICE_X31Y10         LUT3 (Prop_lut3_I1_O)        0.045     1.950 r  u_ila_0/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.950    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X31Y10         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.830    -1.274    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X31Y10         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    -1.274    
                         clock uncertainty            0.267    -1.007    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.092    -0.915    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.915    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.915ns  (arrival time - required time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.453%)  route 0.274ns (59.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.273     1.542    u_ddr_to_eth_send/clk
    SLICE_X32Y8          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  u_ddr_to_eth_send/app_tx_data_reg[1]/Q
                         net (fo=3, routed)           0.274     1.956    u_ila_0/inst/ila_core_inst/probe0[1]
    SLICE_X31Y7          LUT3 (Prop_lut3_I1_O)        0.045     2.001 r  u_ila_0/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.001    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.831    -1.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X31Y7          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000    -1.273    
                         clock uncertainty            0.267    -1.006    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.092    -0.914    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.916ns  (arrival time - required time)
  Source:                 u_ddr_to_eth_send/app_tx_data_last_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.414%)  route 0.274ns (59.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.273     1.542    u_ddr_to_eth_send/clk
    SLICE_X32Y8          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  u_ddr_to_eth_send/app_tx_data_last_reg/Q
                         net (fo=3, routed)           0.274     1.957    u_ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X31Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.002 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.002    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X31Y10         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.830    -1.274    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X31Y10         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    -1.274    
                         clock uncertainty            0.267    -1.007    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.092    -0.915    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.915    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.977%)  route 0.279ns (60.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.273     1.542    u_ddr_to_eth_send/clk
    SLICE_X32Y8          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  u_ddr_to_eth_send/app_tx_data_reg[2]/Q
                         net (fo=3, routed)           0.279     1.962    u_ila_0/inst/ila_core_inst/probe0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I1_O)        0.045     2.007 r  u_ila_0/inst/ila_core_inst/probeDelay1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.007    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X31Y8          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.831    -1.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X31Y8          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000    -1.273    
                         clock uncertainty            0.267    -1.006    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.092    -0.914    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.968ns  (arrival time - required time)
  Source:                 u_ddr_to_eth_send/app_tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50m_ethernet_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50m_ethernet_mmcm rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.520%)  route 0.620ns (81.480%))
  Logic Levels:           0  
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.055     1.323    u_ddr_to_eth_send/clk
    SLICE_X37Y3          FDRE                                         r  u_ddr_to_eth_send/app_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.464 r  u_ddr_to_eth_send/app_tx_data_reg[4]/Q
                         net (fo=3, routed)           0.620     2.084    u_ila_0/inst/ila_core_inst/probe0[4]
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.836    -1.268    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y5           SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.000    -1.268    
                         clock uncertainty            0.267    -1.001    
    SLICE_X8Y5           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.884    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  2.968    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_125m_ethernet_mmcm
  To Clock:  clk_out_125m_ethernet_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.379ns (18.058%)  route 1.720ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.917ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.438    -1.917    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.379    -1.538 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          1.720     0.182    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X7Y11          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.326     5.702    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y11          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.352     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.331     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.379ns (18.058%)  route 1.720ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.917ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.438    -1.917    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.379    -1.538 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          1.720     0.182    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X7Y11          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.326     5.702    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y11          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.352     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.331     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.379ns (18.058%)  route 1.720ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.917ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.438    -1.917    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.379    -1.538 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          1.720     0.182    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X7Y11          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.326     5.702    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y11          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.352     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.331     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.379ns (18.058%)  route 1.720ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.917ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.438    -1.917    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.379    -1.538 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          1.720     0.182    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X7Y11          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.326     5.702    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y11          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism              0.352     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.331     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.379ns (18.058%)  route 1.720ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.917ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.438    -1.917    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.379    -1.538 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          1.720     0.182    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X7Y11          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.326     5.702    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y11          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.352     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.331     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.379ns (18.058%)  route 1.720ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.917ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.438    -1.917    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.379    -1.538 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          1.720     0.182    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X7Y11          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.326     5.702    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y11          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.352     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.331     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.379ns (18.058%)  route 1.720ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.917ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.438    -1.917    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.379    -1.538 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          1.720     0.182    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X7Y11          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.326     5.702    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y11          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.352     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.331     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.379ns (18.058%)  route 1.720ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.917ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.438    -1.917    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.379    -1.538 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          1.720     0.182    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X7Y11          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.326     5.702    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y11          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.352     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.331     5.637    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.379ns (18.058%)  route 1.720ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.917ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.438    -1.917    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.379    -1.538 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          1.720     0.182    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X6Y11          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.326     5.702    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X6Y11          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.352     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X6Y11          FDCE (Recov_fdce_C_CLR)     -0.258     5.710    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_125m_ethernet_mmcm rise@8.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.379ns (18.058%)  route 1.720ns (81.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.298ns = ( 5.702 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.917ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.438    -1.917    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.379    -1.538 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          1.720     0.182    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X6Y11          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     9.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057     2.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     4.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     4.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.326     5.702    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X6Y11          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.352     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X6Y11          FDCE (Recov_fdce_C_CLR)     -0.258     5.710    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  5.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.592    -0.816    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141    -0.675 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.181    -0.494    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X6Y6           FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y6           FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.866    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.592    -0.816    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141    -0.675 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.181    -0.494    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X6Y6           FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y6           FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.866    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.592    -0.816    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141    -0.675 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.181    -0.494    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X6Y6           FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y6           FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.441    -0.799    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.067    -0.866    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.593    -0.815    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDPE (Prop_fdpe_C_Q)         0.128    -0.687 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.116    -0.571    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X5Y7           FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.863    -1.241    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.441    -0.800    
    SLICE_X5Y7           FDCE (Remov_fdce_C_CLR)     -0.146    -0.946    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.946    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.593    -0.815    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDPE (Prop_fdpe_C_Q)         0.128    -0.687 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.116    -0.571    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X5Y7           FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.863    -1.241    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.441    -0.800    
    SLICE_X5Y7           FDCE (Remov_fdce_C_CLR)     -0.146    -0.946    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.946    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.592    -0.816    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141    -0.675 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.181    -0.494    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X6Y6           FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.441    -0.799    
    SLICE_X6Y6           FDPE (Remov_fdpe_C_PRE)     -0.071    -0.870    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.592    -0.816    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141    -0.675 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.181    -0.494    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X6Y6           FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.441    -0.799    
    SLICE_X6Y6           FDPE (Remov_fdpe_C_PRE)     -0.071    -0.870    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.592    -0.816    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141    -0.675 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.181    -0.494    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X6Y6           FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X6Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.441    -0.799    
    SLICE_X6Y6           FDPE (Remov_fdpe_C_PRE)     -0.071    -0.870    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.592    -0.816    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141    -0.675 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          0.181    -0.494    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X6Y6           FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X6Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.441    -0.799    
    SLICE_X6Y6           FDPE (Remov_fdpe_C_PRE)     -0.071    -0.870    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_125m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.593    -0.815    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y6           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDPE (Prop_fdpe_C_Q)         0.128    -0.687 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.116    -0.571    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X5Y7           FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.863    -1.241    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.441    -0.800    
    SLICE_X5Y7           FDPE (Remov_fdpe_C_PRE)     -0.149    -0.949    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.949    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_50m_ethernet_mmcm
  To Clock:  clk_out_125m_ethernet_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out_125m_ethernet_mmcm rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        1.799ns  (logic 0.379ns (21.065%)  route 1.420ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 21.706 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          1.420    19.884    u_udp_protocol_stack/reset
    SLICE_X0Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                     24.000    24.000 r  
    R4                   IBUF                         0.000    24.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    25.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    18.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    20.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.330    21.706    u_udp_protocol_stack/phy_tx_clk
    SLICE_X0Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[1]/C
                         clock pessimism              0.197    21.903    
                         clock uncertainty           -0.222    21.681    
    SLICE_X0Y4           FDCE (Recov_fdce_C_CLR)     -0.331    21.350    u_udp_protocol_stack/phy_tx_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -19.884    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out_125m_ethernet_mmcm rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        1.799ns  (logic 0.379ns (21.065%)  route 1.420ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 21.706 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          1.420    19.884    u_udp_protocol_stack/reset
    SLICE_X0Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                     24.000    24.000 r  
    R4                   IBUF                         0.000    24.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    25.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    18.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    20.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.330    21.706    u_udp_protocol_stack/phy_tx_clk
    SLICE_X0Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[2]/C
                         clock pessimism              0.197    21.903    
                         clock uncertainty           -0.222    21.681    
    SLICE_X0Y4           FDCE (Recov_fdce_C_CLR)     -0.331    21.350    u_udp_protocol_stack/phy_tx_reset_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -19.884    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out_125m_ethernet_mmcm rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        1.799ns  (logic 0.379ns (21.065%)  route 1.420ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 21.706 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          1.420    19.884    u_udp_protocol_stack/reset
    SLICE_X0Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                     24.000    24.000 r  
    R4                   IBUF                         0.000    24.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    25.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    18.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    20.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.330    21.706    u_udp_protocol_stack/phy_tx_clk
    SLICE_X0Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[3]/C
                         clock pessimism              0.197    21.903    
                         clock uncertainty           -0.222    21.681    
    SLICE_X0Y4           FDCE (Recov_fdce_C_CLR)     -0.331    21.350    u_udp_protocol_stack/phy_tx_reset_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -19.884    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out_125m_ethernet_mmcm rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        1.799ns  (logic 0.379ns (21.065%)  route 1.420ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 21.706 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          1.420    19.884    u_udp_protocol_stack/reset
    SLICE_X0Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                     24.000    24.000 r  
    R4                   IBUF                         0.000    24.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    25.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    18.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    20.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.330    21.706    u_udp_protocol_stack/phy_tx_clk
    SLICE_X0Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[4]/C
                         clock pessimism              0.197    21.903    
                         clock uncertainty           -0.222    21.681    
    SLICE_X0Y4           FDCE (Recov_fdce_C_CLR)     -0.331    21.350    u_udp_protocol_stack/phy_tx_reset_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -19.884    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out_125m_ethernet_mmcm rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        1.799ns  (logic 0.379ns (21.065%)  route 1.420ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 21.706 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          1.420    19.884    u_udp_protocol_stack/reset
    SLICE_X0Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                     24.000    24.000 r  
    R4                   IBUF                         0.000    24.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    25.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    18.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    20.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.330    21.706    u_udp_protocol_stack/phy_tx_clk
    SLICE_X0Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[5]/C
                         clock pessimism              0.197    21.903    
                         clock uncertainty           -0.222    21.681    
    SLICE_X0Y4           FDCE (Recov_fdce_C_CLR)     -0.331    21.350    u_udp_protocol_stack/phy_tx_reset_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -19.884    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out_125m_ethernet_mmcm rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        1.795ns  (logic 0.379ns (21.109%)  route 1.416ns (78.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 21.706 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          1.416    19.881    u_udp_protocol_stack/reset
    SLICE_X1Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                     24.000    24.000 r  
    R4                   IBUF                         0.000    24.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    25.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    18.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    20.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.330    21.706    u_udp_protocol_stack/phy_tx_clk
    SLICE_X1Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[6]/C
                         clock pessimism              0.197    21.903    
                         clock uncertainty           -0.222    21.681    
    SLICE_X1Y4           FDCE (Recov_fdce_C_CLR)     -0.331    21.350    u_udp_protocol_stack/phy_tx_reset_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out_125m_ethernet_mmcm rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        1.795ns  (logic 0.379ns (21.109%)  route 1.416ns (78.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 21.706 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          1.416    19.881    u_udp_protocol_stack/reset
    SLICE_X1Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                     24.000    24.000 r  
    R4                   IBUF                         0.000    24.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    25.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    18.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    20.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.330    21.706    u_udp_protocol_stack/phy_tx_clk
    SLICE_X1Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[7]/C
                         clock pessimism              0.197    21.903    
                         clock uncertainty           -0.222    21.681    
    SLICE_X1Y4           FDCE (Recov_fdce_C_CLR)     -0.331    21.350    u_udp_protocol_stack/phy_tx_reset_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[8]_inv/PRE
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out_125m_ethernet_mmcm rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        1.795ns  (logic 0.379ns (21.109%)  route 1.416ns (78.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 21.706 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          1.416    19.881    u_udp_protocol_stack/reset
    SLICE_X1Y4           FDPE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[8]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                     24.000    24.000 r  
    R4                   IBUF                         0.000    24.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    25.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    18.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    20.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.330    21.706    u_udp_protocol_stack/phy_tx_clk
    SLICE_X1Y4           FDPE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[8]_inv/C
                         clock pessimism              0.197    21.903    
                         clock uncertainty           -0.222    21.681    
    SLICE_X1Y4           FDPE (Recov_fdpe_C_PRE)     -0.292    21.389    u_udp_protocol_stack/phy_tx_reset_timer_reg[8]_inv
  -------------------------------------------------------------------
                         required time                         21.389    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_d0_reg/PRE
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out_125m_ethernet_mmcm rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        1.598ns  (logic 0.379ns (23.723%)  route 1.219ns (76.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 21.705 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          1.219    19.683    u_udp_protocol_stack/reset
    SLICE_X4Y3           FDPE                                         f  u_udp_protocol_stack/phy_tx_reset_d0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                     24.000    24.000 r  
    R4                   IBUF                         0.000    24.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    25.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    18.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    20.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.329    21.705    u_udp_protocol_stack/phy_tx_clk
    SLICE_X4Y3           FDPE                                         r  u_udp_protocol_stack/phy_tx_reset_d0_reg/C
                         clock pessimism              0.197    21.902    
                         clock uncertainty           -0.222    21.680    
    SLICE_X4Y3           FDPE (Recov_fdpe_C_PRE)     -0.292    21.388    u_udp_protocol_stack/phy_tx_reset_d0_reg
  -------------------------------------------------------------------
                         required time                         21.388    
                         arrival time                         -19.683    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_d1_reg/PRE
                            (recovery check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out_125m_ethernet_mmcm rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        1.598ns  (logic 0.379ns (23.723%)  route 1.219ns (76.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 21.705 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          1.219    19.683    u_udp_protocol_stack/reset
    SLICE_X4Y3           FDPE                                         f  u_udp_protocol_stack/phy_tx_reset_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                     24.000    24.000 r  
    R4                   IBUF                         0.000    24.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004    25.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.057    18.946 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    20.299    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.376 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         1.329    21.705    u_udp_protocol_stack/phy_tx_clk
    SLICE_X4Y3           FDPE                                         r  u_udp_protocol_stack/phy_tx_reset_d1_reg/C
                         clock pessimism              0.197    21.902    
                         clock uncertainty           -0.222    21.680    
    SLICE_X4Y3           FDPE (Recov_fdpe_C_PRE)     -0.292    21.388    u_udp_protocol_stack/phy_tx_reset_d1_reg
  -------------------------------------------------------------------
                         required time                         21.388    
                         arrival time                         -19.683    
  -------------------------------------------------------------------
                         slack                                  1.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.598%)  route 0.660ns (82.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.596    -0.812    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          0.660    -0.011    u_udp_protocol_stack/reset
    SLICE_X0Y3           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.866    -1.238    u_udp_protocol_stack/phy_tx_clk
    SLICE_X0Y3           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[0]/C
                         clock pessimism              0.743    -0.495    
                         clock uncertainty            0.222    -0.273    
    SLICE_X0Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    u_udp_protocol_stack/phy_tx_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_d0_reg/PRE
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.481%)  route 0.666ns (82.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.596    -0.812    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          0.666    -0.005    u_udp_protocol_stack/reset
    SLICE_X4Y3           FDPE                                         f  u_udp_protocol_stack/phy_tx_reset_d0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/phy_tx_clk
    SLICE_X4Y3           FDPE                                         r  u_udp_protocol_stack/phy_tx_reset_d0_reg/C
                         clock pessimism              0.743    -0.497    
                         clock uncertainty            0.222    -0.275    
    SLICE_X4Y3           FDPE (Remov_fdpe_C_PRE)     -0.095    -0.370    u_udp_protocol_stack/phy_tx_reset_d0_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_d1_reg/PRE
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.481%)  route 0.666ns (82.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.596    -0.812    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          0.666    -0.005    u_udp_protocol_stack/reset
    SLICE_X4Y3           FDPE                                         f  u_udp_protocol_stack/phy_tx_reset_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/phy_tx_clk
    SLICE_X4Y3           FDPE                                         r  u_udp_protocol_stack/phy_tx_reset_d1_reg/C
                         clock pessimism              0.743    -0.497    
                         clock uncertainty            0.222    -0.275    
    SLICE_X4Y3           FDPE (Remov_fdpe_C_PRE)     -0.095    -0.370    u_udp_protocol_stack/phy_tx_reset_d1_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_reg/PRE
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.481%)  route 0.666ns (82.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.596    -0.812    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          0.666    -0.005    u_udp_protocol_stack/reset
    SLICE_X4Y3           FDPE                                         f  u_udp_protocol_stack/phy_tx_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.864    -1.240    u_udp_protocol_stack/phy_tx_clk
    SLICE_X4Y3           FDPE                                         r  u_udp_protocol_stack/phy_tx_reset_reg/C
                         clock pessimism              0.743    -0.497    
                         clock uncertainty            0.222    -0.275    
    SLICE_X4Y3           FDPE (Remov_fdpe_C_PRE)     -0.095    -0.370    u_udp_protocol_stack/phy_tx_reset_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[6]/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.141ns (15.386%)  route 0.775ns (84.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.596    -0.812    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          0.775     0.105    u_udp_protocol_stack/reset
    SLICE_X1Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.866    -1.238    u_udp_protocol_stack/phy_tx_clk
    SLICE_X1Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[6]/C
                         clock pessimism              0.743    -0.495    
                         clock uncertainty            0.222    -0.273    
    SLICE_X1Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    u_udp_protocol_stack/phy_tx_reset_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[7]/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.141ns (15.386%)  route 0.775ns (84.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.596    -0.812    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          0.775     0.105    u_udp_protocol_stack/reset
    SLICE_X1Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.866    -1.238    u_udp_protocol_stack/phy_tx_clk
    SLICE_X1Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[7]/C
                         clock pessimism              0.743    -0.495    
                         clock uncertainty            0.222    -0.273    
    SLICE_X1Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    u_udp_protocol_stack/phy_tx_reset_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[8]_inv/PRE
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.141ns (15.386%)  route 0.775ns (84.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.596    -0.812    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          0.775     0.105    u_udp_protocol_stack/reset
    SLICE_X1Y4           FDPE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[8]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.866    -1.238    u_udp_protocol_stack/phy_tx_clk
    SLICE_X1Y4           FDPE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[8]_inv/C
                         clock pessimism              0.743    -0.495    
                         clock uncertainty            0.222    -0.273    
    SLICE_X1Y4           FDPE (Remov_fdpe_C_PRE)     -0.095    -0.368    u_udp_protocol_stack/phy_tx_reset_timer_reg[8]_inv
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.141ns (15.323%)  route 0.779ns (84.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.596    -0.812    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          0.779     0.108    u_udp_protocol_stack/reset
    SLICE_X0Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.866    -1.238    u_udp_protocol_stack/phy_tx_clk
    SLICE_X0Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[1]/C
                         clock pessimism              0.743    -0.495    
                         clock uncertainty            0.222    -0.273    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    u_udp_protocol_stack/phy_tx_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.141ns (15.323%)  route 0.779ns (84.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.596    -0.812    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          0.779     0.108    u_udp_protocol_stack/reset
    SLICE_X0Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.866    -1.238    u_udp_protocol_stack/phy_tx_clk
    SLICE_X0Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[2]/C
                         clock pessimism              0.743    -0.495    
                         clock uncertainty            0.222    -0.273    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    u_udp_protocol_stack/phy_tx_reset_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_tx_reset_timer_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_125m_ethernet_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_125m_ethernet_mmcm rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.141ns (15.323%)  route 0.779ns (84.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.440    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         0.596    -0.812    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          0.779     0.108    u_udp_protocol_stack/reset
    SLICE_X0Y4           FDCE                                         f  u_udp_protocol_stack/phy_tx_reset_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_125m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.480     0.480    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.662 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -2.133    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_125m_ethernet_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout3_buf/O
                         net (fo=285, routed)         0.866    -1.238    u_udp_protocol_stack/phy_tx_clk
    SLICE_X0Y4           FDCE                                         r  u_udp_protocol_stack/phy_tx_reset_timer_reg[3]/C
                         clock pessimism              0.743    -0.495    
                         clock uncertainty            0.222    -0.273    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    u_udp_protocol_stack/phy_tx_reset_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.473    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.735ns (20.229%)  route 2.898ns (79.771%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.323     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.232     5.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.126     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.449     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.308    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.292    35.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.622    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 29.010    

Slack (MET) :             29.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.735ns (20.229%)  route 2.898ns (79.771%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.323     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.232     5.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.126     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.449     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.308    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.292    35.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.622    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 29.010    

Slack (MET) :             29.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.735ns (20.229%)  route 2.898ns (79.771%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.323     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.232     5.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.126     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.449     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.308    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.292    35.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.622    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 29.010    

Slack (MET) :             29.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.735ns (20.229%)  route 2.898ns (79.771%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.323     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.232     5.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.126     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.449     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.308    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.258    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.656    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 29.044    

Slack (MET) :             29.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.735ns (20.229%)  route 2.898ns (79.771%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.323     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.232     5.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.126     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.449     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.308    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.258    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.656    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 29.044    

Slack (MET) :             29.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.735ns (20.229%)  route 2.898ns (79.771%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.323     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.232     5.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.126     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.449     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.308    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.258    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.656    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 29.044    

Slack (MET) :             29.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.735ns (20.229%)  route 2.898ns (79.771%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.323     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.232     5.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.126     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.449     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X12Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X12Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.308    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X12Y27         FDCE (Recov_fdce_C_CLR)     -0.258    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.656    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                 29.044    

Slack (MET) :             29.129ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.735ns (21.148%)  route 2.740ns (78.852%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.323     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.232     5.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.126     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.291     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.308    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.331    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.583    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                 29.129    

Slack (MET) :             29.129ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.735ns (21.148%)  route 2.740ns (78.852%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.323     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.232     5.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.126     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.291     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.308    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.331    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.583    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                 29.129    

Slack (MET) :             29.129ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.735ns (21.148%)  route 2.740ns (78.852%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.641 - 33.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.362     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.398     3.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.323     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X13Y28         LUT4 (Prop_lut4_I0_O)        0.232     5.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.126     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.163 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.291     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.250    35.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.308    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.331    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.583    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                 29.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.574%)  route 0.234ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.234     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.820     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.373     1.322    
    SLICE_X12Y24         FDPE (Remov_fdpe_C_PRE)     -0.071     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.574%)  route 0.234ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.234     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.820     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.373     1.322    
    SLICE_X12Y24         FDPE (Remov_fdpe_C_PRE)     -0.071     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.743%)  route 0.265ns (65.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.560     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.457 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X8Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.353     1.349    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.743%)  route 0.265ns (65.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.560     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.457 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X8Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.353     1.349    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.743%)  route 0.265ns (65.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.560     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.457 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X8Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.353     1.349    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.743%)  route 0.265ns (65.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.560     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.457 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X8Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.353     1.349    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.743%)  route 0.265ns (65.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.560     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.457 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X8Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.353     1.349    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.743%)  route 0.265ns (65.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.560     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.457 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X8Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.353     1.349    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.743%)  route 0.265ns (65.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.560     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.457 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X8Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.353     1.349    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.743%)  route 0.265ns (65.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.560     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y17         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.457 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.265     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X8Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.827     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X8Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.353     1.349    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_50m_ethernet_mmcm
  To Clock:  fpga_clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack       15.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_timer_reg[1]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        9.882ns  (logic 0.379ns (3.835%)  route 9.503ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        5.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 23.641 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    -1.915    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    -1.536 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.503     7.967    u_udp_protocol_stack/reset
    SLICE_X1Y6           FDCE                                         f  u_udp_protocol_stack/app_tx_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.275    23.641    u_udp_protocol_stack/app_tx_clk
    SLICE_X1Y6           FDCE                                         r  u_udp_protocol_stack/app_tx_reset_timer_reg[1]/C
                         clock pessimism              0.000    23.641    
                         clock uncertainty           -0.267    23.374    
    SLICE_X1Y6           FDCE (Recov_fdce_C_CLR)     -0.331    23.043    u_udp_protocol_stack/app_tx_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_timer_reg[2]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        9.882ns  (logic 0.379ns (3.835%)  route 9.503ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        5.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 23.641 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    -1.915    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    -1.536 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.503     7.967    u_udp_protocol_stack/reset
    SLICE_X1Y6           FDCE                                         f  u_udp_protocol_stack/app_tx_reset_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.275    23.641    u_udp_protocol_stack/app_tx_clk
    SLICE_X1Y6           FDCE                                         r  u_udp_protocol_stack/app_tx_reset_timer_reg[2]/C
                         clock pessimism              0.000    23.641    
                         clock uncertainty           -0.267    23.374    
    SLICE_X1Y6           FDCE (Recov_fdce_C_CLR)     -0.331    23.043    u_udp_protocol_stack/app_tx_reset_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_timer_reg[3]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        9.882ns  (logic 0.379ns (3.835%)  route 9.503ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        5.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 23.641 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    -1.915    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    -1.536 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.503     7.967    u_udp_protocol_stack/reset
    SLICE_X1Y6           FDCE                                         f  u_udp_protocol_stack/app_tx_reset_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.275    23.641    u_udp_protocol_stack/app_tx_clk
    SLICE_X1Y6           FDCE                                         r  u_udp_protocol_stack/app_tx_reset_timer_reg[3]/C
                         clock pessimism              0.000    23.641    
                         clock uncertainty           -0.267    23.374    
    SLICE_X1Y6           FDCE (Recov_fdce_C_CLR)     -0.331    23.043    u_udp_protocol_stack/app_tx_reset_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_timer_reg[4]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        9.882ns  (logic 0.379ns (3.835%)  route 9.503ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        5.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 23.641 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    -1.915    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    -1.536 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.503     7.967    u_udp_protocol_stack/reset
    SLICE_X1Y6           FDCE                                         f  u_udp_protocol_stack/app_tx_reset_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.275    23.641    u_udp_protocol_stack/app_tx_clk
    SLICE_X1Y6           FDCE                                         r  u_udp_protocol_stack/app_tx_reset_timer_reg[4]/C
                         clock pessimism              0.000    23.641    
                         clock uncertainty           -0.267    23.374    
    SLICE_X1Y6           FDCE (Recov_fdce_C_CLR)     -0.331    23.043    u_udp_protocol_stack/app_tx_reset_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_timer_reg[5]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        9.882ns  (logic 0.379ns (3.835%)  route 9.503ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        5.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 23.641 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    -1.915    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    -1.536 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.503     7.967    u_udp_protocol_stack/reset
    SLICE_X1Y6           FDCE                                         f  u_udp_protocol_stack/app_tx_reset_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.275    23.641    u_udp_protocol_stack/app_tx_clk
    SLICE_X1Y6           FDCE                                         r  u_udp_protocol_stack/app_tx_reset_timer_reg[5]/C
                         clock pessimism              0.000    23.641    
                         clock uncertainty           -0.267    23.374    
    SLICE_X1Y6           FDCE (Recov_fdce_C_CLR)     -0.331    23.043    u_udp_protocol_stack/app_tx_reset_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.833ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_rx_reset_timer_reg[0]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 0.379ns (4.267%)  route 8.502ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 23.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    -1.915    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    -1.536 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          8.502     6.966    u_udp_protocol_stack/reset
    SLICE_X1Y18          FDCE                                         f  u_udp_protocol_stack/app_rx_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.031    23.397    u_udp_protocol_stack/app_rx_clk
    SLICE_X1Y18          FDCE                                         r  u_udp_protocol_stack/app_rx_reset_timer_reg[0]/C
                         clock pessimism              0.000    23.397    
                         clock uncertainty           -0.267    23.130    
    SLICE_X1Y18          FDCE (Recov_fdce_C_CLR)     -0.331    22.799    u_udp_protocol_stack/app_rx_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         22.799    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                 15.833    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_rx_reset_timer_reg[1]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.379ns (4.282%)  route 8.473ns (95.718%))
  Logic Levels:           0  
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 23.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    -1.915    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    -1.536 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          8.473     6.937    u_udp_protocol_stack/reset
    SLICE_X0Y18          FDCE                                         f  u_udp_protocol_stack/app_rx_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.031    23.397    u_udp_protocol_stack/app_rx_clk
    SLICE_X0Y18          FDCE                                         r  u_udp_protocol_stack/app_rx_reset_timer_reg[1]/C
                         clock pessimism              0.000    23.397    
                         clock uncertainty           -0.267    23.130    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.331    22.799    u_udp_protocol_stack/app_rx_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         22.799    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_rx_reset_timer_reg[2]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.379ns (4.282%)  route 8.473ns (95.718%))
  Logic Levels:           0  
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 23.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    -1.915    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    -1.536 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          8.473     6.937    u_udp_protocol_stack/reset
    SLICE_X0Y18          FDCE                                         f  u_udp_protocol_stack/app_rx_reset_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.031    23.397    u_udp_protocol_stack/app_rx_clk
    SLICE_X0Y18          FDCE                                         r  u_udp_protocol_stack/app_rx_reset_timer_reg[2]/C
                         clock pessimism              0.000    23.397    
                         clock uncertainty           -0.267    23.130    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.331    22.799    u_udp_protocol_stack/app_rx_reset_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         22.799    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_rx_reset_timer_reg[3]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.379ns (4.282%)  route 8.473ns (95.718%))
  Logic Levels:           0  
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 23.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    -1.915    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    -1.536 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          8.473     6.937    u_udp_protocol_stack/reset
    SLICE_X0Y18          FDCE                                         f  u_udp_protocol_stack/app_rx_reset_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.031    23.397    u_udp_protocol_stack/app_rx_clk
    SLICE_X0Y18          FDCE                                         r  u_udp_protocol_stack/app_rx_reset_timer_reg[3]/C
                         clock pessimism              0.000    23.397    
                         clock uncertainty           -0.267    23.130    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.331    22.799    u_udp_protocol_stack/app_rx_reset_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         22.799    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_rx_reset_timer_reg[4]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.379ns (4.282%)  route 8.473ns (95.718%))
  Logic Levels:           0  
  Clock Path Skew:        5.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 23.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065     1.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.856 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -3.436    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -3.355 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    -1.915    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    -1.536 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          8.473     6.937    u_udp_protocol_stack/reset
    SLICE_X0Y18          FDCE                                         f  u_udp_protocol_stack/app_rx_reset_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.031    23.397    u_udp_protocol_stack/app_rx_clk
    SLICE_X0Y18          FDCE                                         r  u_udp_protocol_stack/app_rx_reset_timer_reg[4]/C
                         clock pessimism              0.000    23.397    
                         clock uncertainty           -0.267    23.130    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.331    22.799    u_udp_protocol_stack/app_rx_reset_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         22.799    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 15.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_d0_reg/PRE
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 0.304ns (4.116%)  route 7.082ns (95.884%))
  Logic Levels:           0  
  Clock Path Skew:        6.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.999ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.082     5.092    u_udp_protocol_stack/reset
    SLICE_X10Y15         FDPE                                         f  u_udp_protocol_stack/app_tx_reset_d0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.567     3.999    u_udp_protocol_stack/app_tx_clk
    SLICE_X10Y15         FDPE                                         r  u_udp_protocol_stack/app_tx_reset_d0_reg/C
                         clock pessimism              0.000     3.999    
                         clock uncertainty            0.267     4.267    
    SLICE_X10Y15         FDPE (Remov_fdpe_C_PRE)     -0.148     4.119    u_udp_protocol_stack/app_tx_reset_d0_reg
  -------------------------------------------------------------------
                         required time                         -4.119    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_d1_reg/PRE
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 0.304ns (4.116%)  route 7.082ns (95.884%))
  Logic Levels:           0  
  Clock Path Skew:        6.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.999ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.082     5.092    u_udp_protocol_stack/reset
    SLICE_X10Y15         FDPE                                         f  u_udp_protocol_stack/app_tx_reset_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.567     3.999    u_udp_protocol_stack/app_tx_clk
    SLICE_X10Y15         FDPE                                         r  u_udp_protocol_stack/app_tx_reset_d1_reg/C
                         clock pessimism              0.000     3.999    
                         clock uncertainty            0.267     4.267    
    SLICE_X10Y15         FDPE (Remov_fdpe_C_PRE)     -0.148     4.119    u_udp_protocol_stack/app_tx_reset_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.119    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_reg/PRE
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 0.304ns (4.116%)  route 7.082ns (95.884%))
  Logic Levels:           0  
  Clock Path Skew:        6.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.999ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.082     5.092    u_udp_protocol_stack/reset
    SLICE_X10Y15         FDPE                                         f  u_udp_protocol_stack/app_tx_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.567     3.999    u_udp_protocol_stack/app_tx_clk
    SLICE_X10Y15         FDPE                                         r  u_udp_protocol_stack/app_tx_reset_reg/C
                         clock pessimism              0.000     3.999    
                         clock uncertainty            0.267     4.267    
    SLICE_X10Y15         FDPE (Remov_fdpe_C_PRE)     -0.148     4.119    u_udp_protocol_stack/app_tx_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.119    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_rx_reset_timer_reg[6]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.304ns (4.260%)  route 6.832ns (95.740%))
  Logic Levels:           0  
  Clock Path Skew:        5.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          6.832     4.842    u_udp_protocol_stack/reset
    SLICE_X0Y17          FDCE                                         f  u_udp_protocol_stack/app_rx_reset_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.170     3.602    u_udp_protocol_stack/app_rx_clk
    SLICE_X0Y17          FDCE                                         r  u_udp_protocol_stack/app_rx_reset_timer_reg[6]/C
                         clock pessimism              0.000     3.602    
                         clock uncertainty            0.267     3.869    
    SLICE_X0Y17          FDCE (Remov_fdce_C_CLR)     -0.192     3.677    u_udp_protocol_stack/app_rx_reset_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_rx_reset_timer_reg[7]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.304ns (4.260%)  route 6.832ns (95.740%))
  Logic Levels:           0  
  Clock Path Skew:        5.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          6.832     4.842    u_udp_protocol_stack/reset
    SLICE_X0Y17          FDCE                                         f  u_udp_protocol_stack/app_rx_reset_timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.170     3.602    u_udp_protocol_stack/app_rx_clk
    SLICE_X0Y17          FDCE                                         r  u_udp_protocol_stack/app_rx_reset_timer_reg[7]/C
                         clock pessimism              0.000     3.602    
                         clock uncertainty            0.267     3.869    
    SLICE_X0Y17          FDCE (Remov_fdce_C_CLR)     -0.192     3.677    u_udp_protocol_stack/app_rx_reset_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_rx_reset_timer_reg[8]_inv/PRE
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.304ns (4.260%)  route 6.832ns (95.740%))
  Logic Levels:           0  
  Clock Path Skew:        5.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          6.832     4.842    u_udp_protocol_stack/reset
    SLICE_X0Y17          FDPE                                         f  u_udp_protocol_stack/app_rx_reset_timer_reg[8]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.170     3.602    u_udp_protocol_stack/app_rx_clk
    SLICE_X0Y17          FDPE                                         r  u_udp_protocol_stack/app_rx_reset_timer_reg[8]_inv/C
                         clock pessimism              0.000     3.602    
                         clock uncertainty            0.267     3.869    
    SLICE_X0Y17          FDPE (Remov_fdpe_C_PRE)     -0.192     3.677    u_udp_protocol_stack/app_rx_reset_timer_reg[8]_inv
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_timer_reg[0]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.304ns (3.927%)  route 7.437ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        6.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.149ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.437     5.446    u_udp_protocol_stack/reset
    SLICE_X1Y7           FDCE                                         f  u_udp_protocol_stack/app_tx_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.717     4.149    u_udp_protocol_stack/app_tx_clk
    SLICE_X1Y7           FDCE                                         r  u_udp_protocol_stack/app_tx_reset_timer_reg[0]/C
                         clock pessimism              0.000     4.149    
                         clock uncertainty            0.267     4.417    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.192     4.225    u_udp_protocol_stack/app_tx_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           5.446    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_timer_reg[6]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.304ns (3.927%)  route 7.437ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        6.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.149ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.437     5.446    u_udp_protocol_stack/reset
    SLICE_X1Y7           FDCE                                         f  u_udp_protocol_stack/app_tx_reset_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.717     4.149    u_udp_protocol_stack/app_tx_clk
    SLICE_X1Y7           FDCE                                         r  u_udp_protocol_stack/app_tx_reset_timer_reg[6]/C
                         clock pessimism              0.000     4.149    
                         clock uncertainty            0.267     4.417    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.192     4.225    u_udp_protocol_stack/app_tx_reset_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           5.446    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_timer_reg[7]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.304ns (3.927%)  route 7.437ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        6.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.149ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.437     5.446    u_udp_protocol_stack/reset
    SLICE_X1Y7           FDCE                                         f  u_udp_protocol_stack/app_tx_reset_timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.717     4.149    u_udp_protocol_stack/app_tx_clk
    SLICE_X1Y7           FDCE                                         r  u_udp_protocol_stack/app_tx_reset_timer_reg[7]/C
                         clock pessimism              0.000     4.149    
                         clock uncertainty            0.267     4.417    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.192     4.225    u_udp_protocol_stack/app_tx_reset_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           5.446    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/app_tx_reset_timer_reg[8]_inv/PRE
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.304ns (3.927%)  route 7.437ns (96.073%))
  Logic Levels:           0  
  Clock Path Skew:        6.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.149ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.437     5.446    u_udp_protocol_stack/reset
    SLICE_X1Y7           FDPE                                         f  u_udp_protocol_stack/app_tx_reset_timer_reg[8]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.717     4.149    u_udp_protocol_stack/app_tx_clk
    SLICE_X1Y7           FDPE                                         r  u_udp_protocol_stack/app_tx_reset_timer_reg[8]_inv/C
                         clock pessimism              0.000     4.149    
                         clock uncertainty            0.267     4.417    
    SLICE_X1Y7           FDPE (Remov_fdpe_C_PRE)     -0.192     4.225    u_udp_protocol_stack/app_tx_reset_timer_reg[8]_inv
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           5.446    
  -------------------------------------------------------------------
                         slack                                  1.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk_50mhz
  To Clock:  fpga_clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack       14.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.460ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w72xd512_rd_cmd_fifo/RST
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.552ns (18.018%)  route 2.512ns (81.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.584     3.016    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/user_clk
    SLICE_X52Y17         FDRE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.433     3.449 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/reset_n_reg/Q
                         net (fo=28, routed)          0.856     4.305    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/reset_n
    SLICE_X57Y16         LUT1 (Prop_lut1_I0_O)        0.119     4.424 f  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w72xd512_rd_cmd_fifo_i_1/O
                         net (fo=75, routed)          1.655     6.079    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/RST0
    RAMB36_X2Y2          FIFO36E1                                     f  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w72xd512_rd_cmd_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.282    22.648    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/axi_clk
    RAMB36_X2Y2          FIFO36E1                                     r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w72xd512_rd_cmd_fifo/RDCLK
                         clock pessimism              0.165    22.813    
                         clock uncertainty           -0.035    22.778    
    RAMB36_X2Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.238    20.540    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w72xd512_rd_cmd_fifo
  -------------------------------------------------------------------
                         required time                         20.540    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                 14.460    

Slack (MET) :             14.769ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/RST
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.484ns (19.941%)  route 1.943ns (80.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 22.434 - 20.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         1.479     5.676    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    RAMB36_X2Y4          FIFO36E1                                     f  u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/RST
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.069    22.434    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    RAMB36_X2Y4          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/RDCLK
                         clock pessimism              0.114    22.548    
                         clock uncertainty           -0.035    22.513    
    RAMB36_X2Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    20.445    u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                 14.769    

Slack (MET) :             14.773ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/RST
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.538ns (18.504%)  route 2.369ns (81.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.584     3.016    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/user_clk
    SLICE_X52Y17         FDRE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.433     3.449 r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/reset_n_reg/Q
                         net (fo=28, routed)          0.731     4.180    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/reset_n
    SLICE_X56Y16         LUT1 (Prop_lut1_I0_O)        0.105     4.285 f  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1_i_1/O
                         net (fo=144, routed)         1.638     5.923    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1_i_1_n_0
    RAMB36_X1Y4          FIFO36E1                                     f  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.319    22.685    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/user_clk
    RAMB36_X1Y4          FIFO36E1                                     r  u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1/RDCLK
                         clock pessimism              0.114    22.799    
                         clock uncertainty           -0.035    22.764    
    RAMB36_X1Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    20.696    u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w128xd512_rd_data_fifo_1
  -------------------------------------------------------------------
                         required time                         20.696    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                 14.773    

Slack (MET) :             14.944ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo/RST
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.484ns (17.348%)  route 2.306ns (82.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 22.949 - 20.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         1.842     6.039    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    RAMB36_X1Y1          FIFO36E1                                     f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.583    22.949    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    RAMB36_X1Y1          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo/WRCLK
                         clock pessimism              0.137    23.086    
                         clock uncertainty           -0.035    23.051    
    RAMB36_X1Y1          FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.068    20.983    u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo
  -------------------------------------------------------------------
                         required time                         20.983    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 14.944    

Slack (MET) :             14.969ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[10]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.484ns (9.721%)  route 4.495ns (90.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 23.316 - 20.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.684     3.116    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X47Y21         FDRE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.379     3.495 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/Q
                         net (fo=65, routed)          1.194     4.688    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.793 f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1/O
                         net (fo=157, routed)         3.302     8.095    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1_n_0
    SLICE_X44Y62         FDCE                                         f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.950    23.316    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X44Y62         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[10]/C
                         clock pessimism              0.114    23.430    
                         clock uncertainty           -0.035    23.395    
    SLICE_X44Y62         FDCE (Recov_fdce_C_CLR)     -0.331    23.064    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         23.064    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 14.969    

Slack (MET) :             14.969ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[11]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.484ns (9.721%)  route 4.495ns (90.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 23.316 - 20.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.684     3.116    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X47Y21         FDRE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.379     3.495 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/Q
                         net (fo=65, routed)          1.194     4.688    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.793 f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1/O
                         net (fo=157, routed)         3.302     8.095    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1_n_0
    SLICE_X44Y62         FDCE                                         f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.950    23.316    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X44Y62         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[11]/C
                         clock pessimism              0.114    23.430    
                         clock uncertainty           -0.035    23.395    
    SLICE_X44Y62         FDCE (Recov_fdce_C_CLR)     -0.331    23.064    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         23.064    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 14.969    

Slack (MET) :             14.969ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[12]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.484ns (9.721%)  route 4.495ns (90.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 23.316 - 20.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.684     3.116    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X47Y21         FDRE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.379     3.495 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/Q
                         net (fo=65, routed)          1.194     4.688    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.793 f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1/O
                         net (fo=157, routed)         3.302     8.095    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1_n_0
    SLICE_X44Y62         FDCE                                         f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.950    23.316    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X44Y62         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[12]/C
                         clock pessimism              0.114    23.430    
                         clock uncertainty           -0.035    23.395    
    SLICE_X44Y62         FDCE (Recov_fdce_C_CLR)     -0.331    23.064    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         23.064    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 14.969    

Slack (MET) :             14.969ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[13]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.484ns (9.721%)  route 4.495ns (90.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 23.316 - 20.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.684     3.116    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X47Y21         FDRE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.379     3.495 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/Q
                         net (fo=65, routed)          1.194     4.688    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.793 f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1/O
                         net (fo=157, routed)         3.302     8.095    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1_n_0
    SLICE_X44Y62         FDCE                                         f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.950    23.316    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X44Y62         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[13]/C
                         clock pessimism              0.114    23.430    
                         clock uncertainty           -0.035    23.395    
    SLICE_X44Y62         FDCE (Recov_fdce_C_CLR)     -0.331    23.064    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         23.064    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 14.969    

Slack (MET) :             14.969ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[14]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.484ns (9.721%)  route 4.495ns (90.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 23.316 - 20.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.684     3.116    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X47Y21         FDRE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.379     3.495 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/Q
                         net (fo=65, routed)          1.194     4.688    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.793 f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1/O
                         net (fo=157, routed)         3.302     8.095    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1_n_0
    SLICE_X44Y62         FDCE                                         f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.950    23.316    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X44Y62         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[14]/C
                         clock pessimism              0.114    23.430    
                         clock uncertainty           -0.035    23.395    
    SLICE_X44Y62         FDCE (Recov_fdce_C_CLR)     -0.331    23.064    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         23.064    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 14.969    

Slack (MET) :             14.969ns  (required time - arrival time)
  Source:                 u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[15]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fpga_clk_50mhz rise@20.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.484ns (9.721%)  route 4.495ns (90.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 23.316 - 20.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.684     3.116    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X47Y21         FDRE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.379     3.495 r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n_reg/Q
                         net (fo=65, routed)          1.194     4.688    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/reset_n
    SLICE_X46Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.793 f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1/O
                         net (fo=157, routed)         3.302     8.095    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r[15]_i_1_n_0
    SLICE_X44Y62         FDCE                                         f  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.950    23.316    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_clk
    SLICE_X44Y62         FDCE                                         r  u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[15]/C
                         clock pessimism              0.114    23.430    
                         clock uncertainty           -0.035    23.395    
    SLICE_X44Y62         FDCE (Recov_fdce_C_CLR)     -0.331    23.064    u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/user_wr_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         23.064    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 14.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.220%)  route 0.216ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.305     1.574    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.128     1.702 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.216     1.918    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X2Y23          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.631     2.088    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y23          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.232     1.856    
    SLICE_X2Y23          FDCE (Remov_fdce_C_CLR)     -0.121     1.735    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.220%)  route 0.216ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.305     1.574    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.128     1.702 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.216     1.918    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X2Y23          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.631     2.088    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y23          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.232     1.856    
    SLICE_X2Y23          FDCE (Remov_fdce_C_CLR)     -0.121     1.735    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.214%)  route 0.201ns (58.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.602     1.871    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y9           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.141     2.012 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.201     2.213    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y7           FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.762     2.218    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y7           FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.219     1.999    
    SLICE_X7Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.907    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.214%)  route 0.201ns (58.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.602     1.871    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y9           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.141     2.012 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.201     2.213    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y7           FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.762     2.218    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y7           FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.219     1.999    
    SLICE_X7Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.907    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.214%)  route 0.201ns (58.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.602     1.871    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y9           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.141     2.012 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.201     2.213    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y7           FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.762     2.218    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y7           FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.219     1.999    
    SLICE_X7Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.907    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.214%)  route 0.201ns (58.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.602     1.871    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y9           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.141     2.012 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.201     2.213    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y7           FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.762     2.218    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y7           FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.219     1.999    
    SLICE_X7Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.907    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.214%)  route 0.201ns (58.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.602     1.871    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y9           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.141     2.012 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.201     2.213    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y7           FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.762     2.218    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y7           FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.219     1.999    
    SLICE_X7Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.907    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.214%)  route 0.201ns (58.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.602     1.871    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y9           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDPE (Prop_fdpe_C_Q)         0.141     2.012 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.201     2.213    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y7           FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.762     2.218    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y7           FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.219     1.999    
    SLICE_X7Y7           FDPE (Remov_fdpe_C_PRE)     -0.095     1.904    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.107%)  route 0.239ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.610     1.879    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y12          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDPE (Prop_fdpe_C_Q)         0.141     2.020 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.239     2.259    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X7Y13          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.768     2.224    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y13          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.219     2.005    
    SLICE_X7Y13          FDPE (Remov_fdpe_C_PRE)     -0.095     1.910    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.107%)  route 0.239ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.610     1.879    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y12          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDPE (Prop_fdpe_C_Q)         0.141     2.020 f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.239     2.259    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X7Y13          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.768     2.224    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y13          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.219     2.005    
    SLICE_X7Y13          FDPE (Remov_fdpe_C_PRE)     -0.095     1.910    u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_clkout_100m_w
  To Clock:  fpga_clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        6.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[12]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        4.562ns  (logic 0.260ns (5.699%)  route 4.302ns (94.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 21.354 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 9.728 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457    10.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481    10.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638     8.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546     8.845    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.874 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854     9.728    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.204     9.932 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           1.866    11.798    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.056    11.854 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.436    14.290    u_ddr_to_eth_send/reset
    SLICE_X37Y8          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269    20.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.086    21.354    u_ddr_to_eth_send/clk
    SLICE_X37Y8          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[12]/C
                         clock pessimism              0.188    21.542    
                         clock uncertainty           -0.230    21.312    
    SLICE_X37Y8          FDCE (Recov_fdce_C_CLR)     -0.153    21.159    u_ddr_to_eth_send/reset_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         21.159    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[13]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        4.562ns  (logic 0.260ns (5.699%)  route 4.302ns (94.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 21.354 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 9.728 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457    10.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481    10.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638     8.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546     8.845    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.874 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854     9.728    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.204     9.932 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           1.866    11.798    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.056    11.854 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.436    14.290    u_ddr_to_eth_send/reset
    SLICE_X37Y8          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269    20.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.086    21.354    u_ddr_to_eth_send/clk
    SLICE_X37Y8          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[13]/C
                         clock pessimism              0.188    21.542    
                         clock uncertainty           -0.230    21.312    
    SLICE_X37Y8          FDCE (Recov_fdce_C_CLR)     -0.153    21.159    u_ddr_to_eth_send/reset_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         21.159    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[14]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        4.562ns  (logic 0.260ns (5.699%)  route 4.302ns (94.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 21.354 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 9.728 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457    10.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481    10.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638     8.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546     8.845    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.874 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854     9.728    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.204     9.932 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           1.866    11.798    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.056    11.854 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.436    14.290    u_ddr_to_eth_send/reset
    SLICE_X37Y8          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269    20.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.086    21.354    u_ddr_to_eth_send/clk
    SLICE_X37Y8          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[14]/C
                         clock pessimism              0.188    21.542    
                         clock uncertainty           -0.230    21.312    
    SLICE_X37Y8          FDCE (Recov_fdce_C_CLR)     -0.153    21.159    u_ddr_to_eth_send/reset_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         21.159    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[15]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        4.562ns  (logic 0.260ns (5.699%)  route 4.302ns (94.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 21.354 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 9.728 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457    10.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481    10.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638     8.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546     8.845    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.874 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854     9.728    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.204     9.932 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           1.866    11.798    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.056    11.854 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.436    14.290    u_ddr_to_eth_send/reset
    SLICE_X37Y8          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269    20.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.086    21.354    u_ddr_to_eth_send/clk
    SLICE_X37Y8          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[15]/C
                         clock pessimism              0.188    21.542    
                         clock uncertainty           -0.230    21.312    
    SLICE_X37Y8          FDCE (Recov_fdce_C_CLR)     -0.153    21.159    u_ddr_to_eth_send/reset_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         21.159    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_sync_d0_reg/PRE
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        4.466ns  (logic 0.260ns (5.822%)  route 4.206ns (94.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 9.728 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457    10.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481    10.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638     8.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546     8.845    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.874 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854     9.728    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.204     9.932 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           1.866    11.798    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.056    11.854 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.340    14.194    u_ddr_to_eth_send/reset
    SLICE_X42Y2          FDPE                                         f  u_ddr_to_eth_send/reset_sync_d0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269    20.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.180    21.449    u_ddr_to_eth_send/clk
    SLICE_X42Y2          FDPE                                         r  u_ddr_to_eth_send/reset_sync_d0_reg/C
                         clock pessimism              0.188    21.637    
                         clock uncertainty           -0.230    21.407    
    SLICE_X42Y2          FDPE (Recov_fdpe_C_PRE)     -0.131    21.276    u_ddr_to_eth_send/reset_sync_d0_reg
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -14.194    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_sync_d1_reg/PRE
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        4.466ns  (logic 0.260ns (5.822%)  route 4.206ns (94.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 9.728 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457    10.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481    10.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638     8.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546     8.845    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.874 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854     9.728    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.204     9.932 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           1.866    11.798    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.056    11.854 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.340    14.194    u_ddr_to_eth_send/reset
    SLICE_X42Y2          FDPE                                         f  u_ddr_to_eth_send/reset_sync_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269    20.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.180    21.449    u_ddr_to_eth_send/clk
    SLICE_X42Y2          FDPE                                         r  u_ddr_to_eth_send/reset_sync_d1_reg/C
                         clock pessimism              0.188    21.637    
                         clock uncertainty           -0.230    21.407    
    SLICE_X42Y2          FDPE (Recov_fdpe_C_PRE)     -0.131    21.276    u_ddr_to_eth_send/reset_sync_d1_reg
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -14.194    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_sync_reg/PRE
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        4.466ns  (logic 0.260ns (5.822%)  route 4.206ns (94.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 9.728 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457    10.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481    10.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638     8.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546     8.845    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.874 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854     9.728    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.204     9.932 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           1.866    11.798    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.056    11.854 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.340    14.194    u_ddr_to_eth_send/reset
    SLICE_X42Y2          FDPE                                         f  u_ddr_to_eth_send/reset_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269    20.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.180    21.449    u_ddr_to_eth_send/clk
    SLICE_X42Y2          FDPE                                         r  u_ddr_to_eth_send/reset_sync_reg/C
                         clock pessimism              0.188    21.637    
                         clock uncertainty           -0.230    21.407    
    SLICE_X42Y2          FDPE (Recov_fdpe_C_PRE)     -0.131    21.276    u_ddr_to_eth_send/reset_sync_reg
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -14.194    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[6]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        4.248ns  (logic 0.260ns (6.120%)  route 3.988ns (93.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 9.728 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457    10.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481    10.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638     8.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546     8.845    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.874 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854     9.728    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.204     9.932 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           1.866    11.798    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.056    11.854 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.122    13.976    u_ddr_to_eth_send/reset
    SLICE_X44Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269    20.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.038    21.306    u_ddr_to_eth_send/clk
    SLICE_X44Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[6]/C
                         clock pessimism              0.188    21.494    
                         clock uncertainty           -0.230    21.264    
    SLICE_X44Y0          FDCE (Recov_fdce_C_CLR)     -0.153    21.111    u_ddr_to_eth_send/reset_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         21.111    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[7]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        4.248ns  (logic 0.260ns (6.120%)  route 3.988ns (93.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 9.728 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457    10.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481    10.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638     8.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546     8.845    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.874 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854     9.728    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.204     9.932 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           1.866    11.798    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.056    11.854 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.122    13.976    u_ddr_to_eth_send/reset
    SLICE_X44Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269    20.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.038    21.306    u_ddr_to_eth_send/clk
    SLICE_X44Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[7]/C
                         clock pessimism              0.188    21.494    
                         clock uncertainty           -0.230    21.264    
    SLICE_X44Y0          FDCE (Recov_fdce_C_CLR)     -0.153    21.111    u_ddr_to_eth_send/reset_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         21.111    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[8]/CLR
                            (recovery check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (fpga_clk_50mhz rise@20.000ns - pll_clkout_100m_w rise@10.000ns)
  Data Path Delay:        4.248ns  (logic 0.260ns (6.120%)  route 3.988ns (93.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 9.728 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457    10.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481    10.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638     8.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546     8.845    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.874 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854     9.728    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.204     9.932 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           1.866    11.798    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.056    11.854 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.122    13.976    u_ddr_to_eth_send/reset
    SLICE_X44Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269    20.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.038    21.306    u_ddr_to_eth_send/clk
    SLICE_X44Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[8]/C
                         clock pessimism              0.188    21.494    
                         clock uncertainty           -0.230    21.264    
    SLICE_X44Y0          FDCE (Recov_fdce_C_CLR)     -0.153    21.111    u_ddr_to_eth_send/reset_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         21.111    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  7.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[3]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.591ns (10.674%)  route 4.946ns (89.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.817     4.155    u_ddr_to_eth_send/reset
    SLICE_X42Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.046     3.478    u_ddr_to_eth_send/clk
    SLICE_X42Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[3]/C
                         clock pessimism             -0.066     3.411    
                         clock uncertainty            0.230     3.642    
    SLICE_X42Y0          FDCE (Remov_fdce_C_CLR)     -0.142     3.500    u_ddr_to_eth_send/reset_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[4]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.591ns (10.674%)  route 4.946ns (89.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.817     4.155    u_ddr_to_eth_send/reset
    SLICE_X42Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.046     3.478    u_ddr_to_eth_send/clk
    SLICE_X42Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[4]/C
                         clock pessimism             -0.066     3.411    
                         clock uncertainty            0.230     3.642    
    SLICE_X42Y0          FDCE (Remov_fdce_C_CLR)     -0.142     3.500    u_ddr_to_eth_send/reset_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[5]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.591ns (10.674%)  route 4.946ns (89.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.817     4.155    u_ddr_to_eth_send/reset
    SLICE_X42Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.046     3.478    u_ddr_to_eth_send/clk
    SLICE_X42Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[5]/C
                         clock pessimism             -0.066     3.411    
                         clock uncertainty            0.230     3.642    
    SLICE_X42Y0          FDCE (Remov_fdce_C_CLR)     -0.142     3.500    u_ddr_to_eth_send/reset_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[0]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.591ns (10.674%)  route 4.946ns (89.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.817     4.155    u_ddr_to_eth_send/reset
    SLICE_X43Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.046     3.478    u_ddr_to_eth_send/clk
    SLICE_X43Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[0]/C
                         clock pessimism             -0.066     3.411    
                         clock uncertainty            0.230     3.642    
    SLICE_X43Y0          FDCE (Remov_fdce_C_CLR)     -0.192     3.450    u_ddr_to_eth_send/reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[10]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.591ns (10.674%)  route 4.946ns (89.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.817     4.155    u_ddr_to_eth_send/reset
    SLICE_X43Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.046     3.478    u_ddr_to_eth_send/clk
    SLICE_X43Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[10]/C
                         clock pessimism             -0.066     3.411    
                         clock uncertainty            0.230     3.642    
    SLICE_X43Y0          FDCE (Remov_fdce_C_CLR)     -0.192     3.450    u_ddr_to_eth_send/reset_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[11]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.591ns (10.674%)  route 4.946ns (89.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.817     4.155    u_ddr_to_eth_send/reset
    SLICE_X43Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.046     3.478    u_ddr_to_eth_send/clk
    SLICE_X43Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[11]/C
                         clock pessimism             -0.066     3.411    
                         clock uncertainty            0.230     3.642    
    SLICE_X43Y0          FDCE (Remov_fdce_C_CLR)     -0.192     3.450    u_ddr_to_eth_send/reset_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[1]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.591ns (10.674%)  route 4.946ns (89.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.817     4.155    u_ddr_to_eth_send/reset
    SLICE_X43Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.046     3.478    u_ddr_to_eth_send/clk
    SLICE_X43Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[1]/C
                         clock pessimism             -0.066     3.411    
                         clock uncertainty            0.230     3.642    
    SLICE_X43Y0          FDCE (Remov_fdce_C_CLR)     -0.192     3.450    u_ddr_to_eth_send/reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[2]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.591ns (10.674%)  route 4.946ns (89.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.817     4.155    u_ddr_to_eth_send/reset
    SLICE_X43Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.046     3.478    u_ddr_to_eth_send/clk
    SLICE_X43Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[2]/C
                         clock pessimism             -0.066     3.411    
                         clock uncertainty            0.230     3.642    
    SLICE_X43Y0          FDCE (Remov_fdce_C_CLR)     -0.192     3.450    u_ddr_to_eth_send/reset_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[9]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.591ns (10.674%)  route 4.946ns (89.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.817     4.155    u_ddr_to_eth_send/reset
    SLICE_X43Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        2.046     3.478    u_ddr_to_eth_send/clk
    SLICE_X43Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[9]/C
                         clock pessimism             -0.066     3.411    
                         clock uncertainty            0.230     3.642    
    SLICE_X43Y0          FDCE (Remov_fdce_C_CLR)     -0.192     3.450    u_ddr_to_eth_send/reset_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr_to_eth_send/reset_timer_reg[16]/CLR
                            (removal check against rising-edge clock fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (fpga_clk_50mhz rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.591ns (10.926%)  route 4.818ns (89.074%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019     2.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    -4.127 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349    -2.777    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.319    -1.382    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.319    -1.063 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[4]/Q
                         net (fo=5, routed)           1.088     0.025    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[4]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.188     0.213 r  u_zc_ddr_clk_gen/u_serdes_dq0_i_2/O
                         net (fo=1, routed)           1.041     1.254    u_zc_ddr_clk_gen/u_serdes_dq0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.084     1.338 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       2.690     4.028    u_ddr_to_eth_send/reset
    SLICE_X48Y0          FDCE                                         f  u_ddr_to_eth_send/reset_timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.815     3.247    u_ddr_to_eth_send/clk
    SLICE_X48Y0          FDCE                                         r  u_ddr_to_eth_send/reset_timer_reg[16]/C
                         clock pessimism             -0.066     3.181    
                         clock uncertainty            0.230     3.411    
    SLICE_X48Y0          FDCE (Remov_fdce_C_CLR)     -0.192     3.219    u_ddr_to_eth_send/reset_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.808    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_50m_ethernet_mmcm
  To Clock:  phy_rgmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[2]/CLR
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (phy_rgmii_rx_clk rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        9.515ns  (logic 0.379ns (3.983%)  route 9.136ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        6.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 28.368 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.136    27.600    u_udp_protocol_stack/reset
    SLICE_X2Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                     24.000    24.000 r  
    W19                                               0.000    24.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000    24.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    25.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    26.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    27.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.330    28.368    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[2]/C
                         clock pessimism              0.000    28.368    
                         clock uncertainty           -0.267    28.101    
    SLICE_X2Y6           FDCE (Recov_fdce_C_CLR)     -0.292    27.809    u_udp_protocol_stack/phy_rx_reset_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         27.809    
                         arrival time                         -27.600    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[4]/CLR
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (phy_rgmii_rx_clk rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        9.515ns  (logic 0.379ns (3.983%)  route 9.136ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        6.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 28.368 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.136    27.600    u_udp_protocol_stack/reset
    SLICE_X2Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                     24.000    24.000 r  
    W19                                               0.000    24.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000    24.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    25.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    26.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    27.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.330    28.368    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[4]/C
                         clock pessimism              0.000    28.368    
                         clock uncertainty           -0.267    28.101    
    SLICE_X2Y6           FDCE (Recov_fdce_C_CLR)     -0.292    27.809    u_udp_protocol_stack/phy_rx_reset_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         27.809    
                         arrival time                         -27.600    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_d0_reg/PRE
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (phy_rgmii_rx_clk rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        9.483ns  (logic 0.379ns (3.997%)  route 9.104ns (96.003%))
  Logic Levels:           0  
  Clock Path Skew:        6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 28.354 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.104    27.568    u_udp_protocol_stack/reset
    SLICE_X1Y23          FDPE                                         f  u_udp_protocol_stack/phy_rx_reset_d0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                     24.000    24.000 r  
    W19                                               0.000    24.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000    24.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    25.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    26.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    27.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.316    28.354    u_udp_protocol_stack/phy_rx_clk
    SLICE_X1Y23          FDPE                                         r  u_udp_protocol_stack/phy_rx_reset_d0_reg/C
                         clock pessimism              0.000    28.354    
                         clock uncertainty           -0.267    28.087    
    SLICE_X1Y23          FDPE (Recov_fdpe_C_PRE)     -0.292    27.795    u_udp_protocol_stack/phy_rx_reset_d0_reg
  -------------------------------------------------------------------
                         required time                         27.795    
                         arrival time                         -27.568    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_d1_reg/PRE
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (phy_rgmii_rx_clk rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        9.483ns  (logic 0.379ns (3.997%)  route 9.104ns (96.003%))
  Logic Levels:           0  
  Clock Path Skew:        6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 28.354 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.104    27.568    u_udp_protocol_stack/reset
    SLICE_X1Y23          FDPE                                         f  u_udp_protocol_stack/phy_rx_reset_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                     24.000    24.000 r  
    W19                                               0.000    24.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000    24.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    25.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    26.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    27.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.316    28.354    u_udp_protocol_stack/phy_rx_clk
    SLICE_X1Y23          FDPE                                         r  u_udp_protocol_stack/phy_rx_reset_d1_reg/C
                         clock pessimism              0.000    28.354    
                         clock uncertainty           -0.267    28.087    
    SLICE_X1Y23          FDPE (Recov_fdpe_C_PRE)     -0.292    27.795    u_udp_protocol_stack/phy_rx_reset_d1_reg
  -------------------------------------------------------------------
                         required time                         27.795    
                         arrival time                         -27.568    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_reg/PRE
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (phy_rgmii_rx_clk rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        9.483ns  (logic 0.379ns (3.997%)  route 9.104ns (96.003%))
  Logic Levels:           0  
  Clock Path Skew:        6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 28.354 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.104    27.568    u_udp_protocol_stack/reset
    SLICE_X1Y23          FDPE                                         f  u_udp_protocol_stack/phy_rx_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                     24.000    24.000 r  
    W19                                               0.000    24.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000    24.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    25.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    26.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    27.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.316    28.354    u_udp_protocol_stack/phy_rx_clk
    SLICE_X1Y23          FDPE                                         r  u_udp_protocol_stack/phy_rx_reset_reg/C
                         clock pessimism              0.000    28.354    
                         clock uncertainty           -0.267    28.087    
    SLICE_X1Y23          FDPE (Recov_fdpe_C_PRE)     -0.292    27.795    u_udp_protocol_stack/phy_rx_reset_reg
  -------------------------------------------------------------------
                         required time                         27.795    
                         arrival time                         -27.568    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[1]/CLR
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (phy_rgmii_rx_clk rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        9.515ns  (logic 0.379ns (3.983%)  route 9.136ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        6.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 28.368 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.136    27.600    u_udp_protocol_stack/reset
    SLICE_X2Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                     24.000    24.000 r  
    W19                                               0.000    24.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000    24.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    25.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    26.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    27.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.330    28.368    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[1]/C
                         clock pessimism              0.000    28.368    
                         clock uncertainty           -0.267    28.101    
    SLICE_X2Y6           FDCE (Recov_fdce_C_CLR)     -0.258    27.843    u_udp_protocol_stack/phy_rx_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         27.843    
                         arrival time                         -27.600    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[3]/CLR
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (phy_rgmii_rx_clk rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        9.515ns  (logic 0.379ns (3.983%)  route 9.136ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        6.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 28.368 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.136    27.600    u_udp_protocol_stack/reset
    SLICE_X2Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                     24.000    24.000 r  
    W19                                               0.000    24.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000    24.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    25.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    26.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    27.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.330    28.368    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[3]/C
                         clock pessimism              0.000    28.368    
                         clock uncertainty           -0.267    28.101    
    SLICE_X2Y6           FDCE (Recov_fdce_C_CLR)     -0.258    27.843    u_udp_protocol_stack/phy_rx_reset_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         27.843    
                         arrival time                         -27.600    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[5]/CLR
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (phy_rgmii_rx_clk rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        9.515ns  (logic 0.379ns (3.983%)  route 9.136ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        6.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 28.368 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          9.136    27.600    u_udp_protocol_stack/reset
    SLICE_X2Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                     24.000    24.000 r  
    W19                                               0.000    24.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000    24.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    25.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    26.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    27.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.330    28.368    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[5]/C
                         clock pessimism              0.000    28.368    
                         clock uncertainty           -0.267    28.101    
    SLICE_X2Y6           FDCE (Recov_fdce_C_CLR)     -0.258    27.843    u_udp_protocol_stack/phy_rx_reset_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         27.843    
                         arrival time                         -27.600    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[6]/CLR
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (phy_rgmii_rx_clk rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        9.193ns  (logic 0.379ns (4.123%)  route 8.814ns (95.877%))
  Logic Levels:           0  
  Clock Path Skew:        6.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 28.368 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          8.814    27.278    u_udp_protocol_stack/reset
    SLICE_X0Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                     24.000    24.000 r  
    W19                                               0.000    24.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000    24.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    25.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    26.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    27.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.330    28.368    u_udp_protocol_stack/phy_rx_clk
    SLICE_X0Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[6]/C
                         clock pessimism              0.000    28.368    
                         clock uncertainty           -0.267    28.101    
    SLICE_X0Y6           FDCE (Recov_fdce_C_CLR)     -0.331    27.770    u_udp_protocol_stack/phy_rx_reset_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         27.770    
                         arrival time                         -27.278    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[7]/CLR
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (phy_rgmii_rx_clk rise@24.000ns - clk_out_50m_ethernet_mmcm rise@20.000ns)
  Data Path Delay:        9.193ns  (logic 0.379ns (4.123%)  route 8.814ns (95.877%))
  Logic Levels:           0  
  Clock Path Skew:        6.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 28.368 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.065    21.065    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    15.144 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    16.564    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    16.645 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.440    18.085    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.379    18.464 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          8.814    27.278    u_udp_protocol_stack/reset
    SLICE_X0Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                     24.000    24.000 r  
    W19                                               0.000    24.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000    24.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    25.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    26.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    27.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.330    28.368    u_udp_protocol_stack/phy_rx_clk
    SLICE_X0Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[7]/C
                         clock pessimism              0.000    28.368    
                         clock uncertainty           -0.267    28.101    
    SLICE_X0Y6           FDCE (Recov_fdce_C_CLR)     -0.331    27.770    u_udp_protocol_stack/phy_rx_reset_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         27.770    
                         arrival time                         -27.278    
  -------------------------------------------------------------------
                         slack                                  0.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[0]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 0.304ns (3.910%)  route 7.471ns (96.090%))
  Logic Levels:           0  
  Clock Path Skew:        6.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.471     5.480    u_udp_protocol_stack/reset
    SLICE_X2Y5           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.440     4.637    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y5           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[0]/C
                         clock pessimism              0.000     4.637    
                         clock uncertainty            0.267     4.904    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.142     4.762    u_udp_protocol_stack/phy_rx_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.762    
                         arrival time                           5.480    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[6]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.784ns  (logic 0.304ns (3.906%)  route 7.480ns (96.094%))
  Logic Levels:           0  
  Clock Path Skew:        6.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.480     5.489    u_udp_protocol_stack/reset
    SLICE_X0Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.439     4.636    u_udp_protocol_stack/phy_rx_clk
    SLICE_X0Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[6]/C
                         clock pessimism              0.000     4.636    
                         clock uncertainty            0.267     4.903    
    SLICE_X0Y6           FDCE (Remov_fdce_C_CLR)     -0.192     4.711    u_udp_protocol_stack/phy_rx_reset_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.711    
                         arrival time                           5.489    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[7]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.784ns  (logic 0.304ns (3.906%)  route 7.480ns (96.094%))
  Logic Levels:           0  
  Clock Path Skew:        6.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.480     5.489    u_udp_protocol_stack/reset
    SLICE_X0Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.439     4.636    u_udp_protocol_stack/phy_rx_clk
    SLICE_X0Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[7]/C
                         clock pessimism              0.000     4.636    
                         clock uncertainty            0.267     4.903    
    SLICE_X0Y6           FDCE (Remov_fdce_C_CLR)     -0.192     4.711    u_udp_protocol_stack/phy_rx_reset_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.711    
                         arrival time                           5.489    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[8]_inv/PRE
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        7.784ns  (logic 0.304ns (3.906%)  route 7.480ns (96.094%))
  Logic Levels:           0  
  Clock Path Skew:        6.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.480     5.489    u_udp_protocol_stack/reset
    SLICE_X0Y6           FDPE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[8]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.439     4.636    u_udp_protocol_stack/phy_rx_clk
    SLICE_X0Y6           FDPE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[8]_inv/C
                         clock pessimism              0.000     4.636    
                         clock uncertainty            0.267     4.903    
    SLICE_X0Y6           FDPE (Remov_fdpe_C_PRE)     -0.192     4.711    u_udp_protocol_stack/phy_rx_reset_timer_reg[8]_inv
  -------------------------------------------------------------------
                         required time                         -4.711    
                         arrival time                           5.489    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[1]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 0.304ns (3.770%)  route 7.759ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        6.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.759     5.769    u_udp_protocol_stack/reset
    SLICE_X2Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.439     4.636    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[1]/C
                         clock pessimism              0.000     4.636    
                         clock uncertainty            0.267     4.903    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.142     4.761    u_udp_protocol_stack/phy_rx_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.761    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[2]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 0.304ns (3.770%)  route 7.759ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        6.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.759     5.769    u_udp_protocol_stack/reset
    SLICE_X2Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.439     4.636    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[2]/C
                         clock pessimism              0.000     4.636    
                         clock uncertainty            0.267     4.903    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.142     4.761    u_udp_protocol_stack/phy_rx_reset_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.761    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[3]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 0.304ns (3.770%)  route 7.759ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        6.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.759     5.769    u_udp_protocol_stack/reset
    SLICE_X2Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.439     4.636    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[3]/C
                         clock pessimism              0.000     4.636    
                         clock uncertainty            0.267     4.903    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.142     4.761    u_udp_protocol_stack/phy_rx_reset_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.761    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[4]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 0.304ns (3.770%)  route 7.759ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        6.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.759     5.769    u_udp_protocol_stack/reset
    SLICE_X2Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.439     4.636    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[4]/C
                         clock pessimism              0.000     4.636    
                         clock uncertainty            0.267     4.903    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.142     4.761    u_udp_protocol_stack/phy_rx_reset_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.761    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_timer_reg[5]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 0.304ns (3.770%)  route 7.759ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        6.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.759     5.769    u_udp_protocol_stack/reset
    SLICE_X2Y6           FDCE                                         f  u_udp_protocol_stack/phy_rx_reset_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.439     4.636    u_udp_protocol_stack/phy_rx_clk
    SLICE_X2Y6           FDCE                                         r  u_udp_protocol_stack/phy_rx_reset_timer_reg[5]/C
                         clock pessimism              0.000     4.636    
                         clock uncertainty            0.267     4.903    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.142     4.761    u_udp_protocol_stack/phy_rx_reset_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.761    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 u_clock_and_reset/reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_50m_ethernet_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_udp_protocol_stack/phy_rx_reset_d0_reg/PRE
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - clk_out_50m_ethernet_mmcm rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 0.304ns (3.793%)  route 7.710ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        6.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50m_ethernet_mmcm rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.004     1.004    u_clock_and_reset/u_ethernet_mmcm/inst/clk_in_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -5.054 r  u_clock_and_reset/u_ethernet_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -3.701    u_clock_and_reset/u_ethernet_mmcm/inst/clk_out_50m_ethernet_mmcm
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -3.624 r  u_clock_and_reset/u_ethernet_mmcm/inst/clkout2_buf/O
                         net (fo=255, routed)         1.330    -2.294    u_clock_and_reset/u_ethernet_mmcm_n_1
    SLICE_X0Y2           FDPE                                         r  u_clock_and_reset/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.304    -1.990 f  u_clock_and_reset/reset_reg/Q
                         net (fo=49, routed)          7.710     5.720    u_udp_protocol_stack/reset
    SLICE_X1Y23          FDPE                                         f  u_udp_protocol_stack/phy_rx_reset_d0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.422     4.619    u_udp_protocol_stack/phy_rx_clk
    SLICE_X1Y23          FDPE                                         r  u_udp_protocol_stack/phy_rx_reset_d0_reg/C
                         clock pessimism              0.000     4.619    
                         clock uncertainty            0.267     4.886    
    SLICE_X1Y23          FDPE (Remov_fdpe_C_PRE)     -0.192     4.694    u_udp_protocol_stack/phy_rx_reset_d0_reg
  -------------------------------------------------------------------
                         required time                         -4.694    
                         arrival time                           5.720    
  -------------------------------------------------------------------
                         slack                                  1.025    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  phy_rgmii_rx_clk
  To Clock:  phy_rgmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.348ns (35.822%)  route 0.623ns (64.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 12.362 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.430     4.627    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.348     4.975 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.623     5.599    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y16          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.324    12.362    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.241    12.603    
                         clock uncertainty           -0.035    12.568    
    SLICE_X2Y16          FDPE (Recov_fdpe_C_PRE)     -0.429    12.139    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.348ns (35.822%)  route 0.623ns (64.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 12.362 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.430     4.627    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.348     4.975 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.623     5.599    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y16          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.324    12.362    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.241    12.603    
                         clock uncertainty           -0.035    12.568    
    SLICE_X2Y16          FDPE (Recov_fdpe_C_PRE)     -0.429    12.139    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.348ns (35.822%)  route 0.623ns (64.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 12.362 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.430     4.627    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.348     4.975 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.623     5.599    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y16          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.324    12.362    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.241    12.603    
                         clock uncertainty           -0.035    12.568    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.429    12.139    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.348ns (35.822%)  route 0.623ns (64.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 12.362 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.430     4.627    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.348     4.975 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.623     5.599    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y16          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.324    12.362    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.241    12.603    
                         clock uncertainty           -0.035    12.568    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.429    12.139    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.348ns (35.822%)  route 0.623ns (64.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 12.362 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.430     4.627    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.348     4.975 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.623     5.599    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y16          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.324    12.362    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.241    12.603    
                         clock uncertainty           -0.035    12.568    
    SLICE_X2Y16          FDCE (Recov_fdce_C_CLR)     -0.429    12.139    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.348ns (35.822%)  route 0.623ns (64.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 12.362 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.430     4.627    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.348     4.975 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.623     5.599    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y16          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.324    12.362    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.241    12.603    
                         clock uncertainty           -0.035    12.568    
    SLICE_X2Y16          FDPE (Recov_fdpe_C_PRE)     -0.429    12.139    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.348ns (35.822%)  route 0.623ns (64.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 12.362 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.430     4.627    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.348     4.975 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.623     5.599    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y16          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.324    12.362    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.241    12.603    
                         clock uncertainty           -0.035    12.568    
    SLICE_X2Y16          FDPE (Recov_fdpe_C_PRE)     -0.429    12.139    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.348ns (35.822%)  route 0.623ns (64.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 12.362 - 8.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.430     4.627    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.348     4.975 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.623     5.599    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y16          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.324    12.362    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.241    12.603    
                         clock uncertainty           -0.035    12.568    
    SLICE_X2Y16          FDPE (Recov_fdpe_C_PRE)     -0.395    12.173    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.398ns (42.685%)  route 0.534ns (57.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 12.359 - 8.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.431     4.628    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.398     5.026 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.534     5.560    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X2Y19          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.321    12.359    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X2Y19          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.241    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X2Y19          FDPE (Recov_fdpe_C_PRE)     -0.419    12.146    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.146    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                  6.585    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rgmii_rx_clk rise@8.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.398ns (42.685%)  route 0.534ns (57.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 12.359 - 8.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.693     3.116    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     3.197 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.431     4.628    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.398     5.026 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.534     5.560    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X2Y19          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           1.604    10.962    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    11.039 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         1.321    12.359    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X2Y19          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.241    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X2Y19          FDPE (Recov_fdpe_C_PRE)     -0.419    12.146    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.146    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                  6.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.320%)  route 0.144ns (46.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.590     1.510    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.674 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144     1.817    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y17          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.858     2.023    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y17          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.456    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.320%)  route 0.144ns (46.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.590     1.510    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.674 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144     1.817    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y17          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.858     2.023    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y17          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.456    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.320%)  route 0.144ns (46.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.590     1.510    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.674 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144     1.817    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y17          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.858     2.023    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y17          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.456    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.320%)  route 0.144ns (46.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.590     1.510    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.674 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144     1.817    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y17          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.858     2.023    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y17          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.456    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.320%)  route 0.144ns (46.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.590     1.510    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.674 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144     1.817    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y17          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.858     2.023    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X2Y17          FDPE (Remov_fdpe_C_PRE)     -0.071     1.452    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.320%)  route 0.144ns (46.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.590     1.510    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.674 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144     1.817    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y17          FDPE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.858     2.023    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y17          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X2Y17          FDPE (Remov_fdpe_C_PRE)     -0.071     1.452    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.456%)  route 0.205ns (55.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.590     1.510    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.674 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.205     1.879    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.857     2.022    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y18          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.455    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.456%)  route 0.205ns (55.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.590     1.510    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.674 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.205     1.879    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.857     2.022    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y18          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.455    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.456%)  route 0.205ns (55.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.590     1.510    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.674 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.205     1.879    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.857     2.022    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y18          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.455    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock phy_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rgmii_rx_clk rise@0.000ns - phy_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.456%)  route 0.205ns (55.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.634     0.894    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.590     1.510    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y16          FDPE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDPE (Prop_fdpe_C_Q)         0.164     1.674 f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.205     1.879    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock phy_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  phy_rgmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_rgmii_interface/u_rgmii_receive/u_IBUF_rgmii_rx_clk/O
                         net (fo=2, routed)           0.689     1.137    u_rgmii_interface/u_rgmii_receive/phy_rgmii_rx_clk_ibuf_o
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.166 r  u_rgmii_interface/u_rgmii_receive/u_BUFG_rgmii_rx_clk_ibuf_o/O
                         net (fo=317, routed)         0.857     2.022    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y18          FDCE                                         r  u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.455    u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk_50mhz
  To Clock:  pll_clkout_100m_w

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo/RST
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.484ns (17.348%)  route 2.306ns (82.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         1.842     6.039    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    RAMB36_X1Y1          FIFO36E1                                     f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.295     8.595    u_zc_ddr3_axi_slave_itf/clkout_100m
    RAMB36_X1Y1          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo/RDCLK
                         clock pessimism              0.066     8.661    
                         clock uncertainty           -0.230     8.430    
    RAMB36_X1Y1          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     6.362    u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w72xd512_rd_cmd_fifo/RST
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.484ns (18.535%)  route 2.127ns (81.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         1.663     5.860    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    RAMB36_X1Y2          FIFO36E1                                     f  u_zc_ddr3_axi_slave_itf/u_w72xd512_rd_cmd_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.291     8.591    u_zc_ddr3_axi_slave_itf/clkout_100m
    RAMB36_X1Y2          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w72xd512_rd_cmd_fifo/RDCLK
                         clock pessimism              0.066     8.657    
                         clock uncertainty           -0.230     8.426    
    RAMB36_X1Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     6.358    u_zc_ddr3_axi_slave_itf/u_w72xd512_rd_cmd_fifo
  -------------------------------------------------------------------
                         required time                          6.358    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1/RST
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.484ns (19.285%)  route 2.026ns (80.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         1.561     5.758    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    RAMB36_X1Y13         FIFO36E1                                     f  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.273     8.573    u_zc_ddr3_axi_slave_itf/clkout_100m
    RAMB36_X1Y13         FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1/RDCLK
                         clock pessimism              0.066     8.639    
                         clock uncertainty           -0.230     8.409    
    RAMB36_X1Y13         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     6.341    u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_1
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2/RST
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.484ns (19.692%)  route 1.974ns (80.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         1.510     5.706    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    RAMB36_X1Y10         FIFO36E1                                     f  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2/RST
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.282     8.582    u_zc_ddr3_axi_slave_itf/clkout_100m
    RAMB36_X1Y10         FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2/RDCLK
                         clock pessimism              0.066     8.648    
                         clock uncertainty           -0.230     8.418    
    RAMB36_X1Y10         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     6.350    u_zc_ddr3_axi_slave_itf/u_w128xd512_wr_data_fifo_2
  -------------------------------------------------------------------
                         required time                          6.350    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/RST
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.484ns (19.941%)  route 1.943ns (80.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         1.479     5.676    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    RAMB36_X2Y4          FIFO36E1                                     f  u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/RST
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.290     8.590    u_zc_ddr3_axi_slave_itf/clkout_100m
    RAMB36_X2Y4          FIFO36E1                                     r  u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2/WRCLK
                         clock pessimism              0.066     8.656    
                         clock uncertainty           -0.230     8.426    
    RAMB36_X2Y4          FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.068     6.358    u_zc_ddr3_axi_slave_itf/u_w128xd512_rd_data_fifo_2
  -------------------------------------------------------------------
                         required time                          6.358    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[112]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.484ns (13.286%)  route 3.159ns (86.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         2.695     6.892    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X47Y72         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[112]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.234     8.534    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X47Y72         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[112]/C
                         clock pessimism              0.066     8.600    
                         clock uncertainty           -0.230     8.370    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.331     8.039    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[112]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[122]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.484ns (13.286%)  route 3.159ns (86.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         2.695     6.892    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X47Y72         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[122]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.234     8.534    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X47Y72         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[122]/C
                         clock pessimism              0.066     8.600    
                         clock uncertainty           -0.230     8.370    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.331     8.039    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[122]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[125]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.484ns (13.286%)  route 3.159ns (86.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         2.695     6.892    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X47Y72         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.234     8.534    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X47Y72         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[125]/C
                         clock pessimism              0.066     8.600    
                         clock uncertainty           -0.230     8.370    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.331     8.039    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[125]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[73]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.484ns (13.286%)  route 3.159ns (86.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         2.695     6.892    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X47Y72         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.234     8.534    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X47Y72         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[73]/C
                         clock pessimism              0.066     8.600    
                         clock uncertainty           -0.230     8.370    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.331     8.039    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[73]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[74]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.484ns (13.286%)  route 3.159ns (86.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.817     3.249    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.379     3.628 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.464     4.092    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.105     4.197 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         2.695     6.892    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X47Y72         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.234     8.534    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X47Y72         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[74]/C
                         clock pessimism              0.066     8.600    
                         clock uncertainty           -0.230     8.370    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.331     8.039    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[74]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[115]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.114     1.382    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.228     1.752    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         0.421     2.218    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X48Y48         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[115]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.837    -0.289    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X48Y48         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[115]/C
                         clock pessimism             -0.188    -0.477    
                         clock uncertainty            0.230    -0.247    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[115]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[117]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.114     1.382    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.228     1.752    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         0.421     2.218    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X48Y48         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[117]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.837    -0.289    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X48Y48         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[117]/C
                         clock pessimism             -0.188    -0.477    
                         clock uncertainty            0.230    -0.247    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[117]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[66]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.114     1.382    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.228     1.752    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         0.421     2.218    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X48Y48         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.837    -0.289    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X48Y48         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[66]/C
                         clock pessimism             -0.188    -0.477    
                         clock uncertainty            0.230    -0.247    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[66]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[68]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.114     1.382    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.228     1.752    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         0.421     2.218    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X48Y48         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.837    -0.289    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X48Y48         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[68]/C
                         clock pessimism             -0.188    -0.477    
                         clock uncertainty            0.230    -0.247    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[68]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[84]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.114     1.382    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.228     1.752    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         0.421     2.218    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X48Y48         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.837    -0.289    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X48Y48         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[84]/C
                         clock pessimism             -0.188    -0.477    
                         clock uncertainty            0.230    -0.247    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[84]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[86]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.114     1.382    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.228     1.752    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         0.421     2.218    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X48Y48         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.837    -0.289    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X48Y48         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[86]/C
                         clock pessimism             -0.188    -0.477    
                         clock uncertainty            0.230    -0.247    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[86]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[2]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.114     1.382    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.228     1.752    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         0.421     2.218    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X48Y48         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.837    -0.289    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X48Y48         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[2]/C
                         clock pessimism             -0.188    -0.477    
                         clock uncertainty            0.230    -0.247    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[5]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.114     1.382    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.228     1.752    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.797 f  u_zc_ddr3_axi_slave_itf/u_w72xd512_wr_cmd_fifo_i_2/O
                         net (fo=155, routed)         0.421     2.218    u_zc_ddr3_axi_slave_itf/rst_n_reg_0
    SLICE_X48Y48         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.837    -0.289    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X48Y48         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[5]/C
                         clock pessimism             -0.188    -0.477    
                         clock uncertainty            0.230    -0.247    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    u_zc_ddr3_axi_slave_itf/inport_wr_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.651ns  (arrival time - required time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[0]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.127%)  route 0.738ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.114     1.382    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.264     1.788    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.833 f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o[63]_i_2/O
                         net (fo=64, routed)          0.474     2.306    u_zc_ddr3_axi_slave_itf/inport_wr_data_o[63]_i_2_n_0
    SLICE_X49Y61         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.831    -0.294    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X49Y61         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[0]/C
                         clock pessimism             -0.188    -0.482    
                         clock uncertainty            0.230    -0.252    
    SLICE_X49Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.651ns  (arrival time - required time)
  Source:                 u_zc_ddr3_axi_slave_itf/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[1]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - fpga_clk_50mhz rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.127%)  route 0.738ns (79.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.114     1.382    u_zc_ddr3_axi_slave_itf/fpga_clk_50mhz
    SLICE_X49Y35         FDRE                                         r  u_zc_ddr3_axi_slave_itf/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  u_zc_ddr3_axi_slave_itf/rst_n_reg/Q
                         net (fo=2, routed)           0.264     1.788    u_zc_ddr3_axi_slave_itf/rst_n
    SLICE_X49Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.833 f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o[63]_i_2/O
                         net (fo=64, routed)          0.474     2.306    u_zc_ddr3_axi_slave_itf/inport_wr_data_o[63]_i_2_n_0
    SLICE_X49Y61         FDCE                                         f  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.831    -0.294    u_zc_ddr3_axi_slave_itf/clkout_100m
    SLICE_X49Y61         FDCE                                         r  u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[1]/C
                         clock pessimism             -0.188    -0.482    
                         clock uncertainty            0.230    -0.252    
    SLICE_X49Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    u_zc_ddr3_axi_slave_itf/inport_wr_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  2.651    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_clkout_100m_w
  To Clock:  pll_clkout_100m_w

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[118][142]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 0.538ns (5.596%)  route 9.076ns (94.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 8.702 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426    -1.805    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433    -1.372 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956     1.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105     1.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       6.119     7.809    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_rst_n
    SLICE_X56Y144        FDCE                                         f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[118][142]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.402     8.702    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X56Y144        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[118][142]/C
                         clock pessimism             -0.530     8.171    
                         clock uncertainty           -0.075     8.096    
    SLICE_X56Y144        FDCE (Recov_fdce_C_CLR)     -0.258     7.838    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[118][142]
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][138]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 0.538ns (5.600%)  route 9.070ns (94.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 8.702 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426    -1.805    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433    -1.372 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956     1.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105     1.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       6.113     7.803    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_rst_n
    SLICE_X54Y144        FDCE                                         f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][138]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.402     8.702    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X54Y144        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][138]/C
                         clock pessimism             -0.530     8.171    
                         clock uncertainty           -0.075     8.096    
    SLICE_X54Y144        FDCE (Recov_fdce_C_CLR)     -0.258     7.838    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][138]
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][141]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 0.538ns (5.600%)  route 9.070ns (94.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 8.702 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426    -1.805    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433    -1.372 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956     1.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105     1.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       6.113     7.803    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_rst_n
    SLICE_X54Y144        FDCE                                         f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.402     8.702    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X54Y144        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][141]/C
                         clock pessimism             -0.530     8.171    
                         clock uncertainty           -0.075     8.096    
    SLICE_X54Y144        FDCE (Recov_fdce_C_CLR)     -0.258     7.838    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][141]
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][142]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 0.538ns (5.600%)  route 9.070ns (94.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 8.702 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426    -1.805    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433    -1.372 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956     1.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105     1.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       6.113     7.803    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_rst_n
    SLICE_X54Y144        FDCE                                         f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][142]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.402     8.702    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X54Y144        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][142]/C
                         clock pessimism             -0.530     8.171    
                         clock uncertainty           -0.075     8.096    
    SLICE_X54Y144        FDCE (Recov_fdce_C_CLR)     -0.258     7.838    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[101][142]
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][125]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 0.538ns (5.647%)  route 8.990ns (94.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426    -1.805    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433    -1.372 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956     1.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105     1.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       6.033     7.723    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_rst_n
    SLICE_X25Y116        FDCE                                         f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.396     8.696    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X25Y116        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][125]/C
                         clock pessimism             -0.530     8.165    
                         clock uncertainty           -0.075     8.090    
    SLICE_X25Y116        FDCE (Recov_fdce_C_CLR)     -0.331     7.759    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][125]
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][126]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 0.538ns (5.647%)  route 8.990ns (94.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426    -1.805    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433    -1.372 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956     1.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105     1.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       6.033     7.723    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_rst_n
    SLICE_X25Y116        FDCE                                         f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.396     8.696    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X25Y116        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][126]/C
                         clock pessimism             -0.530     8.165    
                         clock uncertainty           -0.075     8.090    
    SLICE_X25Y116        FDCE (Recov_fdce_C_CLR)     -0.331     7.759    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][126]
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][12]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 0.538ns (5.647%)  route 8.990ns (94.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426    -1.805    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433    -1.372 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956     1.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105     1.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       6.033     7.723    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_rst_n
    SLICE_X25Y116        FDCE                                         f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.396     8.696    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X25Y116        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][12]/C
                         clock pessimism             -0.530     8.165    
                         clock uncertainty           -0.075     8.090    
    SLICE_X25Y116        FDCE (Recov_fdce_C_CLR)     -0.331     7.759    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][12]
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][25]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 0.538ns (5.647%)  route 8.990ns (94.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426    -1.805    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433    -1.372 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956     1.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105     1.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       6.033     7.723    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_rst_n
    SLICE_X25Y116        FDCE                                         f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.396     8.696    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X25Y116        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][25]/C
                         clock pessimism             -0.530     8.165    
                         clock uncertainty           -0.075     8.090    
    SLICE_X25Y116        FDCE (Recov_fdce_C_CLR)     -0.331     7.759    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][25]
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][75]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 0.538ns (5.647%)  route 8.990ns (94.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426    -1.805    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433    -1.372 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956     1.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105     1.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       6.033     7.723    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_rst_n
    SLICE_X25Y116        FDCE                                         f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.396     8.696    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X25Y116        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][75]/C
                         clock pessimism             -0.530     8.165    
                         clock uncertainty           -0.075     8.090    
    SLICE_X25Y116        FDCE (Recov_fdce_C_CLR)     -0.331     7.759    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][75]
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][78]/CLR
                            (recovery check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clkout_100m_w rise@10.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 0.538ns (5.647%)  route 8.990ns (94.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.080     2.512    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.426    -1.805    u_zc_ddr_clk_gen/clkout_100m
    SLICE_X64Y28         FDRE                                         r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.433    -1.372 r  u_zc_ddr_clk_gen/sys_rst_n_timer_reg[6]/Q
                         net (fo=5, routed)           2.956     1.584    u_zc_ddr_clk_gen/sys_rst_n_timer_reg__0[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.105     1.689 f  u_zc_ddr_clk_gen/u_serdes_dq0_i_1/O
                         net (fo=19218, routed)       6.033     7.723    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_rst_n
    SLICE_X25Y116        FDCE                                         f  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][78]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         1.366    11.366 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        1.019    12.384    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511     5.873 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.349     7.223    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.300 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       1.396     8.696    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/sys_clk
    SLICE_X25Y116        FDCE                                         r  u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][78]/C
                         clock pessimism             -0.530     8.165    
                         clock uncertainty           -0.075     8.090    
    SLICE_X25Y116        FDCE (Recov_fdce_C_CLR)     -0.331     7.759    u_zc_ddr_mig/u_zc_ddr3_core/ddr_dfi_phy/wr_data_fifo_FWFT/dual_port_ram_instance/ram_reg[17][78]
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  0.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.820%)  route 0.181ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.584    -0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.181    -0.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X7Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.854    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X7Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.216    -0.488    
    SLICE_X7Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.624%)  route 0.212ns (56.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.557    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.212    -0.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.826    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X15Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.624%)  route 0.212ns (56.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.557    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.212    -0.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.826    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X15Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.038%)  route 0.236ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.584    -0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.236    -0.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X6Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.852    -0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X6Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.216    -0.490    
    SLICE_X6Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.903%)  route 0.258ns (61.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.561    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.258    -0.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.826    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.195    -0.495    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.903%)  route 0.258ns (61.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.561    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.258    -0.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.826    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.195    -0.495    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.903%)  route 0.258ns (61.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.561    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.258    -0.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.826    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.195    -0.495    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.903%)  route 0.258ns (61.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.561    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.258    -0.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.826    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.195    -0.495    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.394%)  route 0.223ns (57.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.557    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.223    -0.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.825    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.216    -0.517    
    SLICE_X15Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (removal check against rising-edge clock pll_clkout_100m_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clkout_100m_w rise@0.000ns - pll_clkout_100m_w rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.394%)  route 0.223ns (57.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.440     0.709    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.557    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.223    -0.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clkout_100m_w rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  fpga_clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk_50mhz
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  fpga_clk_50mhz_IBUF_inst/O
                         net (fo=2792, routed)        0.481     0.938    u_zc_ddr_clk_gen/u_zc_ddr3_pll/fpga_clk_50mhz
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    u_zc_ddr_clk_gen/u_zc_ddr3_pll/pll_clkout_100m_w
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  u_zc_ddr_clk_gen/u_zc_ddr3_pll/clkout1_buf/O
                         net (fo=21254, routed)       0.825    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism             -0.216    -0.517    
    SLICE_X15Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.466    





