
*** Running vivado
    with args -log design_1_8c_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_8c_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_8c_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_8c_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_axi_bram_ctrl_0_0/design_1_8c_axi_bram_ctrl_0_0.dcp' for cell 'design_1_8c_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_axi_bram_ctrl_0_1/design_1_8c_axi_bram_ctrl_0_1.dcp' for cell 'design_1_8c_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_axi_bram_ctrl_0_2/design_1_8c_axi_bram_ctrl_0_2.dcp' for cell 'design_1_8c_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_axi_bram_ctrl_0_3/design_1_8c_axi_bram_ctrl_0_3.dcp' for cell 'design_1_8c_i/axi_bram_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_axi_bram_ctrl_0_4/design_1_8c_axi_bram_ctrl_0_4.dcp' for cell 'design_1_8c_i/axi_bram_ctrl_4'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_axi_bram_ctrl_0_5/design_1_8c_axi_bram_ctrl_0_5.dcp' for cell 'design_1_8c_i/axi_bram_ctrl_5'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_axi_bram_ctrl_0_6/design_1_8c_axi_bram_ctrl_0_6.dcp' for cell 'design_1_8c_i/axi_bram_ctrl_6'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_axi_bram_ctrl_0_7/design_1_8c_axi_bram_ctrl_0_7.dcp' for cell 'design_1_8c_i/axi_bram_ctrl_7'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_blk_mem_gen_0_0/design_1_8c_blk_mem_gen_0_0.dcp' for cell 'design_1_8c_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_blk_mem_gen_0_1/design_1_8c_blk_mem_gen_0_1.dcp' for cell 'design_1_8c_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_blk_mem_gen_0_2/design_1_8c_blk_mem_gen_0_2.dcp' for cell 'design_1_8c_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_blk_mem_gen_0_3/design_1_8c_blk_mem_gen_0_3.dcp' for cell 'design_1_8c_i/blk_mem_gen_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_blk_mem_gen_0_4/design_1_8c_blk_mem_gen_0_4.dcp' for cell 'design_1_8c_i/blk_mem_gen_4'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_blk_mem_gen_0_5/design_1_8c_blk_mem_gen_0_5.dcp' for cell 'design_1_8c_i/blk_mem_gen_5'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_blk_mem_gen_0_6/design_1_8c_blk_mem_gen_0_6.dcp' for cell 'design_1_8c_i/blk_mem_gen_6'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_blk_mem_gen_0_7/design_1_8c_blk_mem_gen_0_7.dcp' for cell 'design_1_8c_i/blk_mem_gen_7'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_multicycle_pipeline_0_40/design_1_8c_multicycle_pipeline_0_40.dcp' for cell 'design_1_8c_i/multicycle_pipeline_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_multicycle_pipeline_0_41/design_1_8c_multicycle_pipeline_0_41.dcp' for cell 'design_1_8c_i/multicycle_pipeline_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_multicycle_pipeline_0_42/design_1_8c_multicycle_pipeline_0_42.dcp' for cell 'design_1_8c_i/multicycle_pipeline_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_multicycle_pipeline_0_43/design_1_8c_multicycle_pipeline_0_43.dcp' for cell 'design_1_8c_i/multicycle_pipeline_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_multicycle_pipeline_0_44/design_1_8c_multicycle_pipeline_0_44.dcp' for cell 'design_1_8c_i/multicycle_pipeline_4'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_multicycle_pipeline_0_45/design_1_8c_multicycle_pipeline_0_45.dcp' for cell 'design_1_8c_i/multicycle_pipeline_5'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_multicycle_pipeline_0_46/design_1_8c_multicycle_pipeline_0_46.dcp' for cell 'design_1_8c_i/multicycle_pipeline_6'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_multicycle_pipeline_0_47/design_1_8c_multicycle_pipeline_0_47.dcp' for cell 'design_1_8c_i/multicycle_pipeline_7'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_processing_system7_0_0/design_1_8c_processing_system7_0_0.dcp' for cell 'design_1_8c_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_rst_ps7_0_100M_0/design_1_8c_rst_ps7_0_100M_0.dcp' for cell 'design_1_8c_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_xbar_1/design_1_8c_xbar_1.dcp' for cell 'design_1_8c_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_auto_pc_0/design_1_8c_auto_pc_0.dcp' for cell 'design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_auto_pc_1/design_1_8c_auto_pc_1.dcp' for cell 'design_1_8c_i/axi_interconnect_0/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_auto_pc_2/design_1_8c_auto_pc_2.dcp' for cell 'design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_auto_pc_3/design_1_8c_auto_pc_3.dcp' for cell 'design_1_8c_i/axi_interconnect_0/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_auto_pc_4/design_1_8c_auto_pc_4.dcp' for cell 'design_1_8c_i/axi_interconnect_0/s04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_auto_pc_5/design_1_8c_auto_pc_5.dcp' for cell 'design_1_8c_i/axi_interconnect_0/s05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_auto_pc_6/design_1_8c_auto_pc_6.dcp' for cell 'design_1_8c_i/axi_interconnect_0/s06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_auto_pc_7/design_1_8c_auto_pc_7.dcp' for cell 'design_1_8c_i/axi_interconnect_0/s07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_auto_pc_8/design_1_8c_auto_pc_8.dcp' for cell 'design_1_8c_i/axi_interconnect_0/s08_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2910.895 ; gain = 0.000 ; free physical = 7604 ; free virtual = 11910
INFO: [Netlist 29-17] Analyzing 2515 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_processing_system7_0_0/design_1_8c_processing_system7_0_0.xdc] for cell 'design_1_8c_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_processing_system7_0_0/design_1_8c_processing_system7_0_0.xdc] for cell 'design_1_8c_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_rst_ps7_0_100M_0/design_1_8c_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_8c_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_rst_ps7_0_100M_0/design_1_8c_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_8c_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_rst_ps7_0_100M_0/design_1_8c_rst_ps7_0_100M_0.xdc] for cell 'design_1_8c_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.gen/sources_1/bd/design_1_8c/ip/design_1_8c_rst_ps7_0_100M_0/design_1_8c_rst_ps7_0_100M_0.xdc] for cell 'design_1_8c_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_8c_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3335.102 ; gain = 0.000 ; free physical = 7429 ; free virtual = 11725
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3335.102 ; gain = 424.207 ; free physical = 7429 ; free virtual = 11725
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3335.102 ; gain = 0.000 ; free physical = 7438 ; free virtual = 11736

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14be5175b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3340.906 ; gain = 5.805 ; free physical = 6955 ; free virtual = 11267

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[8]_i_2 into driver instance design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[8]_i_3, which resulted in an inversion of 106 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1 into driver instance design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_2, which resulted in an inversion of 68 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_i_1 into driver instance design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_pp0_iter1_reg[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg[3][0]_srl4_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_2 into driver instance design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_30, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_0/inst/i_safe_d_i_type_V_fu_518[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_0/inst/i_safe_d_i_imm_V_fu_514[3]_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_0/inst/i_safe_d_i_type_V_fu_518[2]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_0/inst/i_safe_d_i_imm_V_fu_514[10]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_i_1 into driver instance design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_pp0_iter1_reg[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg[3][0]_srl4_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_2 into driver instance design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_30, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_1/inst/i_safe_d_i_type_V_fu_518[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_1/inst/i_safe_d_i_imm_V_fu_514[3]_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_1/inst/i_safe_d_i_type_V_fu_518[2]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_1/inst/i_safe_d_i_imm_V_fu_514[10]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_i_1 into driver instance design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_pp0_iter1_reg[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg[3][0]_srl4_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_2 into driver instance design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_30, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_2/inst/i_safe_d_i_type_V_fu_518[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_2/inst/i_safe_d_i_imm_V_fu_514[3]_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_2/inst/i_safe_d_i_type_V_fu_518[2]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_2/inst/i_safe_d_i_imm_V_fu_514[10]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_i_1 into driver instance design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_pp0_iter1_reg[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg[3][0]_srl4_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_2 into driver instance design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_30, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_3/inst/i_safe_d_i_type_V_fu_518[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_3/inst/i_safe_d_i_imm_V_fu_514[3]_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_3/inst/i_safe_d_i_type_V_fu_518[2]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_3/inst/i_safe_d_i_imm_V_fu_514[10]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_i_1 into driver instance design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_pp0_iter1_reg[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg[3][0]_srl4_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_2 into driver instance design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_30, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_4/inst/i_safe_d_i_type_V_fu_518[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_4/inst/i_safe_d_i_imm_V_fu_514[3]_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_4/inst/i_safe_d_i_type_V_fu_518[2]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_4/inst/i_safe_d_i_imm_V_fu_514[10]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_i_1 into driver instance design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_pp0_iter1_reg[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg[3][0]_srl4_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_2 into driver instance design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_30, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_5/inst/i_safe_d_i_type_V_fu_518[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_5/inst/i_safe_d_i_imm_V_fu_514[3]_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_5/inst/i_safe_d_i_type_V_fu_518[2]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_5/inst/i_safe_d_i_imm_V_fu_514[10]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_i_1 into driver instance design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_pp0_iter1_reg[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg[3][0]_srl4_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_2 into driver instance design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_30, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_6/inst/i_safe_d_i_type_V_fu_518[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_6/inst/i_safe_d_i_imm_V_fu_514[3]_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_6/inst/i_safe_d_i_type_V_fu_518[2]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_6/inst/i_safe_d_i_imm_V_fu_514[10]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_i_1 into driver instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1023_pp0_iter1_reg[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg[3][0]_srl4_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_2 into driver instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/mem_reg_0_0_i_30, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_7/inst/i_safe_d_i_type_V_fu_518[0]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_7/inst/i_safe_d_i_imm_V_fu_514[3]_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8c_i/multicycle_pipeline_7/inst/i_safe_d_i_type_V_fu_518[2]_i_1 into driver instance design_1_8c_i/multicycle_pipeline_7/inst/i_safe_d_i_imm_V_fu_514[10]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-138] Pushed 16 inverter(s) to 48 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17f6cb9b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3597.922 ; gain = 0.000 ; free physical = 6799 ; free virtual = 11110
INFO: [Opt 31-389] Phase Retarget created 328 cells and removed 499 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 32 load pin(s).
Phase 2 Constant propagation | Checksum: 126e339ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3597.922 ; gain = 0.000 ; free physical = 6799 ; free virtual = 11110
INFO: [Opt 31-389] Phase Constant propagation created 749 cells and removed 1745 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19c8d5a78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3597.922 ; gain = 0.000 ; free physical = 6796 ; free virtual = 11107
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1800 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19c8d5a78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3629.938 ; gain = 32.016 ; free physical = 6795 ; free virtual = 11106
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19c8d5a78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3629.938 ; gain = 32.016 ; free physical = 6795 ; free virtual = 11106
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19c8d5a78

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3629.938 ; gain = 32.016 ; free physical = 6795 ; free virtual = 11107
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             328  |             499  |                                              0  |
|  Constant propagation         |             749  |            1745  |                                              0  |
|  Sweep                        |               0  |            1800  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3629.938 ; gain = 0.000 ; free physical = 6795 ; free virtual = 11107
Ending Logic Optimization Task | Checksum: 90fc1af2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3629.938 ; gain = 32.016 ; free physical = 6795 ; free virtual = 11107

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 144 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 8 Total Ports: 288
Ending PowerOpt Patch Enables Task | Checksum: 1167dffae

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4245.488 ; gain = 0.000 ; free physical = 6651 ; free virtual = 10964
Ending Power Optimization Task | Checksum: 1167dffae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 4245.488 ; gain = 615.551 ; free physical = 6741 ; free virtual = 11054

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1167dffae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4245.488 ; gain = 0.000 ; free physical = 6741 ; free virtual = 11054

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4245.488 ; gain = 0.000 ; free physical = 6741 ; free virtual = 11054
Ending Netlist Obfuscation Task | Checksum: 649acb06

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4245.488 ; gain = 0.000 ; free physical = 6741 ; free virtual = 11054
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4245.488 ; gain = 910.387 ; free physical = 6741 ; free virtual = 11054
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4253.492 ; gain = 0.000 ; free physical = 6737 ; free virtual = 11053
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.runs/impl_1/design_1_8c_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_8c_wrapper_drc_opted.rpt -pb design_1_8c_wrapper_drc_opted.pb -rpx design_1_8c_wrapper_drc_opted.rpx
Command: report_drc -file design_1_8c_wrapper_drc_opted.rpt -pb design_1_8c_wrapper_drc_opted.pb -rpx design_1_8c_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.runs/impl_1/design_1_8c_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 4341.535 ; gain = 48.023 ; free physical = 6498 ; free virtual = 10845
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6477 ; free virtual = 10830
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 621f9683

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6477 ; free virtual = 10830
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6477 ; free virtual = 10830

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7f9c812

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6517 ; free virtual = 10868

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1567ae977

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6486 ; free virtual = 10827

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1567ae977

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6484 ; free virtual = 10825
Phase 1 Placer Initialization | Checksum: 1567ae977

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6483 ; free virtual = 10824

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fbbe8048

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6388 ; free virtual = 10730

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12a25ac02

Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6380 ; free virtual = 10732

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b64651be

Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6379 ; free virtual = 10732

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 632 LUTNM shape to break, 1420 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 101, two critical 531, total 632, new lutff created 32
INFO: [Physopt 32-1138] End 1 Pass. Optimized 918 nets or LUTs. Breaked 632 LUTs, combined 286 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6362 ; free virtual = 10708
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6362 ; free virtual = 10708

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          632  |            286  |                   918  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          632  |            286  |                   918  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1821eeb89

Time (s): cpu = 00:03:16 ; elapsed = 00:01:00 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6367 ; free virtual = 10713
Phase 2.4 Global Placement Core | Checksum: 1e040d31e

Time (s): cpu = 00:03:33 ; elapsed = 00:01:06 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6357 ; free virtual = 10703
Phase 2 Global Placement | Checksum: 1e040d31e

Time (s): cpu = 00:03:33 ; elapsed = 00:01:06 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6400 ; free virtual = 10746

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a2b241aa

Time (s): cpu = 00:03:46 ; elapsed = 00:01:09 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6378 ; free virtual = 10724

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 184f5f0df

Time (s): cpu = 00:04:09 ; elapsed = 00:01:16 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6369 ; free virtual = 10715

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15b4174a5

Time (s): cpu = 00:04:11 ; elapsed = 00:01:17 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6368 ; free virtual = 10715

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c9c78009

Time (s): cpu = 00:04:11 ; elapsed = 00:01:17 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6368 ; free virtual = 10715

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1cfe9af75

Time (s): cpu = 00:04:47 ; elapsed = 00:01:33 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6390 ; free virtual = 10733

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c56c62a7

Time (s): cpu = 00:05:14 ; elapsed = 00:01:57 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6314 ; free virtual = 10657

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 133946420

Time (s): cpu = 00:05:17 ; elapsed = 00:02:00 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6318 ; free virtual = 10662

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20c4caba8

Time (s): cpu = 00:05:18 ; elapsed = 00:02:01 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6318 ; free virtual = 10662

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15b4eced9

Time (s): cpu = 00:05:59 ; elapsed = 00:02:15 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6284 ; free virtual = 10628
Phase 3 Detail Placement | Checksum: 15b4eced9

Time (s): cpu = 00:05:59 ; elapsed = 00:02:15 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6285 ; free virtual = 10629

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 197466b1c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.747 | TNS=-80707.570 |
Phase 1 Physical Synthesis Initialization | Checksum: 1627deb6f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6299 ; free virtual = 10643
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_2/inst/control_s_axi_U/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_3/inst/control_s_axi_U/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_4/inst/control_s_axi_U/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_5/inst/control_s_axi_U/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_6/inst/control_s_axi_U/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8c_i/multicycle_pipeline_7/inst/control_s_axi_U/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 16 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 16, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 119c70d02

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6297 ; free virtual = 10640
Phase 4.1.1.1 BUFG Insertion | Checksum: 197466b1c

Time (s): cpu = 00:06:37 ; elapsed = 00:02:27 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6297 ; free virtual = 10640

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.567. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 169a95aae

Time (s): cpu = 00:07:13 ; elapsed = 00:02:49 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6290 ; free virtual = 10630

Time (s): cpu = 00:07:13 ; elapsed = 00:02:49 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6290 ; free virtual = 10630
Phase 4.1 Post Commit Optimization | Checksum: 169a95aae

Time (s): cpu = 00:07:14 ; elapsed = 00:02:49 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6290 ; free virtual = 10630

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 169a95aae

Time (s): cpu = 00:07:15 ; elapsed = 00:02:50 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6290 ; free virtual = 10630

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 169a95aae

Time (s): cpu = 00:07:15 ; elapsed = 00:02:50 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6290 ; free virtual = 10630
Phase 4.3 Placer Reporting | Checksum: 169a95aae

Time (s): cpu = 00:07:15 ; elapsed = 00:02:51 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6290 ; free virtual = 10630

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6291 ; free virtual = 10631

Time (s): cpu = 00:07:15 ; elapsed = 00:02:51 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6291 ; free virtual = 10631
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17f882004

Time (s): cpu = 00:07:16 ; elapsed = 00:02:51 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6291 ; free virtual = 10631
Ending Placer Task | Checksum: 157912389

Time (s): cpu = 00:07:16 ; elapsed = 00:02:51 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6277 ; free virtual = 10617
INFO: [Common 17-83] Releasing license: Implementation
165 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:20 ; elapsed = 00:02:53 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6379 ; free virtual = 10719
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6277 ; free virtual = 10727
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.runs/impl_1/design_1_8c_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6270 ; free virtual = 10666
INFO: [runtcl-4] Executing : report_io -file design_1_8c_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6250 ; free virtual = 10653
INFO: [runtcl-4] Executing : report_utilization -file design_1_8c_wrapper_utilization_placed.rpt -pb design_1_8c_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_8c_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6241 ; free virtual = 10639
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 28.43s |  WALL: 7.21s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6094 ; free virtual = 10585

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.739 | TNS=-64951.288 |
Phase 1 Physical Synthesis Initialization | Checksum: c140d84e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6179 ; free virtual = 10569
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.739 | TNS=-64951.288 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: c140d84e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6180 ; free virtual = 10571

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.739 | TNS=-64951.288 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454[2].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454_reg[2]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.738 | TNS=-64950.531 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[19].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462_reg[19]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.738 | TNS=-64949.971 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_27_fu_446[13].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_27_fu_446_reg[13]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_27_fu_446[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.736 | TNS=-64949.658 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_27_fu_446[12].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_27_fu_446_reg[12]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_27_fu_446[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.735 | TNS=-64949.345 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_27_fu_446[14].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_27_fu_446_reg[14]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_27_fu_446[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.731 | TNS=-64948.996 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[15].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414_reg[15]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.731 | TNS=-64948.756 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[10].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462_reg[10]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.727 | TNS=-64948.610 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[3].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414_reg[3]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.726 | TNS=-64948.348 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[11].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414_reg[11]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.725 | TNS=-64948.312 |
INFO: [Physopt 32-702] Processed net design_1_8c_i/blk_mem_gen_7/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0.  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[3]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.722 | TNS=-64947.388 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[7].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414_reg[7]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.714 | TNS=-64947.155 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[14].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[14]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.710 | TNS=-64946.507 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[26].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414_reg[26]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.705 | TNS=-64946.144 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[10].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[10]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.695 | TNS=-64945.496 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398[15].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398_reg[15]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.692 | TNS=-64944.892 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[25].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414_reg[25]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.692 | TNS=-64944.681 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[24].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[24]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.691 | TNS=-64944.412 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[0].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg[0]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.691 | TNS=-64944.055 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[1].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg[1]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.691 | TNS=-64943.932 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[2].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg[2]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.691 | TNS=-64944.194 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[3].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg[3]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.690 | TNS=-64944.870 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_11_fu_382[14].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_11_fu_382_reg[14]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_11_fu_382[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.683 | TNS=-64944.164 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[15].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462_reg[15]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.682 | TNS=-64943.539 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[31].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366_reg[31]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.680 | TNS=-64943.328 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.680 | TNS=-64943.328 |
Phase 3 Critical Path Optimization | Checksum: c140d84e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6176 ; free virtual = 10574

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.680 | TNS=-64943.328 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[17].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414_reg[17]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.679 | TNS=-64943.357 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454[5].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454_reg[5]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.679 | TNS=-64942.797 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[31].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[31]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.665 | TNS=-64942.433 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[25].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[25]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.664 | TNS=-64942.222 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398[16].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398_reg[16]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.664 | TNS=-64941.501 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[10].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366_reg[10]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.651 | TNS=-64940.825 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[5].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414_reg[5]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.647 | TNS=-64940.636 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[12].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[12]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.643 | TNS=-64940.104 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[22].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366_reg[22]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.642 | TNS=-64939.886 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[23].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[23]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.641 | TNS=-64939.661 |
INFO: [Physopt 32-702] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_18_fu_410[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_18_fu_410[31]_i_3_n_0.  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_18_fu_410[31]_i_3
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_18_fu_410[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.634 | TNS=-64906.832 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454[15].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454_reg[15]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.630 | TNS=-64906.242 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_23_fu_430[13].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_23_fu_430_reg[13]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_23_fu_430[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.623 | TNS=-64906.111 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[24].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366_reg[24]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.623 | TNS=-64905.937 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[9].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366_reg[9]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.622 | TNS=-64905.740 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[8].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462_reg[8]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.622 | TNS=-64905.282 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[26].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[26]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.622 | TNS=-64905.151 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[9].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462_reg[9]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.617 | TNS=-64904.540 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398[31].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398_reg[31]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.615 | TNS=-64904.423 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_9_fu_374[15].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_9_fu_374_reg[15]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_9_fu_374[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.611 | TNS=-64904.161 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[9].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[9]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.607 | TNS=-64903.819 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[19].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366_reg[19]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.603 | TNS=-64903.659 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_25_fu_438[8].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_25_fu_438_reg[8]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_25_fu_438[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.603 | TNS=-64903.768 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[19].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[19]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.600 | TNS=-64903.681 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[21].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366_reg[21]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.600 | TNS=-64903.543 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[11].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414_reg[11]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.600 | TNS=-64903.506 |
INFO: [Physopt 32-702] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_30_fu_458[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.598 | TNS=-64870.226 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[23].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366_reg[23]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.597 | TNS=-64870.081 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_25_fu_438[10].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_25_fu_438_reg[10]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_25_fu_438[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.597 | TNS=-64869.986 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[28].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414_reg[28]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.591 | TNS=-64869.964 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_fu_338[10].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_fu_338_reg[10]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_fu_338[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.591 | TNS=-64869.666 |
INFO: [Physopt 32-702] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_31_fu_462[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_31_fu_462[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.590 | TNS=-64846.368 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[24].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350_reg[24]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.585 | TNS=-64846.288 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454[8].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454_reg[8]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_29_fu_454[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.582 | TNS=-64846.237 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_11_fu_382[30].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_11_fu_382_reg[30]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_11_fu_382[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.579 | TNS=-64846.026 |
INFO: [Physopt 32-702] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_19_fu_414[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_19_fu_414[31]_i_3_n_0.  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_19_fu_414[31]_i_3
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_19_fu_414[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.577 | TNS=-64805.965 |
INFO: [Physopt 32-702] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_3_fu_350[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_3_fu_350[31]_i_3_n_0.  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_3_fu_350[31]_i_3
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_3_fu_350[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.574 | TNS=-64776.592 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[20].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366_reg[20]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_7_fu_366[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.567 | TNS=-64776.483 |
INFO: [Physopt 32-702] Processed net design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_num_V_reg_18799_reg[1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.566 | TNS=-64773.791 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398[25].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398_reg[25]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_15_fu_398[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-64773.638 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_25_fu_438[5].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_25_fu_438_reg[5]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_25_fu_438[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.563 | TNS=-64773.063 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_2/inst/w_from_m_value_29_fu_454[23].  Re-placed instance design_1_8c_i/multicycle_pipeline_2/inst/w_from_m_value_29_fu_454_reg[23]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_2/inst/w_from_m_value_29_fu_454[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.562 | TNS=-64772.517 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_17_fu_406[10].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_17_fu_406_reg[10]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_17_fu_406[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.562 | TNS=-64772.081 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_17_fu_406[11].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_17_fu_406_reg[11]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_17_fu_406[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.562 | TNS=-64771.702 |
INFO: [Physopt 32-663] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_17_fu_406[1].  Re-placed instance design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_17_fu_406_reg[1]
INFO: [Physopt 32-735] Processed net design_1_8c_i/multicycle_pipeline_7/inst/w_from_m_value_17_fu_406[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.562 | TNS=-64771.215 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.562 | TNS=-64771.215 |
Phase 4 Critical Path Optimization | Checksum: c140d84e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6157 ; free virtual = 10570
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6157 ; free virtual = 10570
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.562 | TNS=-64771.215 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.177  |        180.073  |            0  |              0  |                    69  |           0  |           2  |  00:00:05  |
|  Total          |          0.177  |        180.073  |            0  |              0  |                    69  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6158 ; free virtual = 10570
Ending Physical Synthesis Task | Checksum: 1ce037e32

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6158 ; free virtual = 10569
INFO: [Common 17-83] Releasing license: Implementation
401 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:18 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6208 ; free virtual = 10619
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6065 ; free virtual = 10596
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.runs/impl_1/design_1_8c_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6139 ; free virtual = 10593
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fcd04172 ConstDB: 0 ShapeSum: ceb8083d RouteDB: 0
Post Restoration Checksum: NetGraph: f9a39a5f NumContArr: 2a5fff9 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: fc499a58

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6028 ; free virtual = 10465

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fc499a58

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5988 ; free virtual = 10426

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fc499a58

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5988 ; free virtual = 10427
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1656c8a3b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5938 ; free virtual = 10385
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.346 | TNS=-53554.060| WHS=-0.219 | THS=-422.221|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 81681
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 81681
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 194d428df

Time (s): cpu = 00:01:44 ; elapsed = 00:00:42 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5917 ; free virtual = 10364

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 194d428df

Time (s): cpu = 00:01:44 ; elapsed = 00:00:42 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5917 ; free virtual = 10364
Phase 3 Initial Routing | Checksum: cbfa166b

Time (s): cpu = 00:02:24 ; elapsed = 00:00:50 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5913 ; free virtual = 10356
INFO: [Route 35-580] Design has 875 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                             |
+====================+===================+=================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/int_auto_restart_reg/D |
| clk_fpga_0         | clk_fpga_0        | design_1_8c_i/multicycle_pipeline_1/inst/control_s_axi_U/int_ap_start_reg/D     |
| clk_fpga_0         | clk_fpga_0        | design_1_8c_i/multicycle_pipeline_7/inst/is_reg_computed_21_7_reg_8798_reg[0]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_8c_i/multicycle_pipeline_2/inst/is_reg_computed_20_7_reg_8907_reg[0]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_8c_i/multicycle_pipeline_7/inst/is_reg_computed_20_7_reg_8907_reg[0]/D |
+--------------------+-------------------+---------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 23830
 Number of Nodes with overlaps = 4932
 Number of Nodes with overlaps = 1897
 Number of Nodes with overlaps = 845
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.094 | TNS=-69609.589| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 218ff808d

Time (s): cpu = 00:05:50 ; elapsed = 00:02:32 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5923 ; free virtual = 10342

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7858
 Number of Nodes with overlaps = 2656
 Number of Nodes with overlaps = 676
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.885 | TNS=-67498.411| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15072a89f

Time (s): cpu = 00:08:27 ; elapsed = 00:03:51 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5970 ; free virtual = 10348

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4827
Phase 4.3 Global Iteration 2 | Checksum: c07023bf

Time (s): cpu = 00:08:33 ; elapsed = 00:03:57 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5973 ; free virtual = 10350
Phase 4 Rip-up And Reroute | Checksum: c07023bf

Time (s): cpu = 00:08:33 ; elapsed = 00:03:57 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5973 ; free virtual = 10350

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 720b558f

Time (s): cpu = 00:08:42 ; elapsed = 00:04:00 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5974 ; free virtual = 10351
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.758 | TNS=-64224.689| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: eb10b120

Time (s): cpu = 00:08:43 ; elapsed = 00:04:00 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5979 ; free virtual = 10357

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eb10b120

Time (s): cpu = 00:08:43 ; elapsed = 00:04:00 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5979 ; free virtual = 10357
Phase 5 Delay and Skew Optimization | Checksum: eb10b120

Time (s): cpu = 00:08:43 ; elapsed = 00:04:00 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5979 ; free virtual = 10357

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14a76e903

Time (s): cpu = 00:08:53 ; elapsed = 00:04:04 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5977 ; free virtual = 10355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.758 | TNS=-63885.585| WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e685fac2

Time (s): cpu = 00:08:53 ; elapsed = 00:04:04 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5977 ; free virtual = 10354
Phase 6 Post Hold Fix | Checksum: 1e685fac2

Time (s): cpu = 00:08:53 ; elapsed = 00:04:04 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5977 ; free virtual = 10354

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 28.2489 %
  Global Horizontal Routing Utilization  = 35.3246 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y111 -> INT_R_X41Y111
   INT_R_X41Y102 -> INT_R_X41Y102
East Dir 2x2 Area, Max Cong = 90.8088%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X58Y4 -> INT_R_X59Y5
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X62Y46 -> INT_L_X62Y46
   INT_R_X61Y44 -> INT_R_X61Y44
   INT_R_X63Y44 -> INT_R_X63Y44
   INT_L_X62Y40 -> INT_L_X62Y40
   INT_R_X63Y40 -> INT_R_X63Y40

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.75 Sparse Ratio: 1.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.25 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: f53b73e0

Time (s): cpu = 00:08:54 ; elapsed = 00:04:04 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5963 ; free virtual = 10341

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f53b73e0

Time (s): cpu = 00:08:54 ; elapsed = 00:04:05 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5962 ; free virtual = 10340

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13427ec20

Time (s): cpu = 00:09:01 ; elapsed = 00:04:09 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5973 ; free virtual = 10351

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.758 | TNS=-63885.585| WHS=0.016  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13427ec20

Time (s): cpu = 00:09:09 ; elapsed = 00:04:11 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5973 ; free virtual = 10350
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:09 ; elapsed = 00:04:11 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6046 ; free virtual = 10424

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
417 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:44 ; elapsed = 00:04:20 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 6046 ; free virtual = 10424
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5905 ; free virtual = 10406
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.runs/impl_1/design_1_8c_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4341.535 ; gain = 0.000 ; free physical = 5985 ; free virtual = 10397
INFO: [runtcl-4] Executing : report_drc -file design_1_8c_wrapper_drc_routed.rpt -pb design_1_8c_wrapper_drc_routed.pb -rpx design_1_8c_wrapper_drc_routed.rpx
Command: report_drc -file design_1_8c_wrapper_drc_routed.rpt -pb design_1_8c_wrapper_drc_routed.pb -rpx design_1_8c_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.runs/impl_1/design_1_8c_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 4349.863 ; gain = 8.328 ; free physical = 5940 ; free virtual = 10353
INFO: [runtcl-4] Executing : report_methodology -file design_1_8c_wrapper_methodology_drc_routed.rpt -pb design_1_8c_wrapper_methodology_drc_routed.pb -rpx design_1_8c_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_8c_wrapper_methodology_drc_routed.rpt -pb design_1_8c_wrapper_methodology_drc_routed.pb -rpx design_1_8c_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_8c_ip.runs/impl_1/design_1_8c_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:44 ; elapsed = 00:00:09 . Memory (MB): peak = 4361.738 ; gain = 11.875 ; free physical = 5949 ; free virtual = 10363
INFO: [runtcl-4] Executing : report_power -file design_1_8c_wrapper_power_routed.rpt -pb design_1_8c_wrapper_power_summary_routed.pb -rpx design_1_8c_wrapper_power_routed.rpx
Command: report_power -file design_1_8c_wrapper_power_routed.rpt -pb design_1_8c_wrapper_power_summary_routed.pb -rpx design_1_8c_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
429 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 4433.797 ; gain = 72.059 ; free physical = 5893 ; free virtual = 10317
INFO: [runtcl-4] Executing : report_route_status -file design_1_8c_wrapper_route_status.rpt -pb design_1_8c_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_8c_wrapper_timing_summary_routed.rpt -pb design_1_8c_wrapper_timing_summary_routed.pb -rpx design_1_8c_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_8c_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_8c_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_8c_wrapper_bus_skew_routed.rpt -pb design_1_8c_wrapper_bus_skew_routed.pb -rpx design_1_8c_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_8c_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_8c_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 4822.715 ; gain = 388.918 ; free physical = 5679 ; free virtual = 10204
INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 21:27:05 2022...
