// Seed: 1571898053
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_12;
  wire id_13;
  wire id_14, id_15;
endmodule
module module_1 #(
    parameter id_6 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire _id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_8,
      id_5,
      id_5,
      id_3,
      id_2,
      id_1,
      id_5,
      id_5,
      id_1
  );
  inout tri id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4[id_6] = id_6;
  wire id_9, id_10;
  assign id_5 = 1;
endmodule
