// Seed: 502078118
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output tri0 id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_12;
  wire id_16;
  parameter id_17 = (-1);
  assign id_7  = id_6;
  assign id_11 = -1'b0;
  logic id_18;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_5,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_5,
      id_4,
      id_5,
      id_5,
      id_1,
      id_2
  );
  inout tri id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1;
endmodule
