// Seed: 2209626827
module module_0 (
    output wire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input wand id_6
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd62,
    parameter id_3 = 32'd27
) (
    input wand id_0,
    input supply1 id_1,
    input supply0 _id_2,
    input wor _id_3,
    output wire id_4,
    output wand id_5,
    output supply1 id_6
);
  assign id_6 = id_3;
  logic [id_3  -  id_2 : 1] id_8;
  assign id_4 = id_0;
  wire id_9;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_5 = 0;
  wire id_10;
endmodule
