<!DOCTYPE html>
<html lang="ja">
  <head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width">
  <meta name="format-detection" content="telephone=no, address=no, email=no">
  <base href="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">

  <meta property="og:site_name" content="Coelacanth&#39;s Dream">
  <meta name="twitter:card" content="summary">
  <meta property="og:type" content="article">
  <title>AMDGPU関連用語略称まとめ | Coelacanth&#39;s Dream</title>
  <meta property="og:title" content="AMDGPU関連用語略称まとめ | Coelacanth&#39;s Dream">
  <meta name="twitter:title" content="AMDGPU関連用語略称まとめ | Coelacanth&#39;s Dream">
  <link rel="canonical" href="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">
  <meta name="description" content="ハードウェアとかが好きなオタクの日記、またはデータベース、あるいは夢">
  <meta property="og:description" content="ハードウェアとかが好きなオタクの日記、またはデータベース、あるいは夢">
  <meta name="twitter:description" content="ハードウェアとかが好きなオタクの日記、またはデータベース、あるいは夢">
  <meta property="og:image" content="https://www.coelacanth-dream.com/image/coelacanth_dream.png">
  <meta name="twitter:image" content="https://www.coelacanth-dream.com/image/coelacanth_dream.png">
  <meta name="url" content="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">
  <meta property="og:url" content="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">
  <meta property="og:locale" content="ja_JP">
  <meta name="author" content="Umio Yasuno">
  <meta name="copyright" content="&copy; 2019 - 2021&ensp;Umio-Yasuno">
  <meta name="keywords" content="Coelacanth&#39;s Dream, Hardware, CPU, GPU">
    <link rel="preload" href="https://www.coelacanth-dream.com/css/page.min.css" as="style">
    <link rel="prefetch" href="https://www.coelacanth-dream.com/css/ds.min.css" as="style">

    <link rel="preload" href="https://www.coelacanth-dream.com/css/side.min.css" as="style">

    <style>article{display:grid;grid-template:auto/.5% 1% auto 2%;gap:.8rem 0}article>*{grid-column:3/-1}article>h1~*{visibility:hidden}article blockquote,article pre{overflow-x:scroll}article>p{margin:.4rem 0}article>p::before{padding:0 .3rem;content:''}h1{color:#ff9d00;font:1.1em/1.4 sans-serif;grid-column:2/-1;margin:0;overflow-wrap:break-word;word-break:break-word;padding-bottom:100vh}html{background-size:100%;background-attachment:fixed;background-color:#004854;background-repeat:no-repeat;font-size:.95rem}main{display:grid;grid-template:repeat(6,auto)3rem/.5vw 1vw auto 4vw;gap:16px 0}header{grid-row:1;grid-column:3/-2;margin-top:12px}.site-title{font:1.9rem/1.05 monospace;text-decoration:none;word-spacing:100vw;margin-left:auto;text-align:end;word-break:keep-all;overflow-wrap:normal}.site-title a{color:#a7b8b4;text-shadow:2px 2px 1.1em #bcc;padding:0}.site-title a:hover{color:#b7c8c4;text-shadow:2px 2px 1.1em #dee}.site-title .lain-e{display:inline-block;font:.8em/.8 monospace;padding:0 .2em .2em;margin:0 -.1em 0 .05em;vertical-align:bottom;background-color:#0003;clip-path:circle(50%);transform:rotateZ(-24deg)}.site-title a:hover .lain-e{background-color:#0004}a{color:#bef;text-decoration:none;padding:0 .3rem 0 .28rem;margin:0}.text{grid-row:3;grid-column:1/-1;color:#fffdfd;line-height:1.6;word-break:break-word;overflow-x:hidden}.side,.slide{transform:translateX(100vw);position:fixed;top:1vh;left:0}footer{display:none;grid-row:5;grid-column:1/-1}.head-cat-tag{border:1px solid #099;max-width:max-content;padding:8px 2px 6px;margin-bottom:8px;font:.96rem/1.2 monospace;color:#4aa;display:flex;flex-flow:column nowrap;gap:8px 0}.head-cat-tag a:hover{text-decoration:underline}.head-cat-block,.head-tag-block{max-width:max-content;display:flex;flex-flow:row wrap;gap:4px 0}.head-cat-tag-type{color:#4ed;padding:0 .4em}.head-cat-lower,.head-tag-lower{margin:0 .1rem;padding:0 .5rem}::-webkit-scrollbar{width:6px;height:4px;background-color:#0000}::-webkit-scrollbar-thumb{background-color:#0997}::-webkit-scrollbar-corner,::-webkit-scrollbar-resizer{display:none}.shadow{background-size:100%;background-image:radial-gradient(ellipse 72% 62%,#eee1 0%,#0000 98%,#000 105%);opacity:.4;width:100%;height:100%;position:fixed;top:0;left:0;z-index:1;pointer-events:none}.crt{background-image:linear-gradient(0deg,#a00 0%,#a00 33%,#050 33%,#050 67%,#00a 67%,#00a 100%);background-size:100% .7em;width:100%;height:100%;opacity:.1;mix-blend-mode:lighten}@media(min-width:840px){main{display:grid;grid-template:repeat(5,auto)6vh/200px 4px 12px auto 16px;row-gap:4px}article{grid-template-columns:.5% .5% auto 1%}.text{grid-row:3;grid-column:3/-1}.side{transform:translateX(0);height:96vh;width:180px;padding:12px 8px 0 12px;color:#2ba;border-right:1px solid #0994;font-size:1rem;overflow:scroll;scrollbar-width:thin;scrollbar-color:#0992 #0000}.side-block,footer,.slide{display:none}}</style>

    <link rel="icon" href="https://www.coelacanth-dream.com/favicon.ico">
    <link rel="apple-touch-icon" sizes="196x196" href="https://www.coelacanth-dream.com/image/coelacanth_dream-196x196.png">
    <link rel="preload" href="https://www.coelacanth-dream.com/js/share.min.js" as="script">

    <script type="application/ld+json">{
  "@context" : "https://schema.org/",
  "@type" : "Article",
  "name"     : "AMDGPU関連用語略称まとめ",
  "headline" : "AMDGPU関連用語略称まとめ",
  "author" : {
    "@type" : "Person",
    "name"  : "Umio Yasuno"
  },
    "dateCreated"   : "2020-01-14",
    "datePublished" : "2020-01-14",
    "dateModufied"  : "2021-05-21",
  "image" : "https://www.coelacanth-dream.com/image/coelacanth_dream.png"
}
</script>
  </head>
  <body>
    <main>
      <header><div class="site-title"><a href="https://www.coelacanth-dream.com/">Co<span class="lain-e">e</span>lacanth's Dream</a></div></header>
      <link rel="stylesheet" href="https://www.coelacanth-dream.com/css/page.min.css">
<article class="text">
    <div class="head-cat-tag"><div class="head-cat-block"><a href="https://www.coelacanth-dream.com/categories/" class="head-cat-tag-type">CAT</a> :<a href="https://www.coelacanth-dream.com/categories/amd/" class="head-cat-lower">AMD</a>/<a href="https://www.coelacanth-dream.com/categories/database/" class="head-cat-lower">Database</a>/<a href="https://www.coelacanth-dream.com/categories/gpu/" class="head-cat-lower">GPU</a>/<a href="https://www.coelacanth-dream.com/categories/hardware/" class="head-cat-lower">Hardware</a></div>
    </div>
  <h1>AMDGPU関連用語略称まとめ</h1><nav class="article-share">
  <div class="share-button-links">
    <button type="button" class="share-copy-button sb" onclick="copy_url('url')">Copy URL</button>
    <button type="button" class="share-copy-button sb" onclick="copy_url('title_url')">Copy Title &amp; URL</button>
  
    <a href="https://www.coelacanth-dream.com/posts/index.xml" class="rss sb" target="_blank">RSS</a>

  </div>
</nav><div class="article-time">
    <time datetime="2020-01-14 23:38+09:00" class="time-b">Post: 2020/01/14 23:38 JST</time>
    <div class="article-time-update time-b">Update: 2021/05/21 14:03 JST</div>
  </div>

<p>個人的なメモ</p>

<h2 id="software">Software</h2>

<table>
<thead>
<tr>
<th align="center">Abbr</th>
<th align="center">Full</th>
<th align="center">memo</th>
</tr>
</thead>

<tbody>
<tr>
<td align="center">UMD</td>
<td align="center">User Mode graphics Drivers</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">KMD</td>
<td align="center">Kernel Mode graphics Drivers</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">KDG</td>
<td align="center">Kernel Graphics Driver</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">KMS</td>
<td align="center">Kernal Mode Setting</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">TTM</td>
<td align="center">Translation Table Maps</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">MMU</td>
<td align="center">Memory Managiment Unit</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MN</td>
<td align="center">MMU Notifier</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">GEM</td>
<td align="center">Graphics Execution Manager</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">GTT</td>
<td align="center">Graphics Address Remapping Table</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">PD</td>
<td align="center">Primitive Discard</td>
<td align="center">RadeonSI /RADV</td>
</tr>

<tr>
<td align="center">HSA</td>
<td align="center">Heterogeneous System Architecture</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HMM</td>
<td align="center">Heterogeneous Memory Management</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">OA</td>
<td align="center">Ordered Append</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MSI</td>
<td align="center">Massage Signaled Interrupts</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">EMU</td>
<td align="center">Emulation mode</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">ABM</td>
<td align="center">Adaptive Backlight Management</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">BAPM</td>
<td align="center">Bidirectional Application Power Management</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">LBPW</td>
<td align="center">Load Balancing Per Watt</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DPM</td>
<td align="center">Dynamic Power Management</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DPMS</td>
<td align="center">DMP State?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CWSR</td>
<td align="center">Compute Wave Save and Restore</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">GWS</td>
<td align="center">Global Wave Sync</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">CRAT</td>
<td align="center">Component Resource Association Table</td>
<td align="center">GPU cache info</td>
</tr>

<tr>
<td align="center">VF</td>
<td align="center">Virtual Function</td>
<td align="center">MxGPU</td>
</tr>

<tr>
<td align="center">DPBB</td>
<td align="center">Deferred Primitive Batch Binning</td>
<td align="center">DSBR, partial primitive binning</td>
</tr>

<tr>
<td align="center">DFSM</td>
<td align="center">?</td>
<td align="center">DSBR, full primitive binning</td>
</tr>

<tr>
<td align="center">PBB</td>
<td align="center">Pipeline Binning<sup class="footnote-ref" id="fnref:pbb"><a href="#fn:pbb">2</a></sup></td>
<td align="center"></td>
</tr>
</tbody>
</table>

<h2 id="hardware">Hardware</h2>

<table>
<thead>
<tr>
<th align="center">Abbr</th>
<th align="center">Full</th>
<th align="center">memo</th>
</tr>
</thead>

<tbody>
<tr>
<td align="center">SE</td>
<td align="center">Shader Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SA/SH</td>
<td align="center">Shader Array</td>
<td align="center">GCN(1SE =1SA =16CU), RDNA(1SE =2SA =10WGP =20CU)</td>
</tr>

<tr>
<td align="center">HWS</td>
<td align="center">Hardware Schedulers</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ACE</td>
<td align="center">Asynchronous Compute Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">RB</td>
<td align="center">Render Backend</td>
<td align="center">=4 ROPs</td>
</tr>

<tr>
<td align="center">ROP</td>
<td align="center">Render Output Pipeline</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GMC</td>
<td align="center">Graphics(GFX?) Memory Controller</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GDS</td>
<td align="center">Global Data Share</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">LDS</td>
<td align="center">Local Data Share</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DMA</td>
<td align="center">Direct Memory Access</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SDMA</td>
<td align="center">System DMA</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GCP</td>
<td align="center">Graphics Command Processor</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MCBP</td>
<td align="center">Mid Command Buffer Preemption</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CS</td>
<td align="center">Command Stream</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">EOP</td>
<td align="center">End Of Packet</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SMU</td>
<td align="center">System Manasgement Unit</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PG</td>
<td align="center">Powergating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">RLC</td>
<td align="center">Rear left Center?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PFP</td>
<td align="center">Prefetch Parser</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CE</td>
<td align="center">Constant Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DE</td>
<td align="center">Dispatch Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ME</td>
<td align="center">Micro Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MES</td>
<td align="center">Micro Engine Scheduler</td>
<td align="center">GFX10?</td>
</tr>

<tr>
<td align="center">MEC</td>
<td align="center">Micro Engine Compute?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PSP</td>
<td align="center">Platform Security Processor</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">RAP</td>
<td align="center">Register Access Policy<sup class="footnote-ref" id="fnref:rap"><a href="#fn:rap">3</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SDP</td>
<td align="center">Scalable Data Port</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PA</td>
<td align="center">Primitive Assembly</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">IA</td>
<td align="center">Input Assembly</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HTILE</td>
<td align="center"></td>
<td align="center">Hi-Z Depth Compression</td>
</tr>

<tr>
<td align="center">IB</td>
<td align="center">Indirect Buffer</td>
<td align="center">= GPU command buffer</td>
</tr>

<tr>
<td align="center">LRU</td>
<td align="center">Least Recently Used</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CGPG</td>
<td align="center">Coarse Grained PoweGating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">UVD</td>
<td align="center">Unified Video Decoder</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VCE</td>
<td align="center">Video Compression (/Codec) Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VCN</td>
<td align="center">Video Core Next</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DC</td>
<td align="center">Display Core</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PSR</td>
<td align="center">Panel Self-Refresh</td>
<td align="center">eDP PowerSave</td>
</tr>

<tr>
<td align="center">DCE</td>
<td align="center">Display Core Engine?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DMCUB</td>
<td align="center">Display Micro Controller Unit B</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HBCC</td>
<td align="center">High Bandwidth Cache Controller</td>
<td align="center">GFX9+</td>
</tr>

<tr>
<td align="center">DSBR</td>
<td align="center">Draw Stream Binning Rasterrizer</td>
<td align="center">GFX9+</td>
</tr>

<tr>
<td align="center">SGPR</td>
<td align="center">Scalar General-Purpose Register</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VGPR</td>
<td align="center">Vector General-Purpose Register</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ALU</td>
<td align="center">Arithmetc Logic Unit</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SPI</td>
<td align="center">Shader Processor Interpolator / Shader Processor Input</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PRT</td>
<td align="center">Partially Resident Textures</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DIO</td>
<td align="center">Display IO</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">OPP</td>
<td align="center">Output Plane Processing</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">MPC</td>
<td align="center">Multiple pipe and plane combine</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">DPP</td>
<td align="center"></td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">HUBBUB</td>
<td align="center"></td>
<td align="center">DCN memory HUB interface /DCN3</td>
</tr>

<tr>
<td align="center">MMHUBBUB</td>
<td align="center"></td>
<td align="center">Multimedia HUB interface /DCN3</td>
</tr>

<tr>
<td align="center">HUBP</td>
<td align="center"></td>
<td align="center">Display to data fabric interface /DCN3</td>
</tr>

<tr>
<td align="center">DWB</td>
<td align="center">Display Writeback</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">DML</td>
<td align="center">Display mode library</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">DMUB</td>
<td align="center">Display Micro-Controller Unit<sup class="footnote-ref" id="fnref:dmub"><a href="#fn:dmub">4</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">AMFT</td>
<td align="center">Audio formating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VPG</td>
<td align="center">Video Package ganerator</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SPL</td>
<td align="center">Security patch level</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PC_LINES</td>
<td align="center">Parameter Cache Lines?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HDP</td>
<td align="center">Host Data Path<sup class="footnote-ref" id="fnref:hpd"><a href="#fn:hpd">5</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MGCG</td>
<td align="center">Medium Grain Clock Gating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MGLS</td>
<td align="center">Medium Grain Light Sleep</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">IH</td>
<td align="center">Interrupt Handler<sup class="footnote-ref" id="fnref:ih"><a href="#fn:ih">6</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TMR</td>
<td align="center">Trust Memory Region<sup class="footnote-ref" id="fnref:tmr"><a href="#fn:tmr">7</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SQ</td>
<td align="center">(Distributed) Sequencer</td>
<td align="center"></td>
</tr>
</tbody>
</table>

<h2 id="other">Other</h2>

<table>
<thead>
<tr>
<th align="center">Abbr</th>
<th align="center">Full</th>
<th align="center">memo</th>
</tr>
</thead>

<tbody>
<tr>
<td align="center">CDIT</td>
<td align="center">Component locality Distance Information Table</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">AO</td>
<td align="center">Always On</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DCC</td>
<td align="center">Delta Color Compression</td>
<td align="center">lossless</td>
</tr>

<tr>
<td align="center">DSC</td>
<td align="center">Display Stream Compression</td>
<td align="center">DCN 2.0+</td>
</tr>

<tr>
<td align="center">TDP</td>
<td align="center">Thermal Design Power</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TBP</td>
<td align="center">Typical Board Power</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TMZ</td>
<td align="center">Trusted Memory Zone</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DWB</td>
<td align="center">Display WriteBack</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">RAS</td>
<td align="center">Reliability, Availability, Serviceability</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HDCP</td>
<td align="center">Highbandwidth Digital Content Protection</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TA</td>
<td align="center">Texture Address /Trusted Application?<sup class="footnote-ref" id="fnref:trusted-application"><a href="#fn:trusted-application">8</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TC</td>
<td align="center">Texture Cache?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TCA</td>
<td align="center">Texture Cache Arbiter ???</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TCC</td>
<td align="center">Texture Channel  Cache?<sup class="footnote-ref" id="fnref:tcc"><a href="#fn:tcc">9</a></sup></td>
<td align="center">== L2cache</td>
</tr>

<tr>
<td align="center">TCP</td>
<td align="center">Texture Cache Private ???</td>
<td align="center">GCN L1$, RDNA L0$</td>
</tr>

<tr>
<td align="center">BACO</td>
<td align="center">Bus Active, Chip Off<sup class="footnote-ref" id="fnref:2"><a href="#fn:2">10</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">BOCO</td>
<td align="center">Bus Off, Chip Off<sup class="footnote-ref" id="fnref:2"><a href="#fn:2">10</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">OPN</td>
<td align="center">ordering Part Number</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ULV</td>
<td align="center">Ultra Low Voltage<sup class="footnote-ref" id="fnref:ulv"><a href="#fn:ulv">11</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GL2a</td>
<td align="center">GL2 Arbiter<sup class="footnote-ref" id="fnref:gl2a"><a href="#fn:gl2a">12</a></sup></td>
<td align="center">== TCA<sup class="footnote-ref" id="fnref:gl2a-eq-tca"><a href="#fn:gl2a-eq-tca">13</a></sup><br>(Navi10 = 4, Navi14 = 2)</td>
</tr>

<tr>
<td align="center">GL2c</td>
<td align="center"><!-- GL2 Cache ??? --></td>
<td align="center">== TCC<sup class="footnote-ref" id="fnref:gl2a-eq-tca"><a href="#fn:gl2a-eq-tca">13</a></sup><br>(Navi10 = 16, Navi14 = 8)</td>
</tr>

<tr>
<td align="center">SC</td>
<td align="center">Shader Compiler? / Scan Converter<sup class="footnote-ref" id="fnref:scan-converter"><a href="#fn:scan-converter">14</a></sup></td>
<td align="center">Rasterizer</td>
</tr>

<tr>
<td align="center">SX</td>
<td align="center">Shader Export<sup class="footnote-ref" id="fnref:scan-converter"><a href="#fn:scan-converter">14</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GPA</td>
<td align="center">Guest Pysical Address<sup class="footnote-ref" id="fnref:gpa"><a href="#fn:gpa">15</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">EDC</td>
<td align="center">Error Correction and Detection<sup class="footnote-ref" id="fnref:edc"><a href="#fn:edc">16</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SPM</td>
<td align="center">Streaming Performance Counter<sup class="footnote-ref" id="fnref:spm"><a href="#fn:spm">17</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ICD</td>
<td align="center">Installable Client Driver</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MALL</td>
<td align="center">Memory Access (at) Last Level<sup class="footnote-ref" id="fnref:mall"><a href="#fn:mall">18</a></sup></td>
<td align="center">GFX10.3+</td>
</tr>

<tr>
<td align="center">SRD</td>
<td align="center">Shader Resource Descriptor<sup class="footnote-ref" id="fnref:srd"><a href="#fn:srd">19</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PRT</td>
<td align="center">Partially Resident Texture<sup class="footnote-ref" id="fnref:prt"><a href="#fn:prt">20</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TDR</td>
<td align="center">Timeout Detection and Recovery ?<sup class="footnote-ref" id="fnref:tdr"><a href="#fn:tdr">21</a></sup></td>
<td align="center"></td>
</tr>
</tbody>
</table>

<!--
RVP (Reference Validation Platform)
-->
<div class="footnotes">

<hr />

<ol>
<li id="fn:1"><a href="https://www.kernel.org/doc/html/latest/gpu/amdgpu.html" rel="nofollow noreferrer" target="_blank">drm/amdgpu AMDgpu driver — The Linux Kernel documentation</a>
 <a class="footnote-return" href="#fnref:1"><sup>[return]</sup></a></li>
<li id="fn:pbb"><a href="https://github.com/GPUOpen-Drivers/xgl/blob/0d602bbcfa1a86fd52f66966554b05e384a10d38/icd/settings/settings_xgl.json#L5132" rel="nofollow noreferrer" target="_blank">xgl/settings_xgl.json at 0d602bbcfa1a86fd52f66966554b05e384a10d38 · GPUOpen-Drivers/xgl</a>
 <a class="footnote-return" href="#fnref:pbb"><sup>[return]</sup></a></li>
<li id="fn:rap"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=a189d0ae0cd68643204cbe9b11e824414b2b06c9" rel="nofollow noreferrer" target="_blank">drm/amdgpu: add RAP TA header file</a>
 <a class="footnote-return" href="#fnref:rap"><sup>[return]</sup></a></li>
<li id="fn:dmub"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=5baebf61ba0ce14253a513ac92be661b35a19676" rel="nofollow noreferrer" target="_blank">drm/amd/display: Add DCN3 DMUB</a>
 <a class="footnote-return" href="#fnref:dmub"><sup>[return]</sup></a></li>
<li id="fn:hpd"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=bcfb47cdd76a20b3c596981ea7b35fa23abac4c8" rel="nofollow noreferrer" target="_blank">drm/amdgpu: add the HDP 4.0 register headers</a>
 <a class="footnote-return" href="#fnref:hpd"><sup>[return]</sup></a></li>
<li id="fn:ih"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd/amdgpu/navi10_ih.c?h=amd-staging-drm-next&amp;id=edc611475a8adbdea8ce358216c5b1a9d710049c" rel="nofollow noreferrer" target="_blank">drm/amdgpu: add navi10 ih ip block (v3)</a>
 <a class="footnote-return" href="#fnref:ih"><sup>[return]</sup></a></li>
<li id="fn:tmr"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=abf412b3efb2f943d9b98a489e9aca836be21333" rel="nofollow noreferrer" target="_blank">drm/amdgpu:add tmr mc address into amdgpu_firmware_info</a>
 <a class="footnote-return" href="#fnref:tmr"><sup>[return]</sup></a></li>
<li id="fn:trusted-application"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=f0cfa19579fae3bd06366ebccdba26020bb6214a" rel="nofollow noreferrer" target="_blank">drm/amdgpu/psp: add structure for xgmi ta and its shared buffer</a>
 <a class="footnote-return" href="#fnref:trusted-application"><sup>[return]</sup></a></li>
<li id="fn:tcc"><a href="https://gitlab.freedesktop.org/mesa/mesa/-/issues/1208#note_240161" rel="nofollow noreferrer" target="_blank">[radeonsi] Tahiti LE: GFX block is not functional, CP is okay (#1208) · Issues · Mesa / mesa · GitLab</a>
 <a class="footnote-return" href="#fnref:tcc"><sup>[return]</sup></a></li>
<li id="fn:2"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/?h=tmz&amp;id=31af062acfbd5db8b0b99d0ad418b33d4458e206" rel="nofollow noreferrer" target="_blank">drm/amdgpu: rename amdgpu_device_is_px to amdgpu_device_supports_boco (v2)</a>
 <a class="footnote-return" href="#fnref:2"><sup>[return]</sup></a></li>
<li id="fn:ulv"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c?h=amd-staging-drm-next&amp;id=e912f967af0182039fb9f2668c78967f0056a769" rel="nofollow noreferrer" target="_blank">drm/amd/powerplay: enable Ultra Low Voltage for sienna_cichlid</a>
 <a class="footnote-return" href="#fnref:ulv"><sup>[return]</sup></a></li>
<li id="fn:gl2a"><a href="https://github.com/GPUOpen-Drivers/pal/blob/c9937b277c491a55c689eec7cdd48fb238b8004c/src/core/hw/gfxip/gfx9/gfx9PerfCtrInfo.cpp#L1488" rel="nofollow noreferrer" target="_blank">pal/gfx9PerfCtrInfo.cpp at c9937b277c491a55c689eec7cdd48fb238b8004c · GPUOpen-Drivers/pal</a>
 <a class="footnote-return" href="#fnref:gl2a"><sup>[return]</sup></a></li>
<li id="fn:gl2a-eq-tca"><a href="https://github.com/GPUOpen-Drivers/pal/blob/a3a42838c576cc219e61500bc469a4a05ce0db68/src/core/devDriverUtil.cpp#L94" rel="nofollow noreferrer" target="_blank">pal/devDriverUtil.cpp at a3a42838c576cc219e61500bc469a4a05ce0db68 · GPUOpen-Drivers/pal</a>
 <a class="footnote-return" href="#fnref:gl2a-eq-tca"><sup>[return]</sup></a></li>
<li id="fn:scan-converter"><a href="https://gpuopen.com/presentations/2019/nordic-game-2019-triangles-are-precious.pdf" rel="nofollow noreferrer" target="_blank">AMD PowerPoint- White Template - nordic-game-2019-triangles-are-precious.pdf</a>
 <a class="footnote-return" href="#fnref:scan-converter"><sup>[return]</sup></a></li>
<li id="fn:gpa"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=bb627a32a69ed19c8ac14e386b674266061b8bb3" rel="nofollow noreferrer" target="_blank">drm/amdgpu: use gpu virtual address for interrupt packet write space for vangogh</a>
 <a class="footnote-return" href="#fnref:gpa"><sup>[return]</sup></a></li>
<li id="fn:edc"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=ccba7691a580a0967f60a512473ce699b9edac0d" rel="nofollow noreferrer" target="_blank">drm/amdgpu: add EDC support for CZ (v3)</a>
 <a class="footnote-return" href="#fnref:edc"><sup>[return]</sup></a></li>
<li id="fn:spm"><a href="https://github.com/GPUOpen-Drivers/pal/blob/477c8e78bc4f8c7f8b4cd312e708935b0e04b1cc/inc/core/palPerfExperiment.h#L92" rel="nofollow noreferrer" target="_blank">https://github.com/GPUOpen-Drivers/pal/blob/477c8e78bc4f8c7f8b4cd312e708935b0e04b1cc/inc/core/palPerfExperiment.h#L92</a>
 <a class="footnote-return" href="#fnref:spm"><sup>[return]</sup></a></li>
<li id="fn:mall"><a href="https://lists.freedesktop.org/archives/amd-gfx/2020-October/055006.html" rel="nofollow noreferrer" target="_blank">[PATCH 2/3] drm/amdgpu: add support to configure MALL for sienna_cichlid (v2)</a>
 <a class="footnote-return" href="#fnref:mall"><sup>[return]</sup></a></li>
<li id="fn:srd"><a href="https://github.com/GPUOpen-Drivers/pal/blob/4ae736bdbc5d5dee59851ac564c5e21d807b44b0/doc/process/palCodingStandards.md" rel="nofollow noreferrer" target="_blank">pal/palCodingStandards.md at 4ae736bdbc5d5dee59851ac564c5e21d807b44b0 · GPUOpen-Drivers/pal</a>
 <a class="footnote-return" href="#fnref:srd"><sup>[return]</sup></a></li>
<li id="fn:prt"><a href="https://github.com/GPUOpen-Drivers/pal/blob/c9937b277c491a55c689eec7cdd48fb238b8004c/inc/core/palDeveloperHooks.h#L325" rel="nofollow noreferrer" target="_blank">pal/palDeveloperHooks.h at c9937b277c491a55c689eec7cdd48fb238b8004c · GPUOpen-Drivers/pal</a>
 <a class="footnote-return" href="#fnref:prt"><sup>[return]</sup></a></li>
<li id="fn:tdr"><a href="http://developer.amd.com/download/AMD_APP_SDK_Release_Notes_Developer.pdf" rel="nofollow noreferrer" target="_blank">AMD_APP_SDK_Release_Notes_Developer.fm - AMD_APP_SDK_Release_Notes_Developer.pdf</a>
 <a class="footnote-return" href="#fnref:tdr"><sup>[return]</sup></a></li>
</ol>
</div>
<div class="article-bottom-misc">
    <a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io/discussions" class="sb" target="_blank" rel="noreferrer noopener">Discussions</a><a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io/discussions/4" class="sb" target="_blank" rel="noreferrer noopener">Typo</a><a class="article-history sb" href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2020/01/14/amdgpu-abbreviation.md" target="_blank" rel="noreferrer noopener">Changelog</a>
</div>

<div class="amzn">
  <div class="amzn_head">Amazonアソシエイト</div>
  <div class="amzn_links">

  <div class="amzn_link_block">
    <a href="https://amzn.to/2NnZYVD" class="amzn_link_main" target="_blank" rel="noopener noreferrer sponsored">Amazonカスタム検索: 「Radeon」</a>
      <div class="amzn_link_desc">出品者: Amazon.co.jp のみ、ソート: 最新商品</div>
  </div>
  <div class="amzn_link_block">
    <a href="https://amzn.to/370TEcp" class="amzn_link_main" target="_blank" rel="noopener noreferrer sponsored">プロセッサを支える技術　－－果てしなくスピードを追求する世界 (WEB+DB PRESS plus) | Hisa Ando</a>
      <div class="amzn_link_desc">CPUアーキテクト、Hisa Ando 氏の著作。現代のプロセッサに詰め込まれている多くの技術が丁寧に解説されている。</div>
  </div>
  <div class="amzn_link_block">
    <a href="https://amzn.to/3vpqQ8L" class="amzn_link_main" target="_blank" rel="noopener noreferrer sponsored">[増補改訂]GPUを支える技術 ――超並列ハードウェアの快進撃[技術基礎] (WEB+DB PRESS plus)</a>
  </div>

  <div class="amzn_link_block">
    <a href="https://amzn.to/36QaP15" class="amzn_link_main" target="_blank" rel="noopener noreferrer sponsored">ARCTIC MX-4 (4 g) Edition 2019 – High Performance Thermal Paste </a>
  </div>
  <div class="amzn_link_block">
    <a href="https://amzn.to/2VanQw0" class="amzn_link_main" target="_blank" rel="noopener noreferrer sponsored">serial experiments lainを観る | Prime Video</a>
      <div class="amzn_link_desc">玲音を好きになりましょう。</div>
  </div><br>

  </div>
</div>



</article><link rel="stylesheet" href="https://www.coelacanth-dream.com/css/side.min.css"><div class="side">
  <div class="side-block" id="side-menu"><nav class="menu-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Archive</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Update</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a><a href="https://www.coelacanth-dream.com/tags/" class="menu-tag-title">Tag</a></nav>
<div class="menu-cat-block">
  <a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-title">Category :</a>
    <a href="https://www.coelacanth-dream.com/categories/amd/" class="menu-cat-lower">AMD</a>
    <a href="https://www.coelacanth-dream.com/categories/database/" class="menu-cat-lower">Database</a>
    <a href="https://www.coelacanth-dream.com/categories/gpu/" class="menu-cat-lower">GPU</a>
    <a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu-cat-lower">Hardware</a>
</div>
<nav class="menu-share">
  <div class="share-button-links">
    <button type="button" class="share-copy-button sb" onclick="copy_url('url')">Copy URL</button>
    <button type="button" class="share-copy-button sb" onclick="copy_url('title_url')">Copy Title &amp; URL</button>
  
    <a href="https://www.coelacanth-dream.com/posts/index.xml" class="rss sb" target="_blank">RSS</a>

  </div>
</nav><a href="https://cse.google.com/cse?cx=008927884807684957224:v2eqv96o8pu" target="_blank" rel="noopener noreferrer" class="menu-site-search">Site Search by Google</a>

    <nav class="menu-about">
    <a href="https://www.coelacanth-dream.com/about/">About</a>

<a href="https://www.coelacanth-dream.com/about#contact">Contact</a>
</nav>
        <small class="copyright">&copy; 2019 - 2021&ensp;Umio-Yasuno</small>
  </div>
</div>
<footer>
  <hr><nav class="foot-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Archive</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Update</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a><a href="https://www.coelacanth-dream.com/tags/" class="foot-tag-title">Tag</a></nav>
<nav class="foot-about">
  <a href="https://www.coelacanth-dream.com/about/">About</a>

<a href="https://www.coelacanth-dream.com/about#contact">Contact</a>
<a href="#" class="pagetop">Page Top</a></nav>
  <nav class="foot-search">
<a href="https://cse.google.com/cse?cx=008927884807684957224:v2eqv96o8pu" target="_blank" rel="noopener noreferrer" class="foot-site-search">Site Search by Google</a>
</nav><small class="copyright">&copy; 2019 - 2021&ensp;Umio-Yasuno</small></footer>
<div class="slide">
  <input type="radio" name="menu-open-close" id="open-menu" value="open" class="menu-open-input">
  <label class="menu-open-label" for="open-menu"></label>
  <input type="radio" name="menu-open-close" id="close-menu" value="close" class="menu-close-input" checked="">
  <label class="menu-close-label" for="close-menu"></label>

  <div class="slide-menu-block"><nav class="menu-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Archive</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Update</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a><a href="https://www.coelacanth-dream.com/tags/" class="menu-tag-title">Tag</a></nav>
<div class="menu-cat-block">
  <a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-title">Category :</a>
    <a href="https://www.coelacanth-dream.com/categories/amd/" class="menu-cat-lower">AMD</a>
    <a href="https://www.coelacanth-dream.com/categories/database/" class="menu-cat-lower">Database</a>
    <a href="https://www.coelacanth-dream.com/categories/gpu/" class="menu-cat-lower">GPU</a>
    <a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu-cat-lower">Hardware</a>
</div>
<a href="https://cse.google.com/cse?cx=008927884807684957224:v2eqv96o8pu" target="_blank" rel="noopener noreferrer" class="menu-site-search">Site Search by Google</a>
<nav class="menu-about">
    <a href="https://www.coelacanth-dream.com/about/">About</a>

<a href="https://www.coelacanth-dream.com/about#contact">Contact</a>

    </nav>
  </div>
</div>
</main>
      <script defer src="https://www.coelacanth-dream.com/js/share.min.js"></script>
      <div class="shadow">
        <div class="crt"></div>
      </div>
      <div id="msg"></div>
  </body>
</html>
