// Seed: 1202154117
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_2;
  assign id_2 = id_3 != 1;
  logic id_4;
  wire  id_5;
  assign id_5[1] = id_2;
  logic id_6 = 1;
endmodule
