#  AI Accelerator Core (NPU Processor) on FPGA

![Language](https://img.shields.io/badge/Language-SystemVerilog-blue)
![Tools](https://img.shields.io/badge/Tools-Quartus%20Prime%20%7C%20ModelSim-green)
![Status](https://img.shields.io/badge/Status-Completed-success)

> **Dá»± Ã¡n thiáº¿t káº¿ Bá»™ vi xá»­ lÃ½ NPU (Neural Processing Unit) tÃ¹y biáº¿n, há»— trá»£ tÃ­nh toÃ¡n song song pipeline 3 táº§ng vÃ  thá»±c thi táº­p lá»‡nh AI chuyÃªn dá»¥ng.**

---

## ğŸ“– Tá»•ng quan (Overview)

Dá»± Ã¡n nÃ y táº­p trung thiáº¿t káº¿ vÃ  hiá»‡n thá»±c hÃ³a má»™t lÃµi pháº§n cá»©ng chuyÃªn dá»¥ng cho cÃ¡c tÃ¡c vá»¥ TrÃ­ tuá»‡ nhÃ¢n táº¡o (AI) trÃªn ná»n táº£ng FPGA. KhÃ¡c vá»›i cÃ¡c thiáº¿t káº¿ máº¡ch sá»‘ cÆ¡ báº£n, há»‡ thá»‘ng nÃ y Ä‘Æ°á»£c xÃ¢y dá»±ng dÆ°á»›i dáº¡ng má»™t **System-on-Chip (SoC)** hoÃ n chá»‰nh vá»›i kiáº¿n trÃºc Harvard, bao gá»“m CPU, Bá»™ nhá»› vÃ  LÃµi tÃ­nh toÃ¡n.

Há»‡ thá»‘ng cÃ³ kháº£ nÄƒng thá»±c hiá»‡n cÃ¡c phÃ©p toÃ¡n nhÃ¢n cháº­p (Convolution/Dot Product) vÃ  hÃ m kÃ­ch hoáº¡t phi tuyáº¿n (ReLU) - hai thÃ nh pháº§n cá»‘t lÃµi cá»§a Máº¡ng nÆ¡-ron nhÃ¢n táº¡o (ANN).

##  TÃ­nh nÄƒng ná»•i báº­t (Key Features)

* **Kiáº¿n trÃºc Harvard:** TÃ¡ch biá»‡t Bá»™ nhá»› Lá»‡nh (Instruction ROM) vÃ  Bá»™ nhá»› Dá»¯ liá»‡u (Data RAM) giÃºp tÄƒng bÄƒng thÃ´ng xá»­ lÃ½.
* **3-Stage Pipeline Processing Element (PE):**
    1.  **Stage 1:** NhÃ¢n sá»‘ nguyÃªn cÃ³ dáº¥u (Signed Multiplier).
    2.  **Stage 2:** Cá»™ng dá»“n (Accumulator) vá»›i thanh ghi má»Ÿ rá»™ng 20-bit chá»‘ng trÃ n.
    3.  **Stage 3:** HÃ m kÃ­ch hoáº¡t ReLU & BÃ£o hÃ²a (Saturation) Ä‘áº§u ra 8-bit.
* **Programmable Control Unit:** Bá»™ Ä‘iá»u khiá»ƒn FSM há»— trá»£ thá»±c thi táº­p lá»‡nh tÃ¹y biáº¿n (Firmware).
* **Backdoor Memory Loading:** Ká»¹ thuáº­t náº¡p dá»¯ liá»‡u trá»±c tiáº¿p vÃ o RAM/ROM trong quÃ¡ trÃ¬nh mÃ´ phá»ng SystemVerilog.

##  Kiáº¿n trÃºc Há»‡ thá»‘ng (Architecture)

Há»‡ thá»‘ng bao gá»“m 4 khá»‘i chÃ­nh káº¿t ná»‘i qua bus ná»™i bá»™:

1.  **Control Unit (CU):** "Bá»™ nÃ£o" cá»§a chip, giáº£i mÃ£ lá»‡nh Fetch-Decode-Execute.
2.  **Processing Element (PE):** ÄÆ¡n vá»‹ thá»±c thi toÃ¡n há»c (ALU).
3.  **Instruction Memory:** Chá»©a mÃ£ mÃ¡y (Firmware).
4.  **Data Memory:** Chá»©a Feature Map vÃ  Weights.

### ğŸ“œ Táº­p lá»‡nh (Instruction Set Architecture - ISA)

| Opcode | Mnemonic | Operand (12-bit) | MÃ´ táº£ |
| :--- | :--- | :--- | :--- |
| `0011` | **CALC** | `Length` | KÃ­ch hoáº¡t PE tÃ­nh toÃ¡n vector vá»›i Ä‘á»™ dÃ i `Length`. |
| `1111` | **HALT** | `0` | Dá»«ng há»‡ thá»‘ng. |

---

##  Káº¿t quáº£ MÃ´ phá»ng (Simulation Results)

Há»‡ thá»‘ng Ä‘Ã£ Ä‘Æ°á»£c kiá»ƒm chá»©ng thÃ nh cÃ´ng trÃªn **ModelSim**.

### 1. Ká»‹ch báº£n kiá»ƒm thá»­ (Test Scenario)
* **Input:** Vector Feature `[10, 5, 2]` vÃ  Weight `[2, -3, 4]`.
* **Bias:** `5`.
* **PhÃ©p tÃ­nh:** `(10*2) + (5*-3) + (2*4) + 5 = 18`.

### 2. Giáº£n Ä‘á»“ xung (Waveform)
*(HÃ¬nh áº£nh mÃ´ phá»ng cáº¥p há»‡ thá»‘ng, cho tháº¥y Control Unit tá»± Ä‘á»™ng Ä‘iá»u khiá»ƒn dÃ²ng dá»¯ liá»‡u)*

![System Simulation](https://github.com/anhbang2810/AI-Accelerator-Core/blob/main/images/system_waveform.png?raw=true)
> *Káº¿t quáº£: TÃ­n hiá»‡u `result_out` tráº£ vá» giÃ¡ trá»‹ **18** (`00010010`) vÃ  `result_valid` má»©c cao -> **CHÃNH XÃC**.*

---

##  Cáº¥u trÃºc ThÆ° má»¥c (Folder Structure)

```text
â”œâ”€â”€ npu_pe.sv                 # LÃµi tÃ­nh toÃ¡n (Processing Element)
â”œâ”€â”€ control_unit.sv           # Bá»™ Ä‘iá»u khiá»ƒn FSM
â”œâ”€â”€ data_memory.sv            # RAM dá»¯ liá»‡u
â”œâ”€â”€ instruction_memory.sv     # ROM chá»©a Firmware
â”œâ”€â”€ npu_processor_top.sv      # Top-level SoC Wrapper
â”œâ”€â”€ tb_npu_processor_top.sv   # Testbench tá»± Ä‘á»™ng (System Level)
â””â”€â”€ README.md                 # TÃ i liá»‡u dá»± Ã¡n
