#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Apr 17 11:33:50 2024
# Process ID: 28368
# Current directory: C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10536 C:\Users\sahan\OneDrive\Desktop\Nano-processor 01\Nano-processor\Nano-processor.xpr
# Log file: C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/vivado.log
# Journal file: C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 936.453 ; gain = 165.484
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
open_project {C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.xpr}
ERROR: [Coretcl 2-101] Project 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.xpr' is already open.
close_project
open_project {C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.742 ; gain = 23.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.270 ; gain = 5.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 02/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed staticlose_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/Instruction_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.109 ; gain = 7.328
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.277 ; gain = 0.168
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.836 ; gain = 0.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1047.660 ; gain = 0.770
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_TB_behav xil_defaultlib.Nano_Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reset_Trigger [reset_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_4_MUX_2_to_1 [bit_4_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_MUX_2_to_1 [bit_3_mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_TB_behav -key {Behavioral:sim_1:Functional:Nano_Processor_TB} -tclbatch {Nano_Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nano_Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1047.660 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Apr 17 15:08:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Apr 17 15:09:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1877.832 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1877.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2045.758 ; gain = 994.602
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Apr 17 15:14:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Apr 17 15:15:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2045.758 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2045.758 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2045.758 ; gain = 0.000
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2045.758 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2045.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2045.758 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 17 15:34:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor 01/Nano-processor/Nano-processor.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 15:36:55 2024...
