set_property SRC_FILE_INFO {cfile:/home/aw1223/new/mase/machop/mase_components/llmint/vivado/alveo-u280-xdc_20210505/alveo-u280-xdc.xdc rfile:../../../alveo-u280-xdc_20210505/alveo-u280-xdc.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_operating_conditions -design_power_budget 160
set_property src_info {type:XDC file:1 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ44              [ get_ports  {SYS_CLK0_N} ]             ;# Bank  65 VCCO - VCC1V2 Net "SYSCLK0_N"          - IO_L12N_T1U_N11_GC_A09_D25_65
set_property src_info {type:XDC file:1 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS              [ get_ports  {SYS_CLK0_N} ]             ;# Bank  65 VCCO - VCC1V2 Net "SYSCLK0_N"          - IO_L12N_T1U_N11_GC_A09_D25_65
set_property src_info {type:XDC file:1 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ43              [ get_ports  {SYS_CLK0_P} ]             ;# Bank  65 VCCO - VCC1V2 Net "SYSCLK0_P"          - IO_L12P_T1U_N10_GC_A08_D24_65
set_property src_info {type:XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS              [ get_ports  {SYS_CLK0_P} ]             ;# Bank  65 VCCO - VCC1V2 Net "SYSCLK0_P"          - IO_L12P_T1U_N10_GC_A08_D24_65
set_property src_info {type:XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property DQS_BIAS    TRUE              [ get_ports  {SYS_CLK0_P} ]             ;# Bank  65 VCCO - VCC1V2 Net "SYSCLK0_P"          - IO_L12P_T1U_N10_GC_A08_D24_65
set_property src_info {type:XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ6               [ get_ports  {SYS_CLK1_N} ]             ;# Bank  69 VCCO - VCC1V2 Net "SYSCLK1_N"          - IO_L13N_T2L_N1_GC_QBC_69
set_property src_info {type:XDC file:1 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS              [ get_ports  {SYS_CLK1_N} ]             ;# Bank  69 VCCO - VCC1V2 Net "SYSCLK1_N"          - IO_L13N_T2L_N1_GC_QBC_69
set_property src_info {type:XDC file:1 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH6               [ get_ports  {SYS_CLK1_P} ]             ;# Bank  69 VCCO - VCC1V2 Net "SYSCLK1_P"          - IO_L13P_T2L_N0_GC_QBC_69
set_property src_info {type:XDC file:1 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS              [ get_ports  {SYS_CLK1_P} ]             ;# Bank  69 VCCO - VCC1V2 Net "SYSCLK1_P"          - IO_L13P_T2L_N0_GC_QBC_69
set_property src_info {type:XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property DQS_BIAS    TRUE              [ get_ports  {SYS_CLK1_P} ]             ;# Bank  69 VCCO - VCC1V2 Net "SYSCLK1_P"          - IO_L13P_T2L_N0_GC_QBC_69
set_property src_info {type:XDC file:1 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F31               [get_ports   {SYS_CLK3_N} ]             ;# Bank  75 VCCO - VCC1V8 Net "SYSCLK3_N"          - IO_L11N_T1U_N9_GC_75
set_property src_info {type:XDC file:1 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS              [get_ports   {SYS_CLK3_N} ]             ;# Bank  75 VCCO - VCC1V8 Net "SYSCLK3_N"          - IO_L11N_T1U_N9_GC_75
set_property src_info {type:XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G31               [get_ports   {SYS_CLK3_P} ]             ;# Bank  75 VCCO - VCC1V8 Net "SYSCLK3_P"          - IO_L11P_T1U_N8_GC_75
set_property src_info {type:XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS              [get_ports   {SYS_CLK3_P} ]             ;# Bank  75 VCCO - VCC1V8 Net "SYSCLK3_P"          - IO_L11P_T1U_N8_GC_75
set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F30               [get_ports {USER_SI570_CLOCK_N}]        ;# Bank  75 VCCO - VCC1V8 Net "USER_SI570_CLOCK_N" - IO_L12N_T1U_N11_GC_75
set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS              [get_ports {USER_SI570_CLOCK_N}]        ;# Bank  75 VCCO - VCC1V8 Net "USER_SI570_CLOCK_N" - IO_L12N_T1U_N11_GC_75
set_property src_info {type:XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G30               [get_ports {USER_SI570_CLOCK_P}]        ;# Bank  75 VCCO - VCC1V8 Net "USER_SI570_CLOCK_P" - IO_L12P_T1U_N10_GC_75
set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS              [get_ports {USER_SI570_CLOCK_P}]        ;# Bank  75 VCCO - VCC1V8 Net "USER_SI570_CLOCK_P" - IO_L12P_T1U_N10_GC_75
set_property src_info {type:XDC file:1 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR14             [get_ports {PCIE_CLK1_N} ]                        ;# Bank 225 - MGTREFCLK0N_225
set_property src_info {type:XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR15             [get_ports {PCIE_CLK1_P} ]                        ;# Bank 225 - MGTREFCLK0P_225
set_property src_info {type:XDC file:1 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP12             [get_ports {SYS_CLK5_N}]                          ;# Bank 225 - MGTREFCLK1N_225
set_property src_info {type:XDC file:1 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP13             [get_ports {SYS_CLK5_P}]                          ;# Bank 225 - MGTREFCLK1P_225
set_property src_info {type:XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL14             [get_ports {PCIE_CLK0_N} ]                       ;# Bank 227 - MGTREFCLK0N_227
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL15             [get_ports {PCIE_CLK0_P} ]                       ;# Bank 227 - MGTREFCLK0P_227
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK12             [get_ports {SYS_CLK2_N} ]                        ;# Bank 227 - MGTREFCLK1N_227
set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK13             [get_ports {SYS_CLK2_P} ]                        ;# Bank 227 - MGTREFCLK1P_227
set_property src_info {type:XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T43              [get_ports "MGT_SI570_CLOCK0_N"]                 ;# Bank 134 - MGTREFCLK0N_134
set_property src_info {type:XDC file:1 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T42              [get_ports "MGT_SI570_CLOCK0_P"]                 ;# Bank 134 - MGTREFCLK0P_134
set_property src_info {type:XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R41              [get_ports "QSFP0_CLOCK_N"]                      ;# Bank 134 - MGTREFCLK1N_134
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R40              [get_ports "QSFP0_CLOCK_P"]                      ;# Bank 134 - MGTREFCLK1P_134
set_property src_info {type:XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G32              [get_ports "QSFP0_FS" ]                          ;# Bank  75 VCCO - VCC1V8 Net "QSFP0_FS"   - IO_L9N_T1L_N5_AD12N_75
set_property src_info {type:XDC file:1 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "QSFP0_FS" ]                          ;# Bank  75 VCCO - VCC1V8 Net "QSFP0_FS"   - IO_L9N_T1L_N5_AD12N_75
set_property src_info {type:XDC file:1 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H32              [get_ports "QSFP0_OEB"]                          ;# Bank  75 VCCO - VCC1V8 Net "QSFP0_OEB"  - IO_L9P_T1L_N4_AD12P_75
set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "QSFP0_OEB"]                          ;# Bank  75 VCCO - VCC1V8 Net "QSFP0_OEB"  - IO_L9P_T1L_N4_AD12P_75
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P43              [get_ports "MGT_SI570_CLOCK1_N"]                 ;# Bank 135 - MGTREFCLK0N_135
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P42              [get_ports "MGT_SI570_CLOCK1_P"]                 ;# Bank 135 - MGTREFCLK0P_135
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M43              [get_ports "QSFP1_CLOCK_N"]                      ;# Bank 135 - MGTREFCLK1N_135
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M42              [get_ports "QSFP1_CLOCK_P"]                      ;# Bank 135 - MGTREFCLK1P_135
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H30              [get_ports "QSFP1_OEB"]                          ;# Bank  75 VCCO - VCC1V8 Net "QSFP1_OEB"  - IO_L8N_T1L_N3_AD5N_75
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "QSFP1_OEB"]                          ;# Bank  75 VCCO - VCC1V8 Net "QSFP1_OEB"  - IO_L8N_T1L_N3_AD5N_75
set_property src_info {type:XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G33              [get_ports "QSFP1_FS"]                           ;# Bank  75 VCCO - VCC1V8 Net "QSFP1_FS"   - IO_L7N_T1L_N1_QBC_AD13N_75
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "QSFP1_FS"]                           ;# Bank  75 VCCO - VCC1V8 Net "QSFP1_FS"   - IO_L7N_T1L_N1_QBC_AD13N_75
set_property src_info {type:XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name sysclk0         [get_ports "SYS_CLK0_P"]
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name sysclk1         [get_ports "SYS_CLK1_P"]
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name sysclk3         [get_ports "SYS_CLK3_P"]
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name pcie_ref_clk0   [get_ports "PCIE_CLK0_P"]
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name async_ref_clk0  [get_ports "SYS_CLK2_P"]
set_property src_info {type:XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name pcie_ref_clk1   [get_ports "PCIE_CLK1_P"]
set_property src_info {type:XDC file:1 line:216 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name async_ref_clk1  [get_ports "SYS_CLK5_P"]
set_property src_info {type:XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400  -name gt0refclk0      [get_ports "MGT_SI570_CLOCK0_P"]
set_property src_info {type:XDC file:1 line:218 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.206  -name gt0refclk1      [get_ports "QSFP0_CLOCK_P"]
set_property src_info {type:XDC file:1 line:219 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400  -name gt1refclk0      [get_ports "MGT_SI570_CLOCK1_P"]
set_property src_info {type:XDC file:1 line:220 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.206  -name gt1refclk1      [get_ports "QSFP1_CLOCK_P"]
set_property src_info {type:XDC file:1 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C32              [get_ports "PEX_PWRBRKN"]                         ;# Bank  75 VCCO - VCC1V8   - IO_L17N_T2U_N9_AD10N_75
set_property src_info {type:XDC file:1 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "PEX_PWRBRKN"]                         ;# Bank  75 VCCO - VCC1V8   - IO_L17N_T2U_N9_AD10N_75
set_property src_info {type:XDC file:1 line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH26             [get_ports "PCIE_PERST"]                          ;# Bank  67 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_67
set_property src_info {type:XDC file:1 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "PCIE_PERST"]                          ;# Bank  67 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_67
set_property src_info {type:XDC file:1 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B28              [get_ports "SYSMON_SDA"]                         ;# Bank  75 VCCO - VCC1V8   - IO_L24P_T3U_N10_75
set_property src_info {type:XDC file:1 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "SYSMON_SDA"]                         ;# Bank  75 VCCO - VCC1V8   - IO_L24P_T3U_N10_75
set_property src_info {type:XDC file:1 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A30              [get_ports "SYSMON_SCL"]                         ;# Bank  75 VCCO - VCC1V8   - IO_L23N_T3U_N9_75
set_property src_info {type:XDC file:1 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "SYSMON_SCL"]                         ;# Bank  75 VCCO - VCC1V8   - IO_L23N_T3U_N9_75
set_property src_info {type:XDC file:1 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B31              [get_ports "I2C_MAIN_INT_B"]                     ;# Bank  75 VCCO - VCC1V8   - IO_L19N_T3L_N1_DBC_AD9N_75
set_property src_info {type:XDC file:1 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "I2C_MAIN_INT_B"]                     ;# Bank  75 VCCO - VCC1V8   - IO_L19N_T3L_N1_DBC_AD9N_75
set_property src_info {type:XDC file:1 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D31              [get_ports "I2C_MUX0_INTB_FPGA"]                 ;# Bank  75 VCCO - VCC1V8   - IO_L16N_T2U_N7_QBC_AD3N_75
set_property src_info {type:XDC file:1 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "I2C_MUX0_INTB_FPGA"]                 ;# Bank  75 VCCO - VCC1V8   - IO_L16N_T2U_N7_QBC_AD3N_75
set_property src_info {type:XDC file:1 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C33              [get_ports "I2C_FPGA_SDA"]                       ;# Bank  75 VCCO - VCC1V8   - IO_T2U_N12_75
set_property src_info {type:XDC file:1 line:251 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "I2C_FPGA_SDA"]                       ;# Bank  75 VCCO - VCC1V8   - IO_T2U_N12_75
set_property src_info {type:XDC file:1 line:252 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C30              [get_ports "I2C_FPGA_SCL"]                       ;# Bank  75 VCCO - VCC1V8   - IO_L19P_T3L_N0_DBC_AD9P_75
set_property src_info {type:XDC file:1 line:253 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "I2C_FPGA_SCL"]                       ;# Bank  75 VCCO - VCC1V8   - IO_L19P_T3L_N0_DBC_AD9P_75
set_property src_info {type:XDC file:1 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A28              [get_ports "USB_UART_TX"]                        ;# Bank  75 VCCO - VCC1V8   - IO_L24N_T3U_N11_75
set_property src_info {type:XDC file:1 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "USB_UART_TX"]                        ;# Bank  75 VCCO - VCC1V8   - IO_L24N_T3U_N11_75
set_property src_info {type:XDC file:1 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B33              [get_ports "USB_UART_RX"]                        ;# Bank  75 VCCO - VCC1V8   - IO_T3U_N12_75
set_property src_info {type:XDC file:1 line:262 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "USB_UART_RX"]                        ;# Bank  75 VCCO - VCC1V8   - IO_T3U_N12_75
set_property src_info {type:XDC file:1 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D29              [get_ports "FPGA_TXD_MSP"]                       ;# Bank  75 VCCO - VCC1V8   - IO_L18N_T2U_N11_AD2N_75
set_property src_info {type:XDC file:1 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "FPGA_TXD_MSP"]                       ;# Bank  75 VCCO - VCC1V8   - IO_L18N_T2U_N11_AD2N_75
set_property src_info {type:XDC file:1 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E28              [get_ports "FPGA_RXD_MSP"]                       ;# Bank  75 VCCO - VCC1V8   - IO_L18P_T2U_N10_AD2P_75
set_property src_info {type:XDC file:1 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "FPGA_RXD_MSP"]                       ;# Bank  75 VCCO - VCC1V8   - IO_L18P_T2U_N10_AD2P_75
set_property src_info {type:XDC file:1 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D32              [get_ports "HBM_CATTRIP"]                        ;# Bank  75 VCCO - VCC1V8   - IO_L17P_T2U_N8_AD10P_75
set_property src_info {type:XDC file:1 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "HBM_CATTRIP"]                        ;# Bank  75 VCCO - VCC1V8   - IO_L17P_T2U_N8_AD10P_75
set_property src_info {type:XDC file:1 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLDOWN TRUE                [get_ports "HBM_CATTRIP"]                        ;# Bank  75 VCCO - VCC1V8   - IO_L17P_T2U_N8_AD10P_75
set_property src_info {type:XDC file:1 line:287 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H33              [get_ports "DDR4_RESET_GATE"]                    ;# Bank  75 VCCO - VCC1V8   - IO_L7P_T1L_N0_QBC_AD13P_75
set_property src_info {type:XDC file:1 line:288 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "DDR4_RESET_GATE"]                    ;# Bank  75 VCCO - VCC1V8   - IO_L7P_T1L_N0_QBC_AD13P_75
set_property src_info {type:XDC file:1 line:304 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L30              [get_ports "CPU_RESET_FPGA"]                     ;# Bank  75 VCCO - VCC1V8   - IO_L2N_T0L_N3_75
set_property src_info {type:XDC file:1 line:305 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18         [get_ports "CPU_RESET_FPGA"]                     ;# Bank  75 VCCO - VCC1V8   - IO_L2N_T0L_N3_75
set_property src_info {type:XDC file:1 line:317 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE51               [ get_ports  {c0_ddr4_dq[42]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ42"    - IO_L24N_T3U_N11_66
set_property src_info {type:XDC file:1 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[42]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ42"    - IO_L24N_T3U_N11_66
set_property src_info {type:XDC file:1 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD51               [ get_ports  {c0_ddr4_dq[43]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ43"    - IO_L24P_T3U_N10_66
set_property src_info {type:XDC file:1 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[43]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ43"    - IO_L24P_T3U_N10_66
set_property src_info {type:XDC file:1 line:321 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE50               [ get_ports  {c0_ddr4_dq[40]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ40"    - IO_L23N_T3U_N9_66
set_property src_info {type:XDC file:1 line:322 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[40]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ40"    - IO_L23N_T3U_N9_66
set_property src_info {type:XDC file:1 line:323 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE49               [ get_ports  {c0_ddr4_dq[41]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ41"    - IO_L23P_T3U_N8_66
set_property src_info {type:XDC file:1 line:324 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[41]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ41"    - IO_L23P_T3U_N8_66
set_property src_info {type:XDC file:1 line:325 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF48               [ get_ports  {c0_ddr4_dqs_c[10]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C5"  - IO_L22N_T3U_N7_DBC_AD0N_66
set_property src_info {type:XDC file:1 line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[10]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C5"  - IO_L22N_T3U_N7_DBC_AD0N_66
set_property src_info {type:XDC file:1 line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF47               [ get_ports  {c0_ddr4_dqs_t[10]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T5"  - IO_L22P_T3U_N6_DBC_AD0P_66
set_property src_info {type:XDC file:1 line:328 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[10]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T5"  - IO_L22P_T3U_N6_DBC_AD0P_66
set_property src_info {type:XDC file:1 line:329 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF52               [ get_ports  {c0_ddr4_dq[44]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ44"    - IO_L21N_T3L_N5_AD8N_66
set_property src_info {type:XDC file:1 line:330 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[44]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ44"    - IO_L21N_T3L_N5_AD8N_66
set_property src_info {type:XDC file:1 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF51               [ get_ports  {c0_ddr4_dq[45]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ45"    - IO_L21P_T3L_N4_AD8P_66
set_property src_info {type:XDC file:1 line:332 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[45]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ45"    - IO_L21P_T3L_N4_AD8P_66
set_property src_info {type:XDC file:1 line:333 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG50               [ get_ports  {c0_ddr4_dq[46]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ46"    - IO_L20N_T3L_N3_AD1N_66
set_property src_info {type:XDC file:1 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[46]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ46"    - IO_L20N_T3L_N3_AD1N_66
set_property src_info {type:XDC file:1 line:335 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF50               [ get_ports  {c0_ddr4_dq[47]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ47"    - IO_L20P_T3L_N2_AD1P_66
set_property src_info {type:XDC file:1 line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[47]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ47"    - IO_L20P_T3L_N2_AD1P_66
set_property src_info {type:XDC file:1 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG49               [ get_ports  {c0_ddr4_dqs_c[11]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C14" - IO_L19N_T3L_N1_DBC_AD9N_66
set_property src_info {type:XDC file:1 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[11]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C14" - IO_L19N_T3L_N1_DBC_AD9N_66
set_property src_info {type:XDC file:1 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG48               [ get_ports  {c0_ddr4_dqs_t[11]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T14" - IO_L19P_T3L_N0_DBC_AD9P_66
set_property src_info {type:XDC file:1 line:340 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[11]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T14" - IO_L19P_T3L_N0_DBC_AD9P_66
set_property src_info {type:XDC file:1 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE54               [ get_ports  {c0_ddr4_dq[67]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ67"    - IO_L18N_T2U_N11_AD2N_66
set_property src_info {type:XDC file:1 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[67]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ67"    - IO_L18N_T2U_N11_AD2N_66
set_property src_info {type:XDC file:1 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE53               [ get_ports  {c0_ddr4_dq[66]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ66"    - IO_L18P_T2U_N10_AD2P_66
set_property src_info {type:XDC file:1 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[66]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ66"    - IO_L18P_T2U_N10_AD2P_66
set_property src_info {type:XDC file:1 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG54               [ get_ports  {c0_ddr4_dq[64]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ64"    - IO_L17N_T2U_N9_AD10N_66
set_property src_info {type:XDC file:1 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[64]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ64"    - IO_L17N_T2U_N9_AD10N_66
set_property src_info {type:XDC file:1 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG53               [ get_ports  {c0_ddr4_dq[65]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ65"    - IO_L17P_T2U_N8_AD10P_66
set_property src_info {type:XDC file:1 line:352 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[65]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ65"    - IO_L17P_T2U_N8_AD10P_66
set_property src_info {type:XDC file:1 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ54               [ get_ports  {c0_ddr4_dqs_c[16]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C8"  - IO_L16N_T2U_N7_QBC_AD3N_66
set_property src_info {type:XDC file:1 line:354 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[16]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C8"  - IO_L16N_T2U_N7_QBC_AD3N_66
set_property src_info {type:XDC file:1 line:355 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH54               [ get_ports  {c0_ddr4_dqs_t[16]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T8"  - IO_L16P_T2U_N6_QBC_AD3P_66
set_property src_info {type:XDC file:1 line:356 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[16]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T8"  - IO_L16P_T2U_N6_QBC_AD3P_66
set_property src_info {type:XDC file:1 line:357 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK54               [ get_ports  {c0_ddr4_dq[70]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ70"    - IO_L15N_T2L_N5_AD11N_66
set_property src_info {type:XDC file:1 line:358 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[70]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ70"    - IO_L15N_T2L_N5_AD11N_66
set_property src_info {type:XDC file:1 line:359 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK53               [ get_ports  {c0_ddr4_dq[71]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ71"    - IO_L15P_T2L_N4_AD11P_66
set_property src_info {type:XDC file:1 line:360 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[71]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ71"    - IO_L15P_T2L_N4_AD11P_66
set_property src_info {type:XDC file:1 line:361 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH52               [ get_ports  {c0_ddr4_dq[68]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ68"    - IO_L14N_T2L_N3_GC_66
set_property src_info {type:XDC file:1 line:362 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[68]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ68"    - IO_L14N_T2L_N3_GC_66
set_property src_info {type:XDC file:1 line:363 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG52               [ get_ports  {c0_ddr4_dq[69]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ69"    - IO_L14P_T2L_N2_GC_66
set_property src_info {type:XDC file:1 line:364 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[69]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ69"    - IO_L14P_T2L_N2_GC_66
set_property src_info {type:XDC file:1 line:365 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ53               [ get_ports  {c0_ddr4_dqs_c[17]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C17" - IO_L13N_T2L_N1_GC_QBC_66
set_property src_info {type:XDC file:1 line:366 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {c0_ddr4_dqs_c[17]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C17" - IO_L13N_T2L_N1_GC_QBC_66
set_property src_info {type:XDC file:1 line:367 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ52               [ get_ports  {c0_ddr4_dqs_t[17]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T17" - IO_L13P_T2L_N0_GC_QBC_66
set_property src_info {type:XDC file:1 line:368 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {c0_ddr4_dqs_t[17]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T17" - IO_L13P_T2L_N0_GC_QBC_66
set_property src_info {type:XDC file:1 line:369 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH50               [ get_ports  {c0_ddr4_dq[48]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ48"    - IO_L12N_T1U_N11_GC_66
set_property src_info {type:XDC file:1 line:370 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[48]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ48"    - IO_L12N_T1U_N11_GC_66
set_property src_info {type:XDC file:1 line:371 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH49               [ get_ports  {c0_ddr4_dq[51]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ51"    - IO_L12P_T1U_N10_GC_66
set_property src_info {type:XDC file:1 line:372 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[51]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ51"    - IO_L12P_T1U_N10_GC_66
set_property src_info {type:XDC file:1 line:373 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ51               [ get_ports  {c0_ddr4_dq[49]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ49"    - IO_L11N_T1U_N9_GC_66
set_property src_info {type:XDC file:1 line:374 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[49]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ49"    - IO_L11N_T1U_N9_GC_66
set_property src_info {type:XDC file:1 line:375 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH51               [ get_ports  {c0_ddr4_dq[50]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ50"    - IO_L11P_T1U_N8_GC_66
set_property src_info {type:XDC file:1 line:376 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[50]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ50"    - IO_L11P_T1U_N8_GC_66
set_property src_info {type:XDC file:1 line:377 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ47               [ get_ports  {c0_ddr4_dqs_c[12]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C6"  - IO_L10N_T1U_N7_QBC_AD4N_66
set_property src_info {type:XDC file:1 line:378 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {c0_ddr4_dqs_c[12]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C6"  - IO_L10N_T1U_N7_QBC_AD4N_66
set_property src_info {type:XDC file:1 line:379 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH47               [ get_ports  {c0_ddr4_dqs_t[12]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T6"  - IO_L10P_T1U_N6_QBC_AD4P_66
set_property src_info {type:XDC file:1 line:380 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {c0_ddr4_dqs_t[12]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T6"  - IO_L10P_T1U_N6_QBC_AD4P_66
set_property src_info {type:XDC file:1 line:381 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ49               [ get_ports  {c0_ddr4_dq[54]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ54"    - IO_L9N_T1L_N5_AD12N_66
set_property src_info {type:XDC file:1 line:382 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[54]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ54"    - IO_L9N_T1L_N5_AD12N_66
set_property src_info {type:XDC file:1 line:383 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ48               [ get_ports  {c0_ddr4_dq[55]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ55"    - IO_L9P_T1L_N4_AD12P_66
set_property src_info {type:XDC file:1 line:384 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[55]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ55"    - IO_L9P_T1L_N4_AD12P_66
set_property src_info {type:XDC file:1 line:385 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK51               [ get_ports  {c0_ddr4_dq[53]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ53"    - IO_L8N_T1L_N3_AD5N_66
set_property src_info {type:XDC file:1 line:386 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[53]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ53"    - IO_L8N_T1L_N3_AD5N_66
set_property src_info {type:XDC file:1 line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK50               [ get_ports  {c0_ddr4_dq[52]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ52"    - IO_L8P_T1L_N2_AD5P_66
set_property src_info {type:XDC file:1 line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI          [ get_ports  {c0_ddr4_dq[52]} ]        ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ52"    - IO_L8P_T1L_N2_AD5P_66
set_property src_info {type:XDC file:1 line:389 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK49               [ get_ports  {c0_ddr4_dqs_c[13]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C15" - IO_L7N_T1L_N1_QBC_AD13N_66
set_property src_info {type:XDC file:1 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {c0_ddr4_dqs_c[13]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C15" - IO_L7N_T1L_N1_QBC_AD13N_66
set_property src_info {type:XDC file:1 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK48               [ get_ports  {c0_ddr4_dqs_t[13]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T15" - IO_L7P_T1L_N0_QBC_AD13P_66
set_property src_info {type:XDC file:1 line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI      [ get_ports  {c0_ddr4_dqs_t[13]} ]     ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T15" - IO_L7P_T1L_N0_QBC_AD13P_66
set_property src_info {type:XDC file:1 line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL53              [ get_ports  {c0_ddr4_dq[33]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ33"    - IO_L6N_T0U_N11_AD6N_66
set_property src_info {type:XDC file:1 line:398 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[33]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ33"    - IO_L6N_T0U_N11_AD6N_66
set_property src_info {type:XDC file:1 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL52              [ get_ports  {c0_ddr4_dq[34]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ34"    - IO_L6P_T0U_N10_AD6P_66
set_property src_info {type:XDC file:1 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[34]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ34"    - IO_L6P_T0U_N10_AD6P_66
set_property src_info {type:XDC file:1 line:401 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM52              [ get_ports  {c0_ddr4_dq[32]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ32"    - IO_L5N_T0U_N9_AD14N_66
set_property src_info {type:XDC file:1 line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[32]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ32"    - IO_L5N_T0U_N9_AD14N_66
set_property src_info {type:XDC file:1 line:403 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL51              [ get_ports  {c0_ddr4_dq[35]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ35"    - IO_L5P_T0U_N8_AD14P_66
set_property src_info {type:XDC file:1 line:404 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[35]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ35"    - IO_L5P_T0U_N8_AD14P_66
set_property src_info {type:XDC file:1 line:405 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM50              [ get_ports  {c0_ddr4_dqs_c[8]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C4"  - IO_L4N_T0U_N7_DBC_AD7N_66
set_property src_info {type:XDC file:1 line:406 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[8]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C4"  - IO_L4N_T0U_N7_DBC_AD7N_66
set_property src_info {type:XDC file:1 line:407 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM49              [ get_ports  {c0_ddr4_dqs_t[8]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T4"  - IO_L4P_T0U_N6_DBC_AD7P_66
set_property src_info {type:XDC file:1 line:408 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[8]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T4"  - IO_L4P_T0U_N6_DBC_AD7P_66
set_property src_info {type:XDC file:1 line:409 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN49              [ get_ports  {c0_ddr4_dq[38]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ38"    - IO_L3N_T0L_N5_AD15N_66
set_property src_info {type:XDC file:1 line:410 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[38]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ38"    - IO_L3N_T0L_N5_AD15N_66
set_property src_info {type:XDC file:1 line:411 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM48              [ get_ports  {c0_ddr4_dq[39]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ39"    - IO_L3P_T0L_N4_AD15P_66
set_property src_info {type:XDC file:1 line:412 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[39]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ39"    - IO_L3P_T0L_N4_AD15P_66
set_property src_info {type:XDC file:1 line:413 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN51              [ get_ports  {c0_ddr4_dq[37]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ37"    - IO_L2N_T0L_N3_66
set_property src_info {type:XDC file:1 line:414 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[37]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ37"    - IO_L2N_T0L_N3_66
set_property src_info {type:XDC file:1 line:415 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN50              [ get_ports  {c0_ddr4_dq[36]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ36"    - IO_L2P_T0L_N2_66
set_property src_info {type:XDC file:1 line:416 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[36]} ]         ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQ36"    - IO_L2P_T0L_N2_66
set_property src_info {type:XDC file:1 line:417 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP49              [ get_ports  {c0_ddr4_dqs_c[9]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C13" - IO_L1N_T0L_N1_DBC_66
set_property src_info {type:XDC file:1 line:418 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[9]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_C13" - IO_L1N_T0L_N1_DBC_66
set_property src_info {type:XDC file:1 line:419 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP48              [ get_ports  {c0_ddr4_dqs_t[9]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T13" - IO_L1P_T0L_N0_DBC_66
set_property src_info {type:XDC file:1 line:420 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[9]} ]       ;# Bank  66 VCCO - VCC1V2 Net "DDR4_C0_DQS_T13" - IO_L1P_T0L_N0_DBC_66
set_property src_info {type:XDC file:1 line:427 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE44              [ get_ports  {c0_ddr4_adr[13]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR13"   - IO_L24N_T3U_N11_DOUT_CSO_B_65
set_property src_info {type:XDC file:1 line:428 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[13]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR13"   - IO_L24N_T3U_N11_DOUT_CSO_B_65
set_property src_info {type:XDC file:1 line:429 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE43              [ get_ports  {c0_ddr4_adr[14]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR14"   - IO_L24P_T3U_N10_EMCCLK_65
set_property src_info {type:XDC file:1 line:430 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[14]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR14"   - IO_L24P_T3U_N10_EMCCLK_65
set_property src_info {type:XDC file:1 line:439 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF43              [ get_ports  {c0_ddr4_adr[5]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR5"    - IO_L21N_T3L_N5_AD8N_D07_65
set_property src_info {type:XDC file:1 line:440 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[5]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR5"    - IO_L21N_T3L_N5_AD8N_D07_65
set_property src_info {type:XDC file:1 line:441 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF42              [ get_ports  {c0_ddr4_adr[3]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR3"    - IO_L21P_T3L_N4_AD8P_D06_65
set_property src_info {type:XDC file:1 line:442 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[3]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR3"    - IO_L21P_T3L_N4_AD8P_D06_65
set_property src_info {type:XDC file:1 line:443 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF46              [ get_ports  {c0_ddr4_adr[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR0"    - IO_L20N_T3L_N3_AD1N_D09_65
set_property src_info {type:XDC file:1 line:444 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR0"    - IO_L20N_T3L_N3_AD1N_D09_65
set_property src_info {type:XDC file:1 line:445 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF45              [ get_ports  {c0_ddr4_parity} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_PAR"     - IO_L20P_T3L_N2_AD1P_D08_65
set_property src_info {type:XDC file:1 line:446 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_parity} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_PAR"     - IO_L20P_T3L_N2_AD1P_D08_65
set_property src_info {type:XDC file:1 line:447 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE41              [ get_ports  {c0_ddr4_bg[1]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BG1"     - IO_L19N_T3L_N1_DBC_AD9N_D11_65
set_property src_info {type:XDC file:1 line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_bg[1]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BG1"     - IO_L19N_T3L_N1_DBC_AD9N_D11_65
set_property src_info {type:XDC file:1 line:449 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD41              [ get_ports  {c0_ddr4_adr[11]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR11"   - IO_L19P_T3L_N0_DBC_AD9P_D10_65
set_property src_info {type:XDC file:1 line:450 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[11]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR11"   - IO_L19P_T3L_N0_DBC_AD9P_D10_65
set_property src_info {type:XDC file:1 line:451 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF41              [ get_ports  {c0_ddr4_bg[0]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BG0"     - IO_T3U_N12_PERSTN0_65
set_property src_info {type:XDC file:1 line:452 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_bg[0]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BG0"     - IO_T3U_N12_PERSTN0_65
set_property src_info {type:XDC file:1 line:453 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH41              [ get_ports  {c0_ddr4_act_n} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ACT_B"   - IO_T2U_N12_CSI_ADV_B_65
set_property src_info {type:XDC file:1 line:454 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_act_n} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ACT_B"   - IO_T2U_N12_CSI_ADV_B_65
set_property src_info {type:XDC file:1 line:455 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG45              [ get_ports  {c0_ddr4_adr[10]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR10"   - IO_L18N_T2U_N11_AD2N_D13_65
set_property src_info {type:XDC file:1 line:456 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[10]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR10"   - IO_L18N_T2U_N11_AD2N_D13_65
set_property src_info {type:XDC file:1 line:457 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG44              [ get_ports  {c0_ddr4_odt[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ODT0"    - IO_L18P_T2U_N10_AD2P_D12_65
set_property src_info {type:XDC file:1 line:458 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_odt[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ODT0"    - IO_L18P_T2U_N10_AD2P_D12_65
set_property src_info {type:XDC file:1 line:459 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG43              [ get_ports  {c0_ddr4_adr[1]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR1"    - IO_L17N_T2U_N9_AD10N_D15_65
set_property src_info {type:XDC file:1 line:460 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[1]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR1"    - IO_L17N_T2U_N9_AD10N_D15_65
set_property src_info {type:XDC file:1 line:461 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG42              [ get_ports  {c0_ddr4_adr[6]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR6"    - IO_L17P_T2U_N8_AD10P_D14_65
set_property src_info {type:XDC file:1 line:462 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[6]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR6"    - IO_L17P_T2U_N8_AD10P_D14_65
set_property src_info {type:XDC file:1 line:463 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ46              [ get_ports  {c0_ddr4_ck_c[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_C0"   - IO_L16N_T2U_N7_QBC_AD3N_A01_D17_65
set_property src_info {type:XDC file:1 line:464 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12_DCI   [ get_ports  {c0_ddr4_ck_c[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_C0"   - IO_L16N_T2U_N7_QBC_AD3N_A01_D17_65
set_property src_info {type:XDC file:1 line:465 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH46              [ get_ports  {c0_ddr4_ck_t[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_T0"   - IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65
set_property src_info {type:XDC file:1 line:466 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12_DCI   [ get_ports  {c0_ddr4_ck_t[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CK_T0"   - IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65
set_property src_info {type:XDC file:1 line:471 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH45              [ get_ports  {c0_ddr4_ba[0]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BA0"     - IO_L14N_T2L_N3_GC_A05_D21_65
set_property src_info {type:XDC file:1 line:472 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_ba[0]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BA0"     - IO_L14N_T2L_N3_GC_A05_D21_65
set_property src_info {type:XDC file:1 line:473 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH44              [ get_ports  {c0_ddr4_adr[16]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR16"   - IO_L14P_T2L_N2_GC_A04_D20_65
set_property src_info {type:XDC file:1 line:474 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[16]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR16"   - IO_L14P_T2L_N2_GC_A04_D20_65
set_property src_info {type:XDC file:1 line:477 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH42              [ get_ports  {c0_ddr4_cke[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CKE0"    - IO_L13P_T2L_N0_GC_QBC_A06_D22_65
set_property src_info {type:XDC file:1 line:478 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_cke[0]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CKE0"    - IO_L13P_T2L_N0_GC_QBC_A06_D22_65
set_property src_info {type:XDC file:1 line:488 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK43              [ get_ports  {c0_ddr4_adr[8]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR8"    - IO_L11P_T1U_N8_GC_A10_D26_65
set_property src_info {type:XDC file:1 line:489 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[8]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR8"    - IO_L11P_T1U_N8_GC_A10_D26_65
set_property src_info {type:XDC file:1 line:490 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK46              [ get_ports  {c0_ddr4_cs_n[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CS_B0"   - IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65
set_property src_info {type:XDC file:1 line:491 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_cs_n[0]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_CS_B0"   - IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65
set_property src_info {type:XDC file:1 line:492 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK45              [ get_ports  {c0_ddr4_adr[2]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR2"    - IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65
set_property src_info {type:XDC file:1 line:493 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[2]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR2"    - IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65
set_property src_info {type:XDC file:1 line:494 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL43              [ get_ports  {c0_ddr4_adr[7]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR7"    - IO_L9N_T1L_N5_AD12N_A15_D31_65
set_property src_info {type:XDC file:1 line:495 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[7]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR7"    - IO_L9N_T1L_N5_AD12N_A15_D31_65
set_property src_info {type:XDC file:1 line:496 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL42              [ get_ports  {c0_ddr4_adr[12]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR12"   - IO_L9P_T1L_N4_AD12P_A14_D30_65
set_property src_info {type:XDC file:1 line:497 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[12]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR12"   - IO_L9P_T1L_N4_AD12P_A14_D30_65
set_property src_info {type:XDC file:1 line:498 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL46              [ get_ports  {c0_ddr4_adr[15]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR15"   - IO_L8N_T1L_N3_AD5N_A17_65
set_property src_info {type:XDC file:1 line:499 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[15]} ]        ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR15"   - IO_L8N_T1L_N3_AD5N_A17_65
set_property src_info {type:XDC file:1 line:500 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL45              [ get_ports  {c0_ddr4_adr[4]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR4"    - IO_L8P_T1L_N2_AD5P_A16_65
set_property src_info {type:XDC file:1 line:501 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[4]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR4"    - IO_L8P_T1L_N2_AD5P_A16_65
set_property src_info {type:XDC file:1 line:502 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM47              [ get_ports  {c0_ddr4_ba[1]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BA1"     - IO_L7N_T1L_N1_QBC_AD13N_A19_65
set_property src_info {type:XDC file:1 line:503 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_ba[1]} ]          ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_BA1"     - IO_L7N_T1L_N1_QBC_AD13N_A19_65
set_property src_info {type:XDC file:1 line:506 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM42              [ get_ports  {c0_ddr4_adr[9]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR9"    - IO_T1U_N12_SMBALERT_65
set_property src_info {type:XDC file:1 line:507 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c0_ddr4_adr[9]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_ADR9"    - IO_T1U_N12_SMBALERT_65
set_property src_info {type:XDC file:1 line:508 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN45              [ get_ports  {c0_ddr4_dq[57]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ57"    - IO_L6N_T0U_N11_AD6N_A21_65
set_property src_info {type:XDC file:1 line:509 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[57]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ57"    - IO_L6N_T0U_N11_AD6N_A21_65
set_property src_info {type:XDC file:1 line:510 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM45              [ get_ports  {c0_ddr4_dq[59]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ59"    - IO_L6P_T0U_N10_AD6P_A20_65
set_property src_info {type:XDC file:1 line:511 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[59]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ59"    - IO_L6P_T0U_N10_AD6P_A20_65
set_property src_info {type:XDC file:1 line:512 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN44              [ get_ports  {c0_ddr4_dq[56]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ56"    - IO_L5N_T0U_N9_AD14N_A23_65
set_property src_info {type:XDC file:1 line:513 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[56]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ56"    - IO_L5N_T0U_N9_AD14N_A23_65
set_property src_info {type:XDC file:1 line:514 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM44              [ get_ports  {c0_ddr4_dq[58]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ58"    - IO_L5P_T0U_N8_AD14P_A22_65
set_property src_info {type:XDC file:1 line:515 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[58]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ58"    - IO_L5P_T0U_N8_AD14P_A22_65
set_property src_info {type:XDC file:1 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP46              [ get_ports  {c0_ddr4_dqs_c[14]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_C7"  - IO_L4N_T0U_N7_DBC_AD7N_A25_65
set_property src_info {type:XDC file:1 line:517 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[14]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_C7"  - IO_L4N_T0U_N7_DBC_AD7N_A25_65
set_property src_info {type:XDC file:1 line:518 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN46              [ get_ports  {c0_ddr4_dqs_t[14]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_T7"  - IO_L4P_T0U_N6_DBC_AD7P_A24_65
set_property src_info {type:XDC file:1 line:519 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[14]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_T7"  - IO_L4P_T0U_N6_DBC_AD7P_A24_65
set_property src_info {type:XDC file:1 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP44              [ get_ports  {c0_ddr4_dq[61]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ61"    - IO_L3N_T0L_N5_AD15N_A27_65
set_property src_info {type:XDC file:1 line:521 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[61]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ61"    - IO_L3N_T0L_N5_AD15N_A27_65
set_property src_info {type:XDC file:1 line:522 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP43              [ get_ports  {c0_ddr4_dq[60]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ60"    - IO_L3P_T0L_N4_AD15P_A26_65
set_property src_info {type:XDC file:1 line:523 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[60]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ60"    - IO_L3P_T0L_N4_AD15P_A26_65
set_property src_info {type:XDC file:1 line:524 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP47              [ get_ports  {c0_ddr4_dq[63]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ63"    - IO_L2N_T0L_N3_FWE_FCS2_B_65
set_property src_info {type:XDC file:1 line:525 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[63]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ63"    - IO_L2N_T0L_N3_FWE_FCS2_B_65
set_property src_info {type:XDC file:1 line:526 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN47              [ get_ports  {c0_ddr4_dq[62]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ62"    - IO_L2P_T0L_N2_FOE_B_65
set_property src_info {type:XDC file:1 line:527 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[62]} ]         ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQ62"    - IO_L2P_T0L_N2_FOE_B_65
set_property src_info {type:XDC file:1 line:528 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP42              [ get_ports  {c0_ddr4_dqs_c[15]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_C16" - IO_L1N_T0L_N1_DBC_RS1_65
set_property src_info {type:XDC file:1 line:529 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[15]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_C16" - IO_L1N_T0L_N1_DBC_RS1_65
set_property src_info {type:XDC file:1 line:530 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN42              [ get_ports  {c0_ddr4_dqs_t[15]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_T16" - IO_L1P_T0L_N0_DBC_RS0_65
set_property src_info {type:XDC file:1 line:531 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[15]} ]      ;# Bank  65 VCCO - VCC1V2 Net "DDR4_C0_DQS_T16" - IO_L1P_T0L_N0_DBC_RS0_65
set_property src_info {type:XDC file:1 line:532 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ31              [ get_ports  {c0_ddr4_dq[8]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ8"     - IO_L24N_T3U_N11_64
set_property src_info {type:XDC file:1 line:533 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[8]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ8"     - IO_L24N_T3U_N11_64
set_property src_info {type:XDC file:1 line:534 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH31              [ get_ports  {c0_ddr4_dq[9]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ9"     - IO_L24P_T3U_N10_64
set_property src_info {type:XDC file:1 line:535 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[9]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ9"     - IO_L24P_T3U_N10_64
set_property src_info {type:XDC file:1 line:536 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF33              [ get_ports  {c0_ddr4_dq[11]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ11"    - IO_L23N_T3U_N9_64
set_property src_info {type:XDC file:1 line:537 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[11]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ11"    - IO_L23N_T3U_N9_64
set_property src_info {type:XDC file:1 line:538 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF32              [ get_ports  {c0_ddr4_dq[10]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ10"    - IO_L23P_T3U_N8_64
set_property src_info {type:XDC file:1 line:539 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[10]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ10"    - IO_L23P_T3U_N8_64
set_property src_info {type:XDC file:1 line:540 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK30              [ get_ports  {c0_ddr4_dqs_c[2]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C1"  - IO_L22N_T3U_N7_DBC_AD0N_64
set_property src_info {type:XDC file:1 line:541 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[2]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C1"  - IO_L22N_T3U_N7_DBC_AD0N_64
set_property src_info {type:XDC file:1 line:542 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ29              [ get_ports  {c0_ddr4_dqs_t[2]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T1"  - IO_L22P_T3U_N6_DBC_AD0P_64
set_property src_info {type:XDC file:1 line:543 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[2]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T1"  - IO_L22P_T3U_N6_DBC_AD0P_64
set_property src_info {type:XDC file:1 line:544 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG32              [ get_ports  {c0_ddr4_dq[15]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ15"    - IO_L21N_T3L_N5_AD8N_64
set_property src_info {type:XDC file:1 line:545 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[15]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ15"    - IO_L21N_T3L_N5_AD8N_64
set_property src_info {type:XDC file:1 line:546 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF31              [ get_ports  {c0_ddr4_dq[14]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ14"    - IO_L21P_T3L_N4_AD8P_64
set_property src_info {type:XDC file:1 line:547 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[14]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ14"    - IO_L21P_T3L_N4_AD8P_64
set_property src_info {type:XDC file:1 line:548 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH30              [ get_ports  {c0_ddr4_dq[13]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ13"    - IO_L20N_T3L_N3_AD1N_64
set_property src_info {type:XDC file:1 line:549 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[13]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ13"    - IO_L20N_T3L_N3_AD1N_64
set_property src_info {type:XDC file:1 line:550 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH29              [ get_ports  {c0_ddr4_dq[12]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ12"    - IO_L20P_T3L_N2_AD1P_64
set_property src_info {type:XDC file:1 line:551 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[12]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ12"    - IO_L20P_T3L_N2_AD1P_64
set_property src_info {type:XDC file:1 line:552 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG30              [ get_ports  {c0_ddr4_dqs_c[3]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C10" - IO_L19N_T3L_N1_DBC_AD9N_64
set_property src_info {type:XDC file:1 line:553 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[3]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C10" - IO_L19N_T3L_N1_DBC_AD9N_64
set_property src_info {type:XDC file:1 line:554 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG29              [ get_ports  {c0_ddr4_dqs_t[3]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T10" - IO_L19P_T3L_N0_DBC_AD9P_64
set_property src_info {type:XDC file:1 line:555 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[3]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T10" - IO_L19P_T3L_N0_DBC_AD9P_64
set_property src_info {type:XDC file:1 line:558 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG33              [ get_ports  {c0_ddr4_reset_n} ]        ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_RESET_N" - IO_T2U_N12_64
set_property src_info {type:XDC file:1 line:559 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12          [ get_ports  {c0_ddr4_reset_n} ]        ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_RESET_N" - IO_T2U_N12_64
set_property src_info {type:XDC file:1 line:560 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH35              [ get_ports  {c0_ddr4_dq[25]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ25"    - IO_L18N_T2U_N11_AD2N_64
set_property src_info {type:XDC file:1 line:561 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[25]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ25"    - IO_L18N_T2U_N11_AD2N_64
set_property src_info {type:XDC file:1 line:562 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH34              [ get_ports  {c0_ddr4_dq[24]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ24"    - IO_L18P_T2U_N10_AD2P_64
set_property src_info {type:XDC file:1 line:563 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[24]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ24"    - IO_L18P_T2U_N10_AD2P_64
set_property src_info {type:XDC file:1 line:564 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF36              [ get_ports  {c0_ddr4_dq[27]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ27"    - IO_L17N_T2U_N9_AD10N_64
set_property src_info {type:XDC file:1 line:565 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[27]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ27"    - IO_L17N_T2U_N9_AD10N_64
set_property src_info {type:XDC file:1 line:566 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF35              [ get_ports  {c0_ddr4_dq[26]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ26"    - IO_L17P_T2U_N8_AD10P_64
set_property src_info {type:XDC file:1 line:567 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[26]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ26"    - IO_L17P_T2U_N8_AD10P_64
set_property src_info {type:XDC file:1 line:568 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK35              [ get_ports  {c0_ddr4_dqs_c[6]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C3"  - IO_L16N_T2U_N7_QBC_AD3N_64
set_property src_info {type:XDC file:1 line:569 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[6]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C3"  - IO_L16N_T2U_N7_QBC_AD3N_64
set_property src_info {type:XDC file:1 line:570 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK34              [ get_ports  {c0_ddr4_dqs_t[6]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T3"  - IO_L16P_T2U_N6_QBC_AD3P_64
set_property src_info {type:XDC file:1 line:571 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[6]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T3"  - IO_L16P_T2U_N6_QBC_AD3P_64
set_property src_info {type:XDC file:1 line:572 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG35              [ get_ports  {c0_ddr4_dq[31]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ31"    - IO_L15N_T2L_N5_AD11N_64
set_property src_info {type:XDC file:1 line:573 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[31]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ31"    - IO_L15N_T2L_N5_AD11N_64
set_property src_info {type:XDC file:1 line:574 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG34              [ get_ports  {c0_ddr4_dq[30]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ30"    - IO_L15P_T2L_N4_AD11P_64
set_property src_info {type:XDC file:1 line:575 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[30]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ30"    - IO_L15P_T2L_N4_AD11P_64
set_property src_info {type:XDC file:1 line:576 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ34              [ get_ports  {c0_ddr4_dq[29]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ29"    - IO_L14N_T2L_N3_GC_64
set_property src_info {type:XDC file:1 line:577 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[29]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ29"    - IO_L14N_T2L_N3_GC_64
set_property src_info {type:XDC file:1 line:578 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ33              [ get_ports  {c0_ddr4_dq[28]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ28"    - IO_L14P_T2L_N2_GC_64
set_property src_info {type:XDC file:1 line:579 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[28]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ28"    - IO_L14P_T2L_N2_GC_64
set_property src_info {type:XDC file:1 line:580 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ32              [ get_ports  {c0_ddr4_dqs_c[7]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C12" - IO_L13N_T2L_N1_GC_QBC_64
set_property src_info {type:XDC file:1 line:581 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[7]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C12" - IO_L13N_T2L_N1_GC_QBC_64
set_property src_info {type:XDC file:1 line:582 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH32              [ get_ports  {c0_ddr4_dqs_t[7]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T12" - IO_L13P_T2L_N0_GC_QBC_64
set_property src_info {type:XDC file:1 line:583 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[7]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T12" - IO_L13P_T2L_N0_GC_QBC_64
set_property src_info {type:XDC file:1 line:584 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL33              [ get_ports  {c0_ddr4_dq[19]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ19"    - IO_L12N_T1U_N11_GC_64
set_property src_info {type:XDC file:1 line:585 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[19]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ19"    - IO_L12N_T1U_N11_GC_64
set_property src_info {type:XDC file:1 line:586 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK33              [ get_ports  {c0_ddr4_dq[18]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ18"    - IO_L12P_T1U_N10_GC_64
set_property src_info {type:XDC file:1 line:587 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[18]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ18"    - IO_L12P_T1U_N10_GC_64
set_property src_info {type:XDC file:1 line:588 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL31              [ get_ports  {c0_ddr4_dq[17]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ17"    - IO_L11N_T1U_N9_GC_64
set_property src_info {type:XDC file:1 line:589 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[17]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ17"    - IO_L11N_T1U_N9_GC_64
set_property src_info {type:XDC file:1 line:590 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK31              [ get_ports  {c0_ddr4_dq[16]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ16"    - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:1 line:591 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[16]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ16"    - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:1 line:592 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM35              [ get_ports  {c0_ddr4_dqs_c[4]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C2"  - IO_L10N_T1U_N7_QBC_AD4N_64
set_property src_info {type:XDC file:1 line:593 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[4]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C2"  - IO_L10N_T1U_N7_QBC_AD4N_64
set_property src_info {type:XDC file:1 line:594 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL35              [ get_ports  {c0_ddr4_dqs_t[4]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T2"  - IO_L10P_T1U_N6_QBC_AD4P_64
set_property src_info {type:XDC file:1 line:595 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[4]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T2"  - IO_L10P_T1U_N6_QBC_AD4P_64
set_property src_info {type:XDC file:1 line:596 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM33              [ get_ports  {c0_ddr4_dq[21]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ21"    - IO_L9N_T1L_N5_AD12N_64
set_property src_info {type:XDC file:1 line:597 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[21]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ21"    - IO_L9N_T1L_N5_AD12N_64
set_property src_info {type:XDC file:1 line:598 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL32              [ get_ports  {c0_ddr4_dq[20]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ20"    - IO_L9P_T1L_N4_AD12P_64
set_property src_info {type:XDC file:1 line:599 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[20]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ20"    - IO_L9P_T1L_N4_AD12P_64
set_property src_info {type:XDC file:1 line:600 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP34              [ get_ports  {c0_ddr4_dq[23]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ23"    - IO_L8N_T1L_N3_AD5N_64
set_property src_info {type:XDC file:1 line:601 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[23]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ23"    - IO_L8N_T1L_N3_AD5N_64
set_property src_info {type:XDC file:1 line:602 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN34              [ get_ports  {c0_ddr4_dq[22]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ22"    - IO_L8P_T1L_N2_AD5P_64
set_property src_info {type:XDC file:1 line:603 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[22]} ]         ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ22"    - IO_L8P_T1L_N2_AD5P_64
set_property src_info {type:XDC file:1 line:604 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN35              [ get_ports  {c0_ddr4_dqs_c[5]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C11" - IO_L7N_T1L_N1_QBC_AD13N_64
set_property src_info {type:XDC file:1 line:605 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[5]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C11" - IO_L7N_T1L_N1_QBC_AD13N_64
set_property src_info {type:XDC file:1 line:606 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM34              [ get_ports  {c0_ddr4_dqs_t[5]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T11" - IO_L7P_T1L_N0_QBC_AD13P_64
set_property src_info {type:XDC file:1 line:607 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[5]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T11" - IO_L7P_T1L_N0_QBC_AD13P_64
set_property src_info {type:XDC file:1 line:610 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP32              [ get_ports  {c0_ddr4_dq[1]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ1"     - IO_L6N_T0U_N11_AD6N_64
set_property src_info {type:XDC file:1 line:611 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[1]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ1"     - IO_L6N_T0U_N11_AD6N_64
set_property src_info {type:XDC file:1 line:612 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN32              [ get_ports  {c0_ddr4_dq[0]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ0"     - IO_L6P_T0U_N10_AD6P_64
set_property src_info {type:XDC file:1 line:613 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[0]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ0"     - IO_L6P_T0U_N10_AD6P_64
set_property src_info {type:XDC file:1 line:614 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM30              [ get_ports  {c0_ddr4_dq[3]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ3"     - IO_L5N_T0U_N9_AD14N_64
set_property src_info {type:XDC file:1 line:615 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[3]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ3"     - IO_L5N_T0U_N9_AD14N_64
set_property src_info {type:XDC file:1 line:616 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL30              [ get_ports  {c0_ddr4_dq[2]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ2"     - IO_L5P_T0U_N8_AD14P_64
set_property src_info {type:XDC file:1 line:617 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[2]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ2"     - IO_L5P_T0U_N8_AD14P_64
set_property src_info {type:XDC file:1 line:618 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN30              [ get_ports  {c0_ddr4_dqs_c[0]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C0"  - IO_L4N_T0U_N7_DBC_AD7N_64
set_property src_info {type:XDC file:1 line:619 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[0]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C0"  - IO_L4N_T0U_N7_DBC_AD7N_64
set_property src_info {type:XDC file:1 line:620 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN29              [ get_ports  {c0_ddr4_dqs_t[0]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T0"  - IO_L4P_T0U_N6_DBC_AD7P_64
set_property src_info {type:XDC file:1 line:621 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[0]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T0"  - IO_L4P_T0U_N6_DBC_AD7P_64
set_property src_info {type:XDC file:1 line:622 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP31              [ get_ports  {c0_ddr4_dq[6]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ6"     - IO_L3N_T0L_N5_AD15N_64
set_property src_info {type:XDC file:1 line:623 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[6]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ6"     - IO_L3N_T0L_N5_AD15N_64
set_property src_info {type:XDC file:1 line:624 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN31              [ get_ports  {c0_ddr4_dq[7]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ7"     - IO_L3P_T0L_N4_AD15P_64
set_property src_info {type:XDC file:1 line:625 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[7]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ7"     - IO_L3P_T0L_N4_AD15P_64
set_property src_info {type:XDC file:1 line:626 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP29              [ get_ports  {c0_ddr4_dq[4]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ4"     - IO_L2N_T0L_N3_64
set_property src_info {type:XDC file:1 line:627 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[4]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ4"     - IO_L2N_T0L_N3_64
set_property src_info {type:XDC file:1 line:628 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP28              [ get_ports  {c0_ddr4_dq[5]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ5"     - IO_L2P_T0L_N2_64
set_property src_info {type:XDC file:1 line:629 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c0_ddr4_dq[5]} ]          ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQ5"     - IO_L2P_T0L_N2_64
set_property src_info {type:XDC file:1 line:630 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM29              [ get_ports  {c0_ddr4_dqs_c[1]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C9"  - IO_L1N_T0L_N1_DBC_64
set_property src_info {type:XDC file:1 line:631 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_c[1]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_C9"  - IO_L1N_T0L_N1_DBC_64
set_property src_info {type:XDC file:1 line:632 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM28              [ get_ports  {c0_ddr4_dqs_t[1]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T9"  - IO_L1P_T0L_N0_DBC_64
set_property src_info {type:XDC file:1 line:633 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI     [ get_ports  {c0_ddr4_dqs_t[1]} ]       ;# Bank  64 VCCO - VCC1V2 Net "DDR4_C0_DQS_T9"  - IO_L1P_T0L_N0_DBC_64
set_property src_info {type:XDC file:1 line:640 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A8                [ get_ports  {c1_ddr4_dq[3]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ3"     - IO_L24N_T3U_N11_70
set_property src_info {type:XDC file:1 line:641 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[3]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ3"     - IO_L24N_T3U_N11_70
set_property src_info {type:XDC file:1 line:642 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A9                [ get_ports  {c1_ddr4_dq[2]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ2"     - IO_L24P_T3U_N10_70
set_property src_info {type:XDC file:1 line:643 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[2]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ2"     - IO_L24P_T3U_N10_70
set_property src_info {type:XDC file:1 line:644 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A10               [ get_ports  {c1_ddr4_dq[1]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ1"     - IO_L23N_T3U_N9_70
set_property src_info {type:XDC file:1 line:645 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[1]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ1"     - IO_L23N_T3U_N9_70
set_property src_info {type:XDC file:1 line:646 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A11               [ get_ports  {c1_ddr4_dq[0]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ0"     - IO_L23P_T3U_N8_70
set_property src_info {type:XDC file:1 line:647 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[0]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ0"     - IO_L23P_T3U_N8_70
set_property src_info {type:XDC file:1 line:648 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A13               [ get_ports  {c1_ddr4_dqs_c[0]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C0"  - IO_L22N_T3U_N7_DBC_AD0N_70
set_property src_info {type:XDC file:1 line:649 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[0]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C0"  - IO_L22N_T3U_N7_DBC_AD0N_70
set_property src_info {type:XDC file:1 line:650 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B13               [ get_ports  {c1_ddr4_dqs_t[0]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T0"  - IO_L22P_T3U_N6_DBC_AD0P_70
set_property src_info {type:XDC file:1 line:651 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[0]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T0"  - IO_L22P_T3U_N6_DBC_AD0P_70
set_property src_info {type:XDC file:1 line:652 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B12               [ get_ports  {c1_ddr4_dq[4]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ4"     - IO_L21N_T3L_N5_AD8N_70
set_property src_info {type:XDC file:1 line:653 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[4]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ4"     - IO_L21N_T3L_N5_AD8N_70
set_property src_info {type:XDC file:1 line:654 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C12               [ get_ports  {c1_ddr4_dq[6]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ6"     - IO_L21P_T3L_N4_AD8P_70
set_property src_info {type:XDC file:1 line:655 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[6]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ6"     - IO_L21P_T3L_N4_AD8P_70
set_property src_info {type:XDC file:1 line:656 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B10               [ get_ports  {c1_ddr4_dq[5]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ5"     - IO_L20N_T3L_N3_AD1N_70
set_property src_info {type:XDC file:1 line:657 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[5]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ5"     - IO_L20N_T3L_N3_AD1N_70
set_property src_info {type:XDC file:1 line:658 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B11               [ get_ports  {c1_ddr4_dq[7]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ7"     - IO_L20P_T3L_N2_AD1P_70
set_property src_info {type:XDC file:1 line:659 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[7]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ7"     - IO_L20P_T3L_N2_AD1P_70
set_property src_info {type:XDC file:1 line:660 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C9                [ get_ports  {c1_ddr4_dqs_c[1]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C9"  - IO_L19N_T3L_N1_DBC_AD9N_70
set_property src_info {type:XDC file:1 line:661 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[1]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C9"  - IO_L19N_T3L_N1_DBC_AD9N_70
set_property src_info {type:XDC file:1 line:662 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C10               [ get_ports  {c1_ddr4_dqs_t[1]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T9"  - IO_L19P_T3L_N0_DBC_AD9P_70
set_property src_info {type:XDC file:1 line:663 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[1]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T9"  - IO_L19P_T3L_N0_DBC_AD9P_70
set_property src_info {type:XDC file:1 line:668 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A14               [ get_ports  {c1_ddr4_dq[24]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ27"    - IO_L18N_T2U_N11_AD2N_70
set_property src_info {type:XDC file:1 line:669 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[24]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ27"    - IO_L18N_T2U_N11_AD2N_70
set_property src_info {type:XDC file:1 line:670 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A15               [ get_ports  {c1_ddr4_dq[26]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ25"    - IO_L18P_T2U_N10_AD2P_70
set_property src_info {type:XDC file:1 line:671 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[26]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ25"    - IO_L18P_T2U_N10_AD2P_70
set_property src_info {type:XDC file:1 line:672 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B15               [ get_ports  {c1_ddr4_dq[27]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ24"    - IO_L17N_T2U_N9_AD10N_70
set_property src_info {type:XDC file:1 line:673 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[27]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ24"    - IO_L17N_T2U_N9_AD10N_70
set_property src_info {type:XDC file:1 line:674 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C15               [ get_ports  {c1_ddr4_dq[25]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ26"    - IO_L17P_T2U_N8_AD10P_70
set_property src_info {type:XDC file:1 line:675 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[25]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ26"    - IO_L17P_T2U_N8_AD10P_70
set_property src_info {type:XDC file:1 line:676 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D14               [ get_ports  {c1_ddr4_dqs_c[6]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C3"  - IO_L16N_T2U_N7_QBC_AD3N_70
set_property src_info {type:XDC file:1 line:677 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[6]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C3"  - IO_L16N_T2U_N7_QBC_AD3N_70
set_property src_info {type:XDC file:1 line:678 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D15               [ get_ports  {c1_ddr4_dqs_t[6]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T3"  - IO_L16P_T2U_N6_QBC_AD3P_70
set_property src_info {type:XDC file:1 line:679 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[6]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T3"  - IO_L16P_T2U_N6_QBC_AD3P_70
set_property src_info {type:XDC file:1 line:680 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E14               [ get_ports  {c1_ddr4_dq[29]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ29"    - IO_L15N_T2L_N5_AD11N_70
set_property src_info {type:XDC file:1 line:681 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[29]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ29"    - IO_L15N_T2L_N5_AD11N_70
set_property src_info {type:XDC file:1 line:682 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F15               [ get_ports  {c1_ddr4_dq[28]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ31"    - IO_L15P_T2L_N4_AD11P_70
set_property src_info {type:XDC file:1 line:683 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[28]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ31"    - IO_L15P_T2L_N4_AD11P_70
set_property src_info {type:XDC file:1 line:684 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F13               [ get_ports  {c1_ddr4_dq[31]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ28"    - IO_L14N_T2L_N3_GC_70
set_property src_info {type:XDC file:1 line:685 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[31]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ28"    - IO_L14N_T2L_N3_GC_70
set_property src_info {type:XDC file:1 line:686 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F14               [ get_ports  {c1_ddr4_dq[30]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ30"    - IO_L14P_T2L_N2_GC_70
set_property src_info {type:XDC file:1 line:687 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[30]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ30"    - IO_L14P_T2L_N2_GC_70
set_property src_info {type:XDC file:1 line:688 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D12               [ get_ports  {c1_ddr4_dqs_c[7]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C12" - IO_L13N_T2L_N1_GC_QBC_70
set_property src_info {type:XDC file:1 line:689 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[7]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C12" - IO_L13N_T2L_N1_GC_QBC_70
set_property src_info {type:XDC file:1 line:690 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E13               [ get_ports  {c1_ddr4_dqs_t[7]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T12" - IO_L13P_T2L_N0_GC_QBC_70
set_property src_info {type:XDC file:1 line:691 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[7]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T12" - IO_L13P_T2L_N0_GC_QBC_70
set_property src_info {type:XDC file:1 line:692 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E11               [ get_ports  {c1_ddr4_dq[8]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ8"     - IO_L12N_T1U_N11_GC_70
set_property src_info {type:XDC file:1 line:693 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[8]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ8"     - IO_L12N_T1U_N11_GC_70
set_property src_info {type:XDC file:1 line:694 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F11               [ get_ports  {c1_ddr4_dq[11]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ11"    - IO_L12P_T1U_N10_GC_70
set_property src_info {type:XDC file:1 line:695 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[11]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ11"    - IO_L12P_T1U_N10_GC_70
set_property src_info {type:XDC file:1 line:696 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D11               [ get_ports  {c1_ddr4_dq[9]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ9"     - IO_L11N_T1U_N9_GC_70
set_property src_info {type:XDC file:1 line:697 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[9]} ]          ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ9"     - IO_L11N_T1U_N9_GC_70
set_property src_info {type:XDC file:1 line:698 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E12               [ get_ports  {c1_ddr4_dq[10]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ10"    - IO_L11P_T1U_N8_GC_70
set_property src_info {type:XDC file:1 line:699 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[10]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ10"    - IO_L11P_T1U_N8_GC_70
set_property src_info {type:XDC file:1 line:700 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D9                [ get_ports  {c1_ddr4_dqs_c[2]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C1"  - IO_L10N_T1U_N7_QBC_AD4N_70
set_property src_info {type:XDC file:1 line:701 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[2]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C1"  - IO_L10N_T1U_N7_QBC_AD4N_70
set_property src_info {type:XDC file:1 line:702 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D10               [ get_ports  {c1_ddr4_dqs_t[2]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T1"  - IO_L10P_T1U_N6_QBC_AD4P_70
set_property src_info {type:XDC file:1 line:703 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[2]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T1"  - IO_L10P_T1U_N6_QBC_AD4P_70
set_property src_info {type:XDC file:1 line:704 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E9                [ get_ports  {c1_ddr4_dq[13]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ13"    - IO_L9N_T1L_N5_AD12N_70
set_property src_info {type:XDC file:1 line:705 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[13]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ13"    - IO_L9N_T1L_N5_AD12N_70
set_property src_info {type:XDC file:1 line:706 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F9                [ get_ports  {c1_ddr4_dq[14]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ14"    - IO_L9P_T1L_N4_AD12P_70
set_property src_info {type:XDC file:1 line:707 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[14]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ14"    - IO_L9P_T1L_N4_AD12P_70
set_property src_info {type:XDC file:1 line:708 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F10               [ get_ports  {c1_ddr4_dq[12]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ12"    - IO_L8N_T1L_N3_AD5N_70
set_property src_info {type:XDC file:1 line:709 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[12]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ12"    - IO_L8N_T1L_N3_AD5N_70
set_property src_info {type:XDC file:1 line:710 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G11               [ get_ports  {c1_ddr4_dq[15]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ15"    - IO_L8P_T1L_N2_AD5P_70
set_property src_info {type:XDC file:1 line:711 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[15]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ15"    - IO_L8P_T1L_N2_AD5P_70
set_property src_info {type:XDC file:1 line:712 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G10               [ get_ports  {c1_ddr4_dqs_c[3]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C10" - IO_L7N_T1L_N1_QBC_AD13N_70
set_property src_info {type:XDC file:1 line:713 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[3]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C10" - IO_L7N_T1L_N1_QBC_AD13N_70
set_property src_info {type:XDC file:1 line:714 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H10               [ get_ports  {c1_ddr4_dqs_t[3]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T10" - IO_L7P_T1L_N0_QBC_AD13P_70
set_property src_info {type:XDC file:1 line:715 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[3]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T10" - IO_L7P_T1L_N0_QBC_AD13P_70
set_property src_info {type:XDC file:1 line:718 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G13               [ get_ports  {c1_ddr4_dq[17]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ17"    - IO_L6N_T0U_N11_AD6N_70
set_property src_info {type:XDC file:1 line:719 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[17]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ17"    - IO_L6N_T0U_N11_AD6N_70
set_property src_info {type:XDC file:1 line:720 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H14               [ get_ports  {c1_ddr4_dq[19]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ19"    - IO_L6P_T0U_N10_AD6P_70
set_property src_info {type:XDC file:1 line:721 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[19]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ19"    - IO_L6P_T0U_N10_AD6P_70
set_property src_info {type:XDC file:1 line:722 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H12               [ get_ports  {c1_ddr4_dq[16]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ16"    - IO_L5N_T0U_N9_AD14N_70
set_property src_info {type:XDC file:1 line:723 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[16]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ16"    - IO_L5N_T0U_N9_AD14N_70
set_property src_info {type:XDC file:1 line:724 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H13               [ get_ports  {c1_ddr4_dq[18]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ18"    - IO_L5P_T0U_N8_AD14P_70
set_property src_info {type:XDC file:1 line:725 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[18]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ18"    - IO_L5P_T0U_N8_AD14P_70
set_property src_info {type:XDC file:1 line:726 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15               [ get_ports  {c1_ddr4_dqs_c[4]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C2"  - IO_L4N_T0U_N7_DBC_AD7N_70
set_property src_info {type:XDC file:1 line:727 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[4]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C2"  - IO_L4N_T0U_N7_DBC_AD7N_70
set_property src_info {type:XDC file:1 line:728 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H15               [ get_ports  {c1_ddr4_dqs_t[4]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T2"  - IO_L4P_T0U_N6_DBC_AD7P_70
set_property src_info {type:XDC file:1 line:729 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[4]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T2"  - IO_L4P_T0U_N6_DBC_AD7P_70
set_property src_info {type:XDC file:1 line:730 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J11               [ get_ports  {c1_ddr4_dq[20]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ20"    - IO_L3N_T0L_N5_AD15N_70
set_property src_info {type:XDC file:1 line:731 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[20]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ20"    - IO_L3N_T0L_N5_AD15N_70
set_property src_info {type:XDC file:1 line:732 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J12               [ get_ports  {c1_ddr4_dq[21]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ21"    - IO_L3P_T0L_N4_AD15P_70
set_property src_info {type:XDC file:1 line:733 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[21]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ21"    - IO_L3P_T0L_N4_AD15P_70
set_property src_info {type:XDC file:1 line:734 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J14               [ get_ports  {c1_ddr4_dq[23]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ23"    - IO_L2N_T0L_N3_70
set_property src_info {type:XDC file:1 line:735 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[23]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ23"    - IO_L2N_T0L_N3_70
set_property src_info {type:XDC file:1 line:736 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J15               [ get_ports  {c1_ddr4_dq[22]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ22"    - IO_L2P_T0L_N2_70
set_property src_info {type:XDC file:1 line:737 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[22]} ]         ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQ22"    - IO_L2P_T0L_N2_70
set_property src_info {type:XDC file:1 line:738 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K13               [ get_ports  {c1_ddr4_dqs_c[5]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C11" - IO_L1N_T0L_N1_DBC_70
set_property src_info {type:XDC file:1 line:739 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[5]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_C11" - IO_L1N_T0L_N1_DBC_70
set_property src_info {type:XDC file:1 line:740 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K14               [ get_ports  {c1_ddr4_dqs_t[5]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T11" - IO_L1P_T0L_N0_DBC_70
set_property src_info {type:XDC file:1 line:741 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[5]} ]       ;# Bank  70 VCCO - VCC1V2 Net "DDR4_C1_DQS_T11" - IO_L1P_T0L_N0_DBC_70
set_property src_info {type:XDC file:1 line:750 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE1               [ get_ports  {c1_ddr4_cke[0]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_CKE0"    - IO_L24P_T3U_N10_69
set_property src_info {type:XDC file:1 line:751 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_cke[0]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_CKE0"    - IO_L24P_T3U_N10_69
set_property src_info {type:XDC file:1 line:752 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE3               [ get_ports  {c1_ddr4_adr[4]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR4"    - IO_L23N_T3U_N9_69
set_property src_info {type:XDC file:1 line:753 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[4]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR4"    - IO_L23N_T3U_N9_69
set_property src_info {type:XDC file:1 line:754 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE4               [ get_ports  {c1_ddr4_adr[11]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR11"   - IO_L23P_T3U_N8_69
set_property src_info {type:XDC file:1 line:755 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[11]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR11"   - IO_L23P_T3U_N8_69
set_property src_info {type:XDC file:1 line:756 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE5               [ get_ports  {c1_ddr4_adr[6]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR6"    - IO_L22N_T3U_N7_DBC_AD0N_69
set_property src_info {type:XDC file:1 line:757 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[6]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR6"    - IO_L22N_T3U_N7_DBC_AD0N_69
set_property src_info {type:XDC file:1 line:758 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE6               [ get_ports  {c1_ddr4_adr[5]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR5"    - IO_L22P_T3U_N6_DBC_AD0P_69
set_property src_info {type:XDC file:1 line:759 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[5]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR5"    - IO_L22P_T3U_N6_DBC_AD0P_69
set_property src_info {type:XDC file:1 line:760 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF2               [ get_ports  {c1_ddr4_bg[1]} ]          ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_BG1"     - IO_L21N_T3L_N5_AD8N_69
set_property src_info {type:XDC file:1 line:761 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_bg[1]} ]          ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_BG1"     - IO_L21N_T3L_N5_AD8N_69
set_property src_info {type:XDC file:1 line:762 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF3               [ get_ports  {c1_ddr4_bg[0]} ]          ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_BG0"     - IO_L21P_T3L_N4_AD8P_69
set_property src_info {type:XDC file:1 line:763 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_bg[0]} ]          ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_BG0"     - IO_L21P_T3L_N4_AD8P_69
set_property src_info {type:XDC file:1 line:764 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG2               [ get_ports  {c1_ddr4_adr[9]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR9"    - IO_L20N_T3L_N3_AD1N_69
set_property src_info {type:XDC file:1 line:765 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[9]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR9"    - IO_L20N_T3L_N3_AD1N_69
set_property src_info {type:XDC file:1 line:766 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG3               [ get_ports  {c1_ddr4_act_n} ]          ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ACT_B"   - IO_L20P_T3L_N2_AD1P_69
set_property src_info {type:XDC file:1 line:767 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_act_n} ]          ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ACT_B"   - IO_L20P_T3L_N2_AD1P_69
set_property src_info {type:XDC file:1 line:772 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF5               [ get_ports  {c1_ddr4_adr[3]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR3"    - IO_T3U_N12_69
set_property src_info {type:XDC file:1 line:773 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[3]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR3"    - IO_T3U_N12_69
set_property src_info {type:XDC file:1 line:774 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF6               [ get_ports  {c1_ddr4_adr[2]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR2"    - IO_T2U_N12_69
set_property src_info {type:XDC file:1 line:775 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[2]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR2"    - IO_T2U_N12_69
set_property src_info {type:XDC file:1 line:776 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF7               [ get_ports  {c1_ddr4_adr[0]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR0"    - IO_L18N_T2U_N11_AD2N_69
set_property src_info {type:XDC file:1 line:777 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[0]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR0"    - IO_L18N_T2U_N11_AD2N_69
set_property src_info {type:XDC file:1 line:778 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF8               [ get_ports  {c1_ddr4_adr[16]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR16"   - IO_L18P_T2U_N10_AD2P_69
set_property src_info {type:XDC file:1 line:779 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[16]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR16"   - IO_L18P_T2U_N10_AD2P_69
set_property src_info {type:XDC file:1 line:780 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG7               [ get_ports  {c1_ddr4_adr[7]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR7"    - IO_L17N_T2U_N9_AD10N_69
set_property src_info {type:XDC file:1 line:781 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[7]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR7"    - IO_L17N_T2U_N9_AD10N_69
set_property src_info {type:XDC file:1 line:782 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG8               [ get_ports  {c1_ddr4_ba[0]} ]          ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_BA0"     - IO_L17P_T2U_N8_AD10P_69
set_property src_info {type:XDC file:1 line:783 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_ba[0]} ]          ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_BA0"     - IO_L17P_T2U_N8_AD10P_69
set_property src_info {type:XDC file:1 line:788 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK8               [ get_ports  {c1_ddr4_adr[14]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR14"   - IO_L15N_T2L_N5_AD11N_69
set_property src_info {type:XDC file:1 line:789 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[14]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR14"   - IO_L15N_T2L_N5_AD11N_69
set_property src_info {type:XDC file:1 line:790 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ8               [ get_ports  {c1_ddr4_adr[10]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR10"   - IO_L15P_T2L_N4_AD11P_69
set_property src_info {type:XDC file:1 line:791 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[10]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR10"   - IO_L15P_T2L_N4_AD11P_69
set_property src_info {type:XDC file:1 line:803 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK4               [ get_ports  {c1_ddr4_ba[1]} ]          ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_BA1"     - IO_L12N_T1U_N11_GC_69
set_property src_info {type:XDC file:1 line:804 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_ba[1]} ]          ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_BA1"     - IO_L12N_T1U_N11_GC_69
set_property src_info {type:XDC file:1 line:805 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK5               [ get_ports  {c1_ddr4_adr[13]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR13"   - IO_L12P_T1U_N10_GC_69
set_property src_info {type:XDC file:1 line:806 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[13]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR13"   - IO_L12P_T1U_N10_GC_69
set_property src_info {type:XDC file:1 line:809 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ4               [ get_ports  {c1_ddr4_adr[15]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR15"   - IO_L11P_T1U_N8_GC_69
set_property src_info {type:XDC file:1 line:810 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[15]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR15"   - IO_L11P_T1U_N8_GC_69
set_property src_info {type:XDC file:1 line:811 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ2               [ get_ports  {c1_ddr4_ck_c[0]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_CK_C0"   - IO_L10N_T1U_N7_QBC_AD4N_69
set_property src_info {type:XDC file:1 line:812 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12_DCI   [ get_ports  {c1_ddr4_ck_c[0]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_CK_C0"   - IO_L10N_T1U_N7_QBC_AD4N_69
set_property src_info {type:XDC file:1 line:813 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ3               [ get_ports  {c1_ddr4_ck_t[0]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_CK_T0"   - IO_L10P_T1U_N6_QBC_AD4P_69
set_property src_info {type:XDC file:1 line:814 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12_DCI   [ get_ports  {c1_ddr4_ck_t[0]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_CK_T0"   - IO_L10P_T1U_N6_QBC_AD4P_69
set_property src_info {type:XDC file:1 line:815 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH1               [ get_ports  {c1_ddr4_parity} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_PAR"     - IO_L9N_T1L_N5_AD12N_69
set_property src_info {type:XDC file:1 line:816 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_parity} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_PAR"     - IO_L9N_T1L_N5_AD12N_69
set_property src_info {type:XDC file:1 line:817 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH2               [ get_ports  {c1_ddr4_odt[0]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ODT0"    - IO_L9P_T1L_N4_AD12P_69
set_property src_info {type:XDC file:1 line:818 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_odt[0]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ODT0"    - IO_L9P_T1L_N4_AD12P_69
set_property src_info {type:XDC file:1 line:819 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK1               [ get_ports  {c1_ddr4_adr[1]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR1"    - IO_L8N_T1L_N3_AD5N_69
set_property src_info {type:XDC file:1 line:820 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[1]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR1"    - IO_L8N_T1L_N3_AD5N_69
set_property src_info {type:XDC file:1 line:821 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ1               [ get_ports  {c1_ddr4_adr[8]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR8"    - IO_L8P_T1L_N2_AD5P_69
set_property src_info {type:XDC file:1 line:822 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[8]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR8"    - IO_L8P_T1L_N2_AD5P_69
set_property src_info {type:XDC file:1 line:823 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL2               [ get_ports  {c1_ddr4_adr[12]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR12"   - IO_L7N_T1L_N1_QBC_AD13N_69
set_property src_info {type:XDC file:1 line:824 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_adr[12]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_ADR12"   - IO_L7N_T1L_N1_QBC_AD13N_69
set_property src_info {type:XDC file:1 line:825 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL3               [ get_ports  {c1_ddr4_cs_n[0]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_CS_B0"   - IO_L7P_T1L_N0_QBC_AD13P_69
set_property src_info {type:XDC file:1 line:826 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI        [ get_ports  {c1_ddr4_cs_n[0]} ]        ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_CS_B0"   - IO_L7P_T1L_N0_QBC_AD13P_69
set_property src_info {type:XDC file:1 line:829 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM3               [ get_ports  {c1_ddr4_dq[32]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ32"    - IO_L6N_T0U_N11_AD6N_69
set_property src_info {type:XDC file:1 line:830 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[32]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ32"    - IO_L6N_T0U_N11_AD6N_69
set_property src_info {type:XDC file:1 line:831 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM4               [ get_ports  {c1_ddr4_dq[33]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ33"    - IO_L6P_T0U_N10_AD6P_69
set_property src_info {type:XDC file:1 line:832 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[33]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ33"    - IO_L6P_T0U_N10_AD6P_69
set_property src_info {type:XDC file:1 line:833 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM5               [ get_ports  {c1_ddr4_dq[34]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ34"    - IO_L5N_T0U_N9_AD14N_69
set_property src_info {type:XDC file:1 line:834 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[34]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ34"    - IO_L5N_T0U_N9_AD14N_69
set_property src_info {type:XDC file:1 line:835 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL6               [ get_ports  {c1_ddr4_dq[35]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ35"    - IO_L5P_T0U_N8_AD14P_69
set_property src_info {type:XDC file:1 line:836 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[35]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ35"    - IO_L5P_T0U_N8_AD14P_69
set_property src_info {type:XDC file:1 line:837 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM7               [ get_ports  {c1_ddr4_dqs_c[8]} ]       ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQS_C4"  - IO_L4N_T0U_N7_DBC_AD7N_69
set_property src_info {type:XDC file:1 line:838 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[8]} ]       ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQS_C4"  - IO_L4N_T0U_N7_DBC_AD7N_69
set_property src_info {type:XDC file:1 line:839 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL7               [ get_ports  {c1_ddr4_dqs_t[8]} ]       ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQS_T4"  - IO_L4P_T0U_N6_DBC_AD7P_69
set_property src_info {type:XDC file:1 line:840 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[8]} ]       ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQS_T4"  - IO_L4P_T0U_N6_DBC_AD7P_69
set_property src_info {type:XDC file:1 line:841 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN4               [ get_ports  {c1_ddr4_dq[36]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ36"    - IO_L3N_T0L_N5_AD15N_69
set_property src_info {type:XDC file:1 line:842 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[36]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ36"    - IO_L3N_T0L_N5_AD15N_69
set_property src_info {type:XDC file:1 line:843 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN5               [ get_ports  {c1_ddr4_dq[37]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ37"    - IO_L3P_T0L_N4_AD15P_69
set_property src_info {type:XDC file:1 line:844 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[37]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ37"    - IO_L3P_T0L_N4_AD15P_69
set_property src_info {type:XDC file:1 line:845 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN6               [ get_ports  {c1_ddr4_dq[38]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ38"    - IO_L2N_T0L_N3_69
set_property src_info {type:XDC file:1 line:846 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[38]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ38"    - IO_L2N_T0L_N3_69
set_property src_info {type:XDC file:1 line:847 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN7               [ get_ports  {c1_ddr4_dq[39]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ39"    - IO_L2P_T0L_N2_69
set_property src_info {type:XDC file:1 line:848 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[39]} ]         ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQ39"    - IO_L2P_T0L_N2_69
set_property src_info {type:XDC file:1 line:849 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP6               [ get_ports  {c1_ddr4_dqs_c[9]} ]       ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQS_C13" - IO_L1N_T0L_N1_DBC_69
set_property src_info {type:XDC file:1 line:850 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[9]} ]       ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQS_C13" - IO_L1N_T0L_N1_DBC_69
set_property src_info {type:XDC file:1 line:851 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP7               [ get_ports  {c1_ddr4_dqs_t[9]} ]       ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQS_T13" - IO_L1P_T0L_N0_DBC_69
set_property src_info {type:XDC file:1 line:852 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[9]} ]       ;# Bank  69 VCCO - VCC1V2 Net "DDR4_C1_DQS_T13" - IO_L1P_T0L_N0_DBC_69
set_property src_info {type:XDC file:1 line:853 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE9               [ get_ports  {c1_ddr4_dq[64]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ65"    - IO_L24N_T3U_N11_68
set_property src_info {type:XDC file:1 line:854 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[64]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ65"    - IO_L24N_T3U_N11_68
set_property src_info {type:XDC file:1 line:855 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE10              [ get_ports  {c1_ddr4_dq[65]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ67"    - IO_L24P_T3U_N10_68
set_property src_info {type:XDC file:1 line:856 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[65]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ67"    - IO_L24P_T3U_N10_68
set_property src_info {type:XDC file:1 line:857 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF10              [ get_ports  {c1_ddr4_dq[66]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ66"    - IO_L23N_T3U_N9_68
set_property src_info {type:XDC file:1 line:858 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[66]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ66"    - IO_L23N_T3U_N9_68
set_property src_info {type:XDC file:1 line:859 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE11              [ get_ports  {c1_ddr4_dq[67]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ64"    - IO_L23P_T3U_N8_68
set_property src_info {type:XDC file:1 line:860 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[67]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ64"    - IO_L23P_T3U_N8_68
set_property src_info {type:XDC file:1 line:861 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF11              [ get_ports  {c1_ddr4_dqs_c[16]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C8"  - IO_L22N_T3U_N7_DBC_AD0N_68
set_property src_info {type:XDC file:1 line:862 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[16]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C8"  - IO_L22N_T3U_N7_DBC_AD0N_68
set_property src_info {type:XDC file:1 line:863 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF12              [ get_ports  {c1_ddr4_dqs_t[16]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T8"  - IO_L22P_T3U_N6_DBC_AD0P_68
set_property src_info {type:XDC file:1 line:864 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[16]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T8"  - IO_L22P_T3U_N6_DBC_AD0P_68
set_property src_info {type:XDC file:1 line:865 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG9               [ get_ports  {c1_ddr4_dq[70]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ71"    - IO_L21N_T3L_N5_AD8N_68
set_property src_info {type:XDC file:1 line:866 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[70]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ71"    - IO_L21N_T3L_N5_AD8N_68
set_property src_info {type:XDC file:1 line:867 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG10              [ get_ports  {c1_ddr4_dq[71]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ69"    - IO_L21P_T3L_N4_AD8P_68
set_property src_info {type:XDC file:1 line:868 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[71]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ69"    - IO_L21P_T3L_N4_AD8P_68
set_property src_info {type:XDC file:1 line:869 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG12              [ get_ports  {c1_ddr4_dq[69]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ70"    - IO_L20N_T3L_N3_AD1N_68
set_property src_info {type:XDC file:1 line:870 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[69]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ70"    - IO_L20N_T3L_N3_AD1N_68
set_property src_info {type:XDC file:1 line:871 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BG13              [ get_ports  {c1_ddr4_dq[68]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ68"    - IO_L20P_T3L_N2_AD1P_68
set_property src_info {type:XDC file:1 line:872 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[68]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ68"    - IO_L20P_T3L_N2_AD1P_68
set_property src_info {type:XDC file:1 line:873 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH9               [ get_ports  {c1_ddr4_dqs_c[17]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C17" - IO_L19N_T3L_N1_DBC_AD9N_68
set_property src_info {type:XDC file:1 line:874 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[17]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C17" - IO_L19N_T3L_N1_DBC_AD9N_68
set_property src_info {type:XDC file:1 line:875 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH10              [ get_ports  {c1_ddr4_dqs_t[17]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T17" - IO_L19P_T3L_N0_DBC_AD9P_68
set_property src_info {type:XDC file:1 line:876 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[17]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T17" - IO_L19P_T3L_N0_DBC_AD9P_68
set_property src_info {type:XDC file:1 line:879 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH12              [ get_ports  {c1_ddr4_reset_n} ]        ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_RESET_N" - IO_T2U_N12_68
set_property src_info {type:XDC file:1 line:880 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12          [ get_ports  {c1_ddr4_reset_n} ]        ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_RESET_N" - IO_T2U_N12_68
set_property src_info {type:XDC file:1 line:881 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH14              [ get_ports  {c1_ddr4_dq[59]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ59"    - IO_L18N_T2U_N11_AD2N_68
set_property src_info {type:XDC file:1 line:882 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[59]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ59"    - IO_L18N_T2U_N11_AD2N_68
set_property src_info {type:XDC file:1 line:883 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BH15              [ get_ports  {c1_ddr4_dq[58]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ58"    - IO_L18P_T2U_N10_AD2P_68
set_property src_info {type:XDC file:1 line:884 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[58]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ58"    - IO_L18P_T2U_N10_AD2P_68
set_property src_info {type:XDC file:1 line:885 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ12              [ get_ports  {c1_ddr4_dq[57]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ57"    - IO_L17N_T2U_N9_AD10N_68
set_property src_info {type:XDC file:1 line:886 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[57]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ57"    - IO_L17N_T2U_N9_AD10N_68
set_property src_info {type:XDC file:1 line:887 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ13              [ get_ports  {c1_ddr4_dq[56]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ56"    - IO_L17P_T2U_N8_AD10P_68
set_property src_info {type:XDC file:1 line:888 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[56]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ56"    - IO_L17P_T2U_N8_AD10P_68
set_property src_info {type:XDC file:1 line:889 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK13              [ get_ports  {c1_ddr4_dqs_c[14]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C7"  - IO_L16N_T2U_N7_QBC_AD3N_68
set_property src_info {type:XDC file:1 line:890 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[14]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C7"  - IO_L16N_T2U_N7_QBC_AD3N_68
set_property src_info {type:XDC file:1 line:891 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ14              [ get_ports  {c1_ddr4_dqs_t[14]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T7"  - IO_L16P_T2U_N6_QBC_AD3P_68
set_property src_info {type:XDC file:1 line:892 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[14]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T7"  - IO_L16P_T2U_N6_QBC_AD3P_68
set_property src_info {type:XDC file:1 line:893 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK14              [ get_ports  {c1_ddr4_dq[60]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ60"    - IO_L15N_T2L_N5_AD11N_68
set_property src_info {type:XDC file:1 line:894 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[60]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ60"    - IO_L15N_T2L_N5_AD11N_68
set_property src_info {type:XDC file:1 line:895 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK15              [ get_ports  {c1_ddr4_dq[61]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ61"    - IO_L15P_T2L_N4_AD11P_68
set_property src_info {type:XDC file:1 line:896 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[61]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ61"    - IO_L15P_T2L_N4_AD11P_68
set_property src_info {type:XDC file:1 line:897 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL12              [ get_ports  {c1_ddr4_dq[62]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ62"    - IO_L14N_T2L_N3_GC_68
set_property src_info {type:XDC file:1 line:898 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[62]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ62"    - IO_L14N_T2L_N3_GC_68
set_property src_info {type:XDC file:1 line:899 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL13              [ get_ports  {c1_ddr4_dq[63]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ63"    - IO_L14P_T2L_N2_GC_68
set_property src_info {type:XDC file:1 line:900 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[63]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ63"    - IO_L14P_T2L_N2_GC_68
set_property src_info {type:XDC file:1 line:901 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK11              [ get_ports  {c1_ddr4_dqs_c[15]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C16" - IO_L13N_T2L_N1_GC_QBC_68
set_property src_info {type:XDC file:1 line:902 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[15]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C16" - IO_L13N_T2L_N1_GC_QBC_68
set_property src_info {type:XDC file:1 line:903 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ11              [ get_ports  {c1_ddr4_dqs_t[15]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T16" - IO_L13P_T2L_N0_GC_QBC_68
set_property src_info {type:XDC file:1 line:904 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[15]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T16" - IO_L13P_T2L_N0_GC_QBC_68
set_property src_info {type:XDC file:1 line:905 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK9               [ get_ports  {c1_ddr4_dq[41]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ41"    - IO_L12N_T1U_N11_GC_68
set_property src_info {type:XDC file:1 line:906 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[41]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ41"    - IO_L12N_T1U_N11_GC_68
set_property src_info {type:XDC file:1 line:907 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BJ9               [ get_ports  {c1_ddr4_dq[40]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ40"    - IO_L12P_T1U_N10_GC_68
set_property src_info {type:XDC file:1 line:908 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[40]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ40"    - IO_L12P_T1U_N10_GC_68
set_property src_info {type:XDC file:1 line:909 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL10              [ get_ports  {c1_ddr4_dq[43]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ43"    - IO_L11N_T1U_N9_GC_68
set_property src_info {type:XDC file:1 line:910 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[43]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ43"    - IO_L11N_T1U_N9_GC_68
set_property src_info {type:XDC file:1 line:911 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BK10              [ get_ports  {c1_ddr4_dq[42]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ42"    - IO_L11P_T1U_N8_GC_68
set_property src_info {type:XDC file:1 line:912 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[42]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ42"    - IO_L11P_T1U_N8_GC_68
set_property src_info {type:XDC file:1 line:913 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM8               [ get_ports  {c1_ddr4_dqs_c[10]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C5"  - IO_L10N_T1U_N7_QBC_AD4N_68
set_property src_info {type:XDC file:1 line:914 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[10]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C5"  - IO_L10N_T1U_N7_QBC_AD4N_68
set_property src_info {type:XDC file:1 line:915 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL8               [ get_ports  {c1_ddr4_dqs_t[10]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T5"  - IO_L10P_T1U_N6_QBC_AD4P_68
set_property src_info {type:XDC file:1 line:916 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[10]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T5"  - IO_L10P_T1U_N6_QBC_AD4P_68
set_property src_info {type:XDC file:1 line:917 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN9               [ get_ports  {c1_ddr4_dq[45]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ45"    - IO_L9N_T1L_N5_AD12N_68
set_property src_info {type:XDC file:1 line:918 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[45]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ45"    - IO_L9N_T1L_N5_AD12N_68
set_property src_info {type:XDC file:1 line:919 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM9               [ get_ports  {c1_ddr4_dq[44]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ44"    - IO_L9P_T1L_N4_AD12P_68
set_property src_info {type:XDC file:1 line:920 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[44]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ44"    - IO_L9P_T1L_N4_AD12P_68
set_property src_info {type:XDC file:1 line:921 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN10              [ get_ports  {c1_ddr4_dq[46]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ46"    - IO_L8N_T1L_N3_AD5N_68
set_property src_info {type:XDC file:1 line:922 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[46]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ46"    - IO_L8N_T1L_N3_AD5N_68
set_property src_info {type:XDC file:1 line:923 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM10              [ get_ports  {c1_ddr4_dq[47]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ47"    - IO_L8P_T1L_N2_AD5P_68
set_property src_info {type:XDC file:1 line:924 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[47]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ47"    - IO_L8P_T1L_N2_AD5P_68
set_property src_info {type:XDC file:1 line:925 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP8               [ get_ports  {c1_ddr4_dqs_c[11]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C14" - IO_L7N_T1L_N1_QBC_AD13N_68
set_property src_info {type:XDC file:1 line:926 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[11]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C14" - IO_L7N_T1L_N1_QBC_AD13N_68
set_property src_info {type:XDC file:1 line:927 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP9               [ get_ports  {c1_ddr4_dqs_t[11]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T14" - IO_L7P_T1L_N0_QBC_AD13P_68
set_property src_info {type:XDC file:1 line:928 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[11]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T14" - IO_L7P_T1L_N0_QBC_AD13P_68
set_property src_info {type:XDC file:1 line:931 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM15              [ get_ports  {c1_ddr4_dq[48]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ48"    - IO_L6N_T0U_N11_AD6N_68
set_property src_info {type:XDC file:1 line:932 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[48]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ48"    - IO_L6N_T0U_N11_AD6N_68
set_property src_info {type:XDC file:1 line:933 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BL15              [ get_ports  {c1_ddr4_dq[50]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ50"    - IO_L6P_T0U_N10_AD6P_68
set_property src_info {type:XDC file:1 line:934 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[50]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ50"    - IO_L6P_T0U_N10_AD6P_68
set_property src_info {type:XDC file:1 line:935 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM13              [ get_ports  {c1_ddr4_dq[51]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ51"    - IO_L5N_T0U_N9_AD14N_68
set_property src_info {type:XDC file:1 line:936 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[51]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ51"    - IO_L5N_T0U_N9_AD14N_68
set_property src_info {type:XDC file:1 line:937 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM14              [ get_ports  {c1_ddr4_dq[49]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ49"    - IO_L5P_T0U_N8_AD14P_68
set_property src_info {type:XDC file:1 line:938 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[49]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ49"    - IO_L5P_T0U_N8_AD14P_68
set_property src_info {type:XDC file:1 line:939 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN14              [ get_ports  {c1_ddr4_dqs_c[12]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C6"  - IO_L4N_T0U_N7_DBC_AD7N_68
set_property src_info {type:XDC file:1 line:940 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[12]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C6"  - IO_L4N_T0U_N7_DBC_AD7N_68
set_property src_info {type:XDC file:1 line:941 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN15              [ get_ports  {c1_ddr4_dqs_t[12]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T6"  - IO_L4P_T0U_N6_DBC_AD7P_68
set_property src_info {type:XDC file:1 line:942 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[12]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T6"  - IO_L4P_T0U_N6_DBC_AD7P_68
set_property src_info {type:XDC file:1 line:943 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BN12              [ get_ports  {c1_ddr4_dq[52]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ52"    - IO_L3N_T0L_N5_AD15N_68
set_property src_info {type:XDC file:1 line:944 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[52]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ52"    - IO_L3N_T0L_N5_AD15N_68
set_property src_info {type:XDC file:1 line:945 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BM12              [ get_ports  {c1_ddr4_dq[53]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ53"    - IO_L3P_T0L_N4_AD15P_68
set_property src_info {type:XDC file:1 line:946 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[53]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ53"    - IO_L3P_T0L_N4_AD15P_68
set_property src_info {type:XDC file:1 line:947 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP13              [ get_ports  {c1_ddr4_dq[54]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ54"    - IO_L2N_T0L_N3_68
set_property src_info {type:XDC file:1 line:948 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[54]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ54"    - IO_L2N_T0L_N3_68
set_property src_info {type:XDC file:1 line:949 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP14              [ get_ports  {c1_ddr4_dq[55]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ55"    - IO_L2P_T0L_N2_68
set_property src_info {type:XDC file:1 line:950 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI         [ get_ports  {c1_ddr4_dq[55]} ]         ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQ55"    - IO_L2P_T0L_N2_68
set_property src_info {type:XDC file:1 line:951 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP11              [ get_ports  {c1_ddr4_dqs_c[13]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C15" - IO_L1N_T0L_N1_DBC_68
set_property src_info {type:XDC file:1 line:952 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_c[13]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_C15" - IO_L1N_T0L_N1_DBC_68
set_property src_info {type:XDC file:1 line:953 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BP12              [ get_ports  {c1_ddr4_dqs_t[13]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T15" - IO_L1P_T0L_N0_DBC_68
set_property src_info {type:XDC file:1 line:954 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12_DCI    [ get_ports  {c1_ddr4_dqs_t[13]} ]      ;# Bank  68 VCCO - VCC1V2 Net "DDR4_C1_DQS_T15" - IO_L1P_T0L_N0_DBC_68
set_property src_info {type:XDC file:1 line:966 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L54              [get_ports "QSFP0_RX1_N"]                        ;# Bank 134 - MGTYRXN0_134
set_property src_info {type:XDC file:1 line:967 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K52              [get_ports "QSFP0_RX2_N"]                        ;# Bank 134 - MGTYRXN1_134
set_property src_info {type:XDC file:1 line:968 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J54              [get_ports "QSFP0_RX3_N"]                        ;# Bank 134 - MGTYRXN2_134
set_property src_info {type:XDC file:1 line:969 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H52              [get_ports "QSFP0_RX4_N"]                        ;# Bank 134 - MGTYRXN3_134
set_property src_info {type:XDC file:1 line:970 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L53              [get_ports "QSFP0_RX1_P"]                        ;# Bank 134 - MGTYRXP0_134
set_property src_info {type:XDC file:1 line:971 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K51              [get_ports "QSFP0_RX2_P"]                        ;# Bank 134 - MGTYRXP1_134
set_property src_info {type:XDC file:1 line:972 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J53              [get_ports "QSFP0_RX3_P"]                        ;# Bank 134 - MGTYRXP2_134
set_property src_info {type:XDC file:1 line:973 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H51              [get_ports "QSFP0_RX4_P"]                        ;# Bank 134 - MGTYRXP3_134
set_property src_info {type:XDC file:1 line:974 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L49              [get_ports "QSFP0_TX1_N"]                        ;# Bank 134 - MGTYTXN0_134
set_property src_info {type:XDC file:1 line:975 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L45              [get_ports "QSFP0_TX2_N"]                        ;# Bank 134 - MGTYTXN1_134
set_property src_info {type:XDC file:1 line:976 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K47              [get_ports "QSFP0_TX3_N"]                        ;# Bank 134 - MGTYTXN2_134
set_property src_info {type:XDC file:1 line:977 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J49              [get_ports "QSFP0_TX4_N"]                        ;# Bank 134 - MGTYTXN3_134
set_property src_info {type:XDC file:1 line:978 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L48              [get_ports "QSFP0_TX1_P"]                        ;# Bank 134 - MGTYTXP0_134
set_property src_info {type:XDC file:1 line:979 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L44              [get_ports "QSFP0_TX2_P"]                        ;# Bank 134 - MGTYTXP1_134
set_property src_info {type:XDC file:1 line:980 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K46              [get_ports "QSFP0_TX3_P"]                        ;# Bank 134 - MGTYTXP2_134
set_property src_info {type:XDC file:1 line:981 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J48              [get_ports "QSFP0_TX4_P"]                        ;# Bank 134 - MGTYTXP3_134
set_property src_info {type:XDC file:1 line:986 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G54              [get_ports "QSFP1_RX1_N"]                        ;# Bank 135 - MGTYRXN0_135
set_property src_info {type:XDC file:1 line:987 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F52              [get_ports "QSFP1_RX2_N"]                        ;# Bank 135 - MGTYRXN1_135
set_property src_info {type:XDC file:1 line:988 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E54              [get_ports "QSFP1_RX3_N"]                        ;# Bank 135 - MGTYRXN2_135
set_property src_info {type:XDC file:1 line:989 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D52              [get_ports "QSFP1_RX4_N"]                        ;# Bank 135 - MGTYRXN3_135
set_property src_info {type:XDC file:1 line:990 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G53              [get_ports "QSFP1_RX1_P"]                        ;# Bank 135 - MGTYRXP0_135
set_property src_info {type:XDC file:1 line:991 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F51              [get_ports "QSFP1_RX2_P"]                        ;# Bank 135 - MGTYRXP1_135
set_property src_info {type:XDC file:1 line:992 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E53              [get_ports "QSFP1_RX3_P"]                        ;# Bank 135 - MGTYRXP2_135
set_property src_info {type:XDC file:1 line:993 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D51              [get_ports "QSFP1_RX4_P"]                        ;# Bank 135 - MGTYRXP3_135
set_property src_info {type:XDC file:1 line:994 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G49              [get_ports "QSFP1_TX1_N"]                        ;# Bank 135 - MGTYTXN0_135
set_property src_info {type:XDC file:1 line:995 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E49              [get_ports "QSFP1_TX2_N"]                        ;# Bank 135 - MGTYTXN1_135
set_property src_info {type:XDC file:1 line:996 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C49              [get_ports "QSFP1_TX3_N"]                        ;# Bank 135 - MGTYTXN2_135
set_property src_info {type:XDC file:1 line:997 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A50              [get_ports "QSFP1_TX4_N"]                        ;# Bank 135 - MGTYTXN3_135
set_property src_info {type:XDC file:1 line:998 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G48              [get_ports "QSFP1_TX1_P"]                        ;# Bank 135 - MGTYTXP0_135
set_property src_info {type:XDC file:1 line:999 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E48              [get_ports "QSFP1_TX2_P"]                        ;# Bank 135 - MGTYTXP1_135
set_property src_info {type:XDC file:1 line:1000 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C48              [get_ports "QSFP1_TX3_P"]                        ;# Bank 135 - MGTYTXP2_135
set_property src_info {type:XDC file:1 line:1001 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A49              [get_ports "QSFP1_TX4_P"]                        ;# Bank 135 - MGTYTXP3_135
set_property src_info {type:XDC file:1 line:1005 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC1              [get_ports {pci_exp_rxn[15]} ]                   ;# Bank 224 - MGTYRXN0_224
set_property src_info {type:XDC file:1 line:1006 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB3              [get_ports {pci_exp_rxn[14]} ]                   ;# Bank 224 - MGTYRXN1_224
set_property src_info {type:XDC file:1 line:1007 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA1              [get_ports {pci_exp_rxn[13]} ]                   ;# Bank 224 - MGTYRXN2_224
set_property src_info {type:XDC file:1 line:1008 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA5              [get_ports {pci_exp_rxn[12]} ]                   ;# Bank 224 - MGTYRXN3_224
set_property src_info {type:XDC file:1 line:1009 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC2              [get_ports {pci_exp_rxp[15]} ]                   ;# Bank 224 - MGTYRXP0_224
set_property src_info {type:XDC file:1 line:1010 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB4              [get_ports {pci_exp_rxp[14]} ]                   ;# Bank 224 - MGTYRXP1_224
set_property src_info {type:XDC file:1 line:1011 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA2              [get_ports {pci_exp_rxp[13]} ]                   ;# Bank 224 - MGTYRXP2_224
set_property src_info {type:XDC file:1 line:1012 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA6              [get_ports {pci_exp_rxp[12]} ]                   ;# Bank 224 - MGTYRXP3_224
set_property src_info {type:XDC file:1 line:1013 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC6              [get_ports {pci_exp_txn[15]} ]                   ;# Bank 224 - MGTYTXN0_224
set_property src_info {type:XDC file:1 line:1014 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC10             [get_ports {pci_exp_txn[14]} ]                   ;# Bank 224 - MGTYTXN1_224
set_property src_info {type:XDC file:1 line:1015 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB8              [get_ports {pci_exp_txn[13]} ]                   ;# Bank 224 - MGTYTXN2_224
set_property src_info {type:XDC file:1 line:1016 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA10             [get_ports {pci_exp_txn[12]} ]                   ;# Bank 224 - MGTYTXN3_224
set_property src_info {type:XDC file:1 line:1017 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC7              [get_ports {pci_exp_txp[15]} ]                   ;# Bank 224 - MGTYTXP0_224
set_property src_info {type:XDC file:1 line:1018 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC11             [get_ports {pci_exp_txp[14]} ]                   ;# Bank 224 - MGTYTXP1_224
set_property src_info {type:XDC file:1 line:1019 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB9              [get_ports {pci_exp_txp[13]} ]                   ;# Bank 224 - MGTYTXP2_224
set_property src_info {type:XDC file:1 line:1020 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BA11             [get_ports {pci_exp_txp[12]} ]                   ;# Bank 224 - MGTYTXP3_224
set_property src_info {type:XDC file:1 line:1025 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY3              [get_ports {pci_exp_rxn[11]} ]                   ;# Bank 225 - MGTYRXN0_225
set_property src_info {type:XDC file:1 line:1026 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW1              [get_ports {pci_exp_rxn[10]} ]                   ;# Bank 225 - MGTYRXN1_225
set_property src_info {type:XDC file:1 line:1027 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW5              [get_ports {pci_exp_rxn[9]} ]                    ;# Bank 225 - MGTYRXN2_225
set_property src_info {type:XDC file:1 line:1028 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV3              [get_ports {pci_exp_rxn[8]} ]                    ;# Bank 225 - MGTYRXN3_225
set_property src_info {type:XDC file:1 line:1029 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY4              [get_ports {pci_exp_rxp[11]} ]                   ;# Bank 225 - MGTYRXP0_225
set_property src_info {type:XDC file:1 line:1030 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW2              [get_ports {pci_exp_rxp[10]} ]                   ;# Bank 225 - MGTYRXP1_225
set_property src_info {type:XDC file:1 line:1031 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW6              [get_ports {pci_exp_rxp[9]} ]                    ;# Bank 225 - MGTYRXP2_225
set_property src_info {type:XDC file:1 line:1032 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV4              [get_ports {pci_exp_rxp[8]} ]                    ;# Bank 225 - MGTYRXP3_225
set_property src_info {type:XDC file:1 line:1033 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY8              [get_ports {pci_exp_txn[11]} ]                   ;# Bank 225 - MGTYTXN0_225
set_property src_info {type:XDC file:1 line:1034 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW10             [get_ports {pci_exp_txn[10]} ]                   ;# Bank 225 - MGTYTXN1_225
set_property src_info {type:XDC file:1 line:1035 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV8              [get_ports {pci_exp_txn[9]} ]                    ;# Bank 225 - MGTYTXN2_225
set_property src_info {type:XDC file:1 line:1036 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU6              [get_ports {pci_exp_txn[8]} ]                    ;# Bank 225 - MGTYTXN3_225
set_property src_info {type:XDC file:1 line:1037 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY9              [get_ports {pci_exp_txp[11]} ]                   ;# Bank 225 - MGTYTXP0_225
set_property src_info {type:XDC file:1 line:1038 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW11             [get_ports {pci_exp_txp[10]} ]                   ;# Bank 225 - MGTYTXP1_225
set_property src_info {type:XDC file:1 line:1039 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV9              [get_ports {pci_exp_txp[8]} ]                    ;# Bank 225 - MGTYTXP2_225
set_property src_info {type:XDC file:1 line:1040 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU7              [get_ports {pci_exp_txp[9]} ]                    ;# Bank 225 - MGTYTXP3_225
set_property src_info {type:XDC file:1 line:1041 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU1              [get_ports {pci_exp_rxn[7]} ]                    ;# Bank 226 - MGTYRXN0_226
set_property src_info {type:XDC file:1 line:1042 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT3              [get_ports {pci_exp_rxn[6]} ]                    ;# Bank 226 - MGTYRXN1_226
set_property src_info {type:XDC file:1 line:1043 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR1              [get_ports {pci_exp_rxn[5]} ]                    ;# Bank 226 - MGTYRXN2_226
set_property src_info {type:XDC file:1 line:1044 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP3              [get_ports {pci_exp_rxn[4]} ]                    ;# Bank 226 - MGTYRXN3_226
set_property src_info {type:XDC file:1 line:1045 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU2              [get_ports {pci_exp_rxp[7]} ]                    ;# Bank 226 - MGTYRXP0_226
set_property src_info {type:XDC file:1 line:1046 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT4              [get_ports {pci_exp_rxp[6]} ]                    ;# Bank 226 - MGTYRXP1_226
set_property src_info {type:XDC file:1 line:1047 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR2              [get_ports {pci_exp_rxp[5]} ]                    ;# Bank 226 - MGTYRXP2_226
set_property src_info {type:XDC file:1 line:1048 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP4              [get_ports {pci_exp_rxp[4]} ]                    ;# Bank 226 - MGTYRXP3_226
set_property src_info {type:XDC file:1 line:1049 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU10             [get_ports {pci_exp_txn[7]} ]                    ;# Bank 226 - MGTYTXN0_226
set_property src_info {type:XDC file:1 line:1050 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT8              [get_ports {pci_exp_txn[6]} ]                    ;# Bank 226 - MGTYTXN1_226
set_property src_info {type:XDC file:1 line:1051 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR6              [get_ports {pci_exp_txn[5]} ]                    ;# Bank 226 - MGTYTXN2_226
set_property src_info {type:XDC file:1 line:1052 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR10             [get_ports {pci_exp_txn[4]} ]                    ;# Bank 226 - MGTYTXN3_226
set_property src_info {type:XDC file:1 line:1053 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU11             [get_ports {pci_exp_txp[7]} ]                    ;# Bank 226 - MGTYTXP0_226
set_property src_info {type:XDC file:1 line:1054 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT9              [get_ports {pci_exp_txp[6]} ]                    ;# Bank 226 - MGTYTXP1_226
set_property src_info {type:XDC file:1 line:1055 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR7              [get_ports {pci_exp_txp[5]} ]                    ;# Bank 226 - MGTYTXP2_226
set_property src_info {type:XDC file:1 line:1056 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR11             [get_ports {pci_exp_txp[4]} ]                    ;# Bank 226 - MGTYTXP3_226
set_property src_info {type:XDC file:1 line:1061 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN1              [get_ports {pci_exp_rxn[3]} ]                    ;# Bank 227 - MGTYRXN0_227
set_property src_info {type:XDC file:1 line:1062 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN5              [get_ports {pci_exp_rxn[2]} ]                    ;# Bank 227 - MGTYRXN1_227
set_property src_info {type:XDC file:1 line:1063 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM3              [get_ports {pci_exp_rxn[1]} ]                    ;# Bank 227 - MGTYRXN2_227
set_property src_info {type:XDC file:1 line:1064 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL1              [get_ports {pci_exp_rxn[0]} ]                    ;# Bank 227 - MGTYRXN3_227
set_property src_info {type:XDC file:1 line:1065 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN2              [get_ports {pci_exp_rxp[3]} ]                    ;# Bank 227 - MGTYRXP0_227
set_property src_info {type:XDC file:1 line:1066 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN6              [get_ports {pci_exp_rxp[2]} ]                    ;# Bank 227 - MGTYRXP1_227
set_property src_info {type:XDC file:1 line:1067 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM4              [get_ports {pci_exp_rxp[1]} ]                    ;# Bank 227 - MGTYRXP2_227
set_property src_info {type:XDC file:1 line:1068 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL2              [get_ports {pci_exp_rxp[0]} ]                    ;# Bank 227 - MGTYRXP3_227
set_property src_info {type:XDC file:1 line:1069 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP8              [get_ports {pci_exp_txn[3]} ]                    ;# Bank 227 - MGTYTXN0_227
set_property src_info {type:XDC file:1 line:1070 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN10             [get_ports {pci_exp_txn[2]} ]                    ;# Bank 227 - MGTYTXN1_227
set_property src_info {type:XDC file:1 line:1071 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM8              [get_ports {pci_exp_txn[1]} ]                    ;# Bank 227 - MGTYTXN2_227
set_property src_info {type:XDC file:1 line:1072 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL10             [get_ports {pci_exp_txn[0]} ]                    ;# Bank 227 - MGTYTXN3_227
set_property src_info {type:XDC file:1 line:1073 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP9              [get_ports {pci_exp_txp[3]} ]                    ;# Bank 227 - MGTYTXP0_227
set_property src_info {type:XDC file:1 line:1074 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN11             [get_ports {pci_exp_txp[2]} ]                    ;# Bank 227 - MGTYTXP1_227
set_property src_info {type:XDC file:1 line:1075 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM9              [get_ports {pci_exp_txp[1]} ]                    ;# Bank 227 - MGTYTXP2_227
set_property src_info {type:XDC file:1 line:1076 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL11             [get_ports {pci_exp_txp[0]} ]                    ;# Bank 227 - MGTYTXP3_227
