<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sun Apr 11 02:50:57 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'dac_clk_p_c' 72.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 2.088ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_793">fm_generator_wb_instance/carrier/qtr_inst/index_q_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_843">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.651ns  (30.5% logic, 69.5% route), 8 logic levels.

 Constraint Details:

     11.651ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.088ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R9C22B.CLK,R9C22B.Q1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:ROUTE, 1.957,R9C22B.Q1,R3C30D.B0,fm_generator_wb_instance/carrier/qtr_inst/index_q_1:CTOF_DEL, 0.452,R3C30D.B0,R3C30D.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2664:ROUTE, 0.964,R3C30D.F0,R5C28C.D1,fm_generator_wb_instance/carrier/qtr_inst/n29334:CTOF_DEL, 0.452,R5C28C.D1,R5C28C.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103:ROUTE, 1.289,R5C28C.F1,R6C23D.D0,fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070:CTOF_DEL, 0.452,R6C23D.D0,R6C23D.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300:ROUTE, 0.873,R6C23D.F0,R8C23B.A1,fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086:CTOF_DEL, 0.452,R8C23B.A1,R8C23B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375:ROUTE, 1.660,R8C23B.F1,R4C30B.D1,fm_generator_wb_instance/carrier/qtr_inst/n25194:CTOOFX_DEL, 0.661,R4C30B.D1,R4C30B.OFX0,fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961:ROUTE, 0.000,R4C30B.OFX0,R4C30A.FXA,fm_generator_wb_instance/carrier/qtr_inst/n27980:FXTOOFX_DEL, 0.223,R4C30A.FXA,R4C30A.OFX1,fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964:ROUTE, 1.355,R4C30A.OFX1,R7C32D.B0,fm_generator_wb_instance/carrier/qtr_inst/n27981:CTOF_DEL, 0.452,R7C32D.B0,R7C32D.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:ROUTE, 0.000,R7C32D.F0,R7C32D.DI0,fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6">Data path</A> fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C22B.CLK to      R9C22B.Q1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_793">fm_generator_wb_instance/carrier/qtr_inst/SLICE_793</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       343     1.957<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_q_1:R9C22B.Q1:R3C30D.B0:1.957">      R9C22B.Q1 to R3C30D.B0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_q_1">fm_generator_wb_instance/carrier/qtr_inst/index_q_1</A>
CTOF_DEL    ---     0.452      R3C30D.B0 to      R3C30D.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2664">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2664</A>
ROUTE         5     0.964<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29334:R3C30D.F0:R5C28C.D1:0.964">      R3C30D.F0 to R5C28C.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29334">fm_generator_wb_instance/carrier/qtr_inst/n29334</A>
CTOF_DEL    ---     0.452      R5C28C.D1 to      R5C28C.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103</A>
ROUTE         2     1.289<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070:R5C28C.F1:R6C23D.D0:1.289">      R5C28C.F1 to R6C23D.D0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070">fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070</A>
CTOF_DEL    ---     0.452      R6C23D.D0 to      R6C23D.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300</A>
ROUTE         1     0.873<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086:R6C23D.F0:R8C23B.A1:0.873">      R6C23D.F0 to R8C23B.A1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086">fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086</A>
CTOF_DEL    ---     0.452      R8C23B.A1 to      R8C23B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375">fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375</A>
ROUTE         1     1.660<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25194:R8C23B.F1:R4C30B.D1:1.660">      R8C23B.F1 to R4C30B.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25194">fm_generator_wb_instance/carrier/qtr_inst/n25194</A>
CTOOFX_DEL  ---     0.661      R4C30B.D1 to    R4C30B.OFX0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961">fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27980:R4C30B.OFX0:R4C30A.FXA:0.000">    R4C30B.OFX0 to R4C30A.FXA    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27980">fm_generator_wb_instance/carrier/qtr_inst/n27980</A>
FXTOOFX_DE  ---     0.223     R4C30A.FXA to    R4C30A.OFX1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964">fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964</A>
ROUTE         1     1.355<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27981:R4C30A.OFX1:R7C32D.B0:1.355">    R4C30A.OFX1 to R7C32D.B0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27981">fm_generator_wb_instance/carrier/qtr_inst/n27981</A>
CTOF_DEL    ---     0.452      R7C32D.B0 to      R7C32D.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_843">fm_generator_wb_instance/carrier/qtr_inst/SLICE_843</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6:R7C32D.F0:R7C32D.DI0:0.000">      R7C32D.F0 to R7C32D.DI0    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.651   (30.5% logic, 69.5% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C22B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C22B.CLK:1.711">     LPLL.CLKOP to R9C22B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C32D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R7C32D.CLK:1.711">     LPLL.CLKOP to R7C32D.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.334ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_793">fm_generator_wb_instance/carrier/qtr_inst/index_q_i0</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_843">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.405ns  (31.2% logic, 68.8% route), 8 logic levels.

 Constraint Details:

     11.405ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.334ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R9C22B.CLK,R9C22B.Q0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:ROUTE, 1.711,R9C22B.Q0,R3C30D.C0,fm_generator_wb_instance/carrier/qtr_inst/index_q_0:CTOF_DEL, 0.452,R3C30D.C0,R3C30D.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2664:ROUTE, 0.964,R3C30D.F0,R5C28C.D1,fm_generator_wb_instance/carrier/qtr_inst/n29334:CTOF_DEL, 0.452,R5C28C.D1,R5C28C.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103:ROUTE, 1.289,R5C28C.F1,R6C23D.D0,fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070:CTOF_DEL, 0.452,R6C23D.D0,R6C23D.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300:ROUTE, 0.873,R6C23D.F0,R8C23B.A1,fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086:CTOF_DEL, 0.452,R8C23B.A1,R8C23B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375:ROUTE, 1.660,R8C23B.F1,R4C30B.D1,fm_generator_wb_instance/carrier/qtr_inst/n25194:CTOOFX_DEL, 0.661,R4C30B.D1,R4C30B.OFX0,fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961:ROUTE, 0.000,R4C30B.OFX0,R4C30A.FXA,fm_generator_wb_instance/carrier/qtr_inst/n27980:FXTOOFX_DEL, 0.223,R4C30A.FXA,R4C30A.OFX1,fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964:ROUTE, 1.355,R4C30A.OFX1,R7C32D.B0,fm_generator_wb_instance/carrier/qtr_inst/n27981:CTOF_DEL, 0.452,R7C32D.B0,R7C32D.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:ROUTE, 0.000,R7C32D.F0,R7C32D.DI0,fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6">Data path</A> fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C22B.CLK to      R9C22B.Q0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_793">fm_generator_wb_instance/carrier/qtr_inst/SLICE_793</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       331     1.711<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_q_0:R9C22B.Q0:R3C30D.C0:1.711">      R9C22B.Q0 to R3C30D.C0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_q_0">fm_generator_wb_instance/carrier/qtr_inst/index_q_0</A>
CTOF_DEL    ---     0.452      R3C30D.C0 to      R3C30D.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2664">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2664</A>
ROUTE         5     0.964<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29334:R3C30D.F0:R5C28C.D1:0.964">      R3C30D.F0 to R5C28C.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29334">fm_generator_wb_instance/carrier/qtr_inst/n29334</A>
CTOF_DEL    ---     0.452      R5C28C.D1 to      R5C28C.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103</A>
ROUTE         2     1.289<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070:R5C28C.F1:R6C23D.D0:1.289">      R5C28C.F1 to R6C23D.D0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070">fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070</A>
CTOF_DEL    ---     0.452      R6C23D.D0 to      R6C23D.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300</A>
ROUTE         1     0.873<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086:R6C23D.F0:R8C23B.A1:0.873">      R6C23D.F0 to R8C23B.A1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086">fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086</A>
CTOF_DEL    ---     0.452      R8C23B.A1 to      R8C23B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375">fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375</A>
ROUTE         1     1.660<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25194:R8C23B.F1:R4C30B.D1:1.660">      R8C23B.F1 to R4C30B.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25194">fm_generator_wb_instance/carrier/qtr_inst/n25194</A>
CTOOFX_DEL  ---     0.661      R4C30B.D1 to    R4C30B.OFX0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961">fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27980:R4C30B.OFX0:R4C30A.FXA:0.000">    R4C30B.OFX0 to R4C30A.FXA    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27980">fm_generator_wb_instance/carrier/qtr_inst/n27980</A>
FXTOOFX_DE  ---     0.223     R4C30A.FXA to    R4C30A.OFX1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964">fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964</A>
ROUTE         1     1.355<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27981:R4C30A.OFX1:R7C32D.B0:1.355">    R4C30A.OFX1 to R7C32D.B0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27981">fm_generator_wb_instance/carrier/qtr_inst/n27981</A>
CTOF_DEL    ---     0.452      R7C32D.B0 to      R7C32D.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_843">fm_generator_wb_instance/carrier/qtr_inst/SLICE_843</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6:R7C32D.F0:R7C32D.DI0:0.000">      R7C32D.F0 to R7C32D.DI0    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.405   (31.2% logic, 68.8% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C22B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C22B.CLK:1.711">     LPLL.CLKOP to R9C22B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C32D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R7C32D.CLK:1.711">     LPLL.CLKOP to R7C32D.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.370ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:genbus/wbexec/SLICE_40">genbus/wbexec/o_wb_addr_858__i26</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    EFB        Port           <A href="#@comp:efb_inst_0/EFBInst_0">efb_inst_0/EFBInst_0</A>(ASIC)  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               9.199ns  (24.1% logic, 75.9% route), 5 logic levels.

 Constraint Details:

      9.199ns physical path delay genbus/wbexec/SLICE_40 to efb_inst_0/EFBInst_0 meets
     13.889ns delay constraint less
     -0.153ns skew and
      2.473ns WBSTBI_SET requirement (totaling 11.569ns) by 2.370ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R15C12C.CLK,R15C12C.Q0,genbus/wbexec/SLICE_40:ROUTE, 1.300,R15C12C.Q0,R14C12B.A1,wb_addr_26:CTOF_DEL, 0.452,R14C12B.A1,R14C12B.F1,SLICE_1184:ROUTE, 1.321,R14C12B.F1,R18C11C.D1,n22664:CTOF_DEL, 0.452,R18C11C.D1,R18C11C.F1,SLICE_1304:ROUTE, 1.057,R18C11C.F1,R21C10D.D1,n38:CTOF_DEL, 0.452,R21C10D.D1,R21C10D.F1,SLICE_2180:ROUTE, 0.392,R21C10D.F1,R21C10D.C0,wb_lo_sel_N_80:CTOF_DEL, 0.452,R21C10D.C0,R21C10D.F0,SLICE_2180:ROUTE, 2.912,R21C10D.F0,EFB.WBSTBI,wb_lo_data_7__N_34">Data path</A> genbus/wbexec/SLICE_40 to efb_inst_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C12C.CLK to     R15C12C.Q0 <A href="#@comp:genbus/wbexec/SLICE_40">genbus/wbexec/SLICE_40</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         3     1.300<A href="#@net:wb_addr_26:R15C12C.Q0:R14C12B.A1:1.300">     R15C12C.Q0 to R14C12B.A1    </A> <A href="#@net:wb_addr_26">wb_addr_26</A>
CTOF_DEL    ---     0.452     R14C12B.A1 to     R14C12B.F1 <A href="#@comp:SLICE_1184">SLICE_1184</A>
ROUTE         1     1.321<A href="#@net:n22664:R14C12B.F1:R18C11C.D1:1.321">     R14C12B.F1 to R18C11C.D1    </A> <A href="#@net:n22664">n22664</A>
CTOF_DEL    ---     0.452     R18C11C.D1 to     R18C11C.F1 <A href="#@comp:SLICE_1304">SLICE_1304</A>
ROUTE         6     1.057<A href="#@net:n38:R18C11C.F1:R21C10D.D1:1.057">     R18C11C.F1 to R21C10D.D1    </A> <A href="#@net:n38">n38</A>
CTOF_DEL    ---     0.452     R21C10D.D1 to     R21C10D.F1 <A href="#@comp:SLICE_2180">SLICE_2180</A>
ROUTE         2     0.392<A href="#@net:wb_lo_sel_N_80:R21C10D.F1:R21C10D.C0:0.392">     R21C10D.F1 to R21C10D.C0    </A> <A href="#@net:wb_lo_sel_N_80">wb_lo_sel_N_80</A>
CTOF_DEL    ---     0.452     R21C10D.C0 to     R21C10D.F0 <A href="#@comp:SLICE_2180">SLICE_2180</A>
ROUTE         1     2.912<A href="#@net:wb_lo_data_7__N_34:R21C10D.F0:EFB.WBSTBI:2.912">     R21C10D.F0 to EFB.WBSTBI    </A> <A href="#@net:wb_lo_data_7__N_34">wb_lo_data_7__N_34</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    9.199   (24.1% logic, 75.9% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R15C12C.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R15C12C.CLK:1.711">     LPLL.CLKOP to R15C12C.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.864,LPLL.CLKOP,EFB.WBCLKI,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to efb_inst_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.864<A href="#@net:dac_clk_p_c:LPLL.CLKOP:EFB.WBCLKI:1.864">     LPLL.CLKOP to EFB.WBCLKI    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.864   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_788">fm_generator_wb_instance/carrier/qtr_inst/index_i_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_829">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.362ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     11.362ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R9C21B.CLK,R9C21B.Q1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_788:ROUTE, 1.996,R9C21B.Q1,R8C10B.C1,fm_generator_wb_instance/carrier/qtr_inst/index_i_1:CTOF_DEL, 0.452,R8C10B.C1,R8C10B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2663:ROUTE, 1.411,R8C10B.F1,R8C19B.C1,fm_generator_wb_instance/carrier/qtr_inst/n29185:CTOF_DEL, 0.452,R8C19B.C1,R8C19B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134:ROUTE, 0.392,R8C19B.F1,R8C19B.C0,fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064:CTOF_DEL, 0.452,R8C19B.C0,R8C19B.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134:ROUTE, 0.954,R8C19B.F0,R9C18B.C1,fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065:CTOF_DEL, 0.452,R9C18B.C1,R9C18B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374:ROUTE, 1.396,R9C18B.F1,R3C18B.C1,fm_generator_wb_instance/carrier/qtr_inst/n25285:CTOOFX_DEL, 0.661,R3C18B.C1,R3C18B.OFX0,fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921:ROUTE, 0.000,R3C18B.OFX0,R3C18A.FXA,fm_generator_wb_instance/carrier/qtr_inst/n25306:FXTOOFX_DEL, 0.223,R3C18A.FXA,R3C18A.OFX1,fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922:ROUTE, 1.660,R3C18A.OFX1,R8C14B.D0,fm_generator_wb_instance/carrier/qtr_inst/n25310:CTOF_DEL, 0.452,R8C14B.D0,R8C14B.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:ROUTE, 0.000,R8C14B.F0,R8C14B.DI0,fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6">Data path</A> fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C21B.CLK to      R9C21B.Q1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_788">fm_generator_wb_instance/carrier/qtr_inst/SLICE_788</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       328     1.996<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_i_1:R9C21B.Q1:R8C10B.C1:1.996">      R9C21B.Q1 to R8C10B.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_i_1">fm_generator_wb_instance/carrier/qtr_inst/index_i_1</A>
CTOF_DEL    ---     0.452      R8C10B.C1 to      R8C10B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2663">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2663</A>
ROUTE         5     1.411<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29185:R8C10B.F1:R8C19B.C1:1.411">      R8C10B.F1 to R8C19B.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29185">fm_generator_wb_instance/carrier/qtr_inst/n29185</A>
CTOF_DEL    ---     0.452      R8C19B.C1 to      R8C19B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134</A>
ROUTE         2     0.392<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064:R8C19B.F1:R8C19B.C0:0.392">      R8C19B.F1 to R8C19B.C0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064">fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064</A>
CTOF_DEL    ---     0.452      R8C19B.C0 to      R8C19B.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134</A>
ROUTE         1     0.954<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065:R8C19B.F0:R9C18B.C1:0.954">      R8C19B.F0 to R9C18B.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065">fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065</A>
CTOF_DEL    ---     0.452      R9C18B.C1 to      R9C18B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374">fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374</A>
ROUTE         1     1.396<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25285:R9C18B.F1:R3C18B.C1:1.396">      R9C18B.F1 to R3C18B.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25285">fm_generator_wb_instance/carrier/qtr_inst/n25285</A>
CTOOFX_DEL  ---     0.661      R3C18B.C1 to    R3C18B.OFX0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921">fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25306:R3C18B.OFX0:R3C18A.FXA:0.000">    R3C18B.OFX0 to R3C18A.FXA    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25306">fm_generator_wb_instance/carrier/qtr_inst/n25306</A>
FXTOOFX_DE  ---     0.223     R3C18A.FXA to    R3C18A.OFX1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922">fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922</A>
ROUTE         1     1.660<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25310:R3C18A.OFX1:R8C14B.D0:1.660">    R3C18A.OFX1 to R8C14B.D0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25310">fm_generator_wb_instance/carrier/qtr_inst/n25310</A>
CTOF_DEL    ---     0.452      R8C14B.D0 to      R8C14B.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_829">fm_generator_wb_instance/carrier/qtr_inst/SLICE_829</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6:R8C14B.F0:R8C14B.DI0:0.000">      R8C14B.F0 to R8C14B.DI0    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.362   (31.3% logic, 68.7% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C21B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_788:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C21B.CLK:1.711">     LPLL.CLKOP to R9C21B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R8C14B.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C14B.CLK:1.711">     LPLL.CLKOP to R8C14B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.500ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_788">fm_generator_wb_instance/carrier/qtr_inst/index_i_i0</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_829">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.239ns  (31.6% logic, 68.4% route), 8 logic levels.

 Constraint Details:

     11.239ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.500ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R9C21B.CLK,R9C21B.Q0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_788:ROUTE, 1.873,R9C21B.Q0,R8C10B.D1,fm_generator_wb_instance/carrier/qtr_inst/index_i_0:CTOF_DEL, 0.452,R8C10B.D1,R8C10B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2663:ROUTE, 1.411,R8C10B.F1,R8C19B.C1,fm_generator_wb_instance/carrier/qtr_inst/n29185:CTOF_DEL, 0.452,R8C19B.C1,R8C19B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134:ROUTE, 0.392,R8C19B.F1,R8C19B.C0,fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064:CTOF_DEL, 0.452,R8C19B.C0,R8C19B.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134:ROUTE, 0.954,R8C19B.F0,R9C18B.C1,fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065:CTOF_DEL, 0.452,R9C18B.C1,R9C18B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374:ROUTE, 1.396,R9C18B.F1,R3C18B.C1,fm_generator_wb_instance/carrier/qtr_inst/n25285:CTOOFX_DEL, 0.661,R3C18B.C1,R3C18B.OFX0,fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921:ROUTE, 0.000,R3C18B.OFX0,R3C18A.FXA,fm_generator_wb_instance/carrier/qtr_inst/n25306:FXTOOFX_DEL, 0.223,R3C18A.FXA,R3C18A.OFX1,fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922:ROUTE, 1.660,R3C18A.OFX1,R8C14B.D0,fm_generator_wb_instance/carrier/qtr_inst/n25310:CTOF_DEL, 0.452,R8C14B.D0,R8C14B.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:ROUTE, 0.000,R8C14B.F0,R8C14B.DI0,fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6">Data path</A> fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C21B.CLK to      R9C21B.Q0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_788">fm_generator_wb_instance/carrier/qtr_inst/SLICE_788</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       325     1.873<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_i_0:R9C21B.Q0:R8C10B.D1:1.873">      R9C21B.Q0 to R8C10B.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_i_0">fm_generator_wb_instance/carrier/qtr_inst/index_i_0</A>
CTOF_DEL    ---     0.452      R8C10B.D1 to      R8C10B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2663">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2663</A>
ROUTE         5     1.411<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29185:R8C10B.F1:R8C19B.C1:1.411">      R8C10B.F1 to R8C19B.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29185">fm_generator_wb_instance/carrier/qtr_inst/n29185</A>
CTOF_DEL    ---     0.452      R8C19B.C1 to      R8C19B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134</A>
ROUTE         2     0.392<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064:R8C19B.F1:R8C19B.C0:0.392">      R8C19B.F1 to R8C19B.C0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064">fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064</A>
CTOF_DEL    ---     0.452      R8C19B.C0 to      R8C19B.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134</A>
ROUTE         1     0.954<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065:R8C19B.F0:R9C18B.C1:0.954">      R8C19B.F0 to R9C18B.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065">fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065</A>
CTOF_DEL    ---     0.452      R9C18B.C1 to      R9C18B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374">fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374</A>
ROUTE         1     1.396<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25285:R9C18B.F1:R3C18B.C1:1.396">      R9C18B.F1 to R3C18B.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25285">fm_generator_wb_instance/carrier/qtr_inst/n25285</A>
CTOOFX_DEL  ---     0.661      R3C18B.C1 to    R3C18B.OFX0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921">fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25306:R3C18B.OFX0:R3C18A.FXA:0.000">    R3C18B.OFX0 to R3C18A.FXA    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25306">fm_generator_wb_instance/carrier/qtr_inst/n25306</A>
FXTOOFX_DE  ---     0.223     R3C18A.FXA to    R3C18A.OFX1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922">fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922</A>
ROUTE         1     1.660<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25310:R3C18A.OFX1:R8C14B.D0:1.660">    R3C18A.OFX1 to R8C14B.D0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25310">fm_generator_wb_instance/carrier/qtr_inst/n25310</A>
CTOF_DEL    ---     0.452      R8C14B.D0 to      R8C14B.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_829">fm_generator_wb_instance/carrier/qtr_inst/SLICE_829</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6:R8C14B.F0:R8C14B.DI0:0.000">      R8C14B.F0 to R8C14B.DI0    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.239   (31.6% logic, 68.4% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C21B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_788:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C21B.CLK:1.711">     LPLL.CLKOP to R9C21B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R8C14B.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C14B.CLK:1.711">     LPLL.CLKOP to R8C14B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.613ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_793">fm_generator_wb_instance/carrier/qtr_inst/index_q_i0</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_842">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_i5</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.126ns  (27.7% logic, 72.3% route), 6 logic levels.

 Constraint Details:

     11.126ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.613ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R9C22B.CLK,R9C22B.Q0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:ROUTE, 2.308,R9C22B.Q0,R3C33C.D1,fm_generator_wb_instance/carrier/qtr_inst/index_q_0:CTOF_DEL, 0.452,R3C33C.D1,R3C33C.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2301:ROUTE, 1.911,R3C33C.F1,R9C24B.D1,fm_generator_wb_instance/carrier/qtr_inst/n29465:CTOF_DEL, 0.452,R9C24B.D1,R9C24B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2531:ROUTE, 1.611,R9C24B.F1,R6C27D.D1,fm_generator_wb_instance/carrier/qtr_inst/n29099:CTOOFX_DEL, 0.661,R6C27D.D1,R6C27D.OFX0,fm_generator_wb_instance/carrier/qtr_inst/i26307/SLICE_1933:ROUTE, 1.324,R6C27D.OFX0,R5C30B.A0,fm_generator_wb_instance/carrier/qtr_inst/n28174:CTOF_DEL, 0.452,R5C30B.A0,R5C30B.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2988:ROUTE, 0.885,R5C30B.F0,R5C30D.B1,fm_generator_wb_instance/carrier/qtr_inst/n24871:CTOOFX_DEL, 0.661,R5C30D.B1,R5C30D.OFX0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_842:ROUTE, 0.000,R5C30D.OFX0,R5C30D.DI0,fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_5">Data path</A> fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C22B.CLK to      R9C22B.Q0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_793">fm_generator_wb_instance/carrier/qtr_inst/SLICE_793</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       331     2.308<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_q_0:R9C22B.Q0:R3C33C.D1:2.308">      R9C22B.Q0 to R3C33C.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_q_0">fm_generator_wb_instance/carrier/qtr_inst/index_q_0</A>
CTOF_DEL    ---     0.452      R3C33C.D1 to      R3C33C.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2301">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2301</A>
ROUTE        16     1.911<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29465:R3C33C.F1:R9C24B.D1:1.911">      R3C33C.F1 to R9C24B.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29465">fm_generator_wb_instance/carrier/qtr_inst/n29465</A>
CTOF_DEL    ---     0.452      R9C24B.D1 to      R9C24B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2531">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2531</A>
ROUTE         2     1.611<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29099:R9C24B.F1:R6C27D.D1:1.611">      R9C24B.F1 to R6C27D.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29099">fm_generator_wb_instance/carrier/qtr_inst/n29099</A>
CTOOFX_DEL  ---     0.661      R6C27D.D1 to    R6C27D.OFX0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i26307/SLICE_1933">fm_generator_wb_instance/carrier/qtr_inst/i26307/SLICE_1933</A>
ROUTE         1     1.324<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n28174:R6C27D.OFX0:R5C30B.A0:1.324">    R6C27D.OFX0 to R5C30B.A0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n28174">fm_generator_wb_instance/carrier/qtr_inst/n28174</A>
CTOF_DEL    ---     0.452      R5C30B.A0 to      R5C30B.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2988">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2988</A>
ROUTE         1     0.885<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n24871:R5C30B.F0:R5C30D.B1:0.885">      R5C30B.F0 to R5C30D.B1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n24871">fm_generator_wb_instance/carrier/qtr_inst/n24871</A>
CTOOFX_DEL  ---     0.661      R5C30D.B1 to    R5C30D.OFX0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_842">fm_generator_wb_instance/carrier/qtr_inst/SLICE_842</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_5:R5C30D.OFX0:R5C30D.DI0:0.000">    R5C30D.OFX0 to R5C30D.DI0    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_5">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_5</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.126   (27.7% logic, 72.3% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C22B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C22B.CLK:1.711">     LPLL.CLKOP to R9C22B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R5C30D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R5C30D.CLK:1.711">     LPLL.CLKOP to R5C30D.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.650ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:genbus/wbexec/SLICE_43">genbus/wbexec/o_wb_addr_858__i20</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    EFB        Port           <A href="#@comp:efb_inst_0/EFBInst_0">efb_inst_0/EFBInst_0</A>(ASIC)  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               8.919ns  (24.9% logic, 75.1% route), 5 logic levels.

 Constraint Details:

      8.919ns physical path delay genbus/wbexec/SLICE_43 to efb_inst_0/EFBInst_0 meets
     13.889ns delay constraint less
     -0.153ns skew and
      2.473ns WBSTBI_SET requirement (totaling 11.569ns) by 2.650ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R15C11D.CLK,R15C11D.Q0,genbus/wbexec/SLICE_43:ROUTE, 1.020,R15C11D.Q0,R14C12B.D1,wb_addr_20:CTOF_DEL, 0.452,R14C12B.D1,R14C12B.F1,SLICE_1184:ROUTE, 1.321,R14C12B.F1,R18C11C.D1,n22664:CTOF_DEL, 0.452,R18C11C.D1,R18C11C.F1,SLICE_1304:ROUTE, 1.057,R18C11C.F1,R21C10D.D1,n38:CTOF_DEL, 0.452,R21C10D.D1,R21C10D.F1,SLICE_2180:ROUTE, 0.392,R21C10D.F1,R21C10D.C0,wb_lo_sel_N_80:CTOF_DEL, 0.452,R21C10D.C0,R21C10D.F0,SLICE_2180:ROUTE, 2.912,R21C10D.F0,EFB.WBSTBI,wb_lo_data_7__N_34">Data path</A> genbus/wbexec/SLICE_43 to efb_inst_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11D.CLK to     R15C11D.Q0 <A href="#@comp:genbus/wbexec/SLICE_43">genbus/wbexec/SLICE_43</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         3     1.020<A href="#@net:wb_addr_20:R15C11D.Q0:R14C12B.D1:1.020">     R15C11D.Q0 to R14C12B.D1    </A> <A href="#@net:wb_addr_20">wb_addr_20</A>
CTOF_DEL    ---     0.452     R14C12B.D1 to     R14C12B.F1 <A href="#@comp:SLICE_1184">SLICE_1184</A>
ROUTE         1     1.321<A href="#@net:n22664:R14C12B.F1:R18C11C.D1:1.321">     R14C12B.F1 to R18C11C.D1    </A> <A href="#@net:n22664">n22664</A>
CTOF_DEL    ---     0.452     R18C11C.D1 to     R18C11C.F1 <A href="#@comp:SLICE_1304">SLICE_1304</A>
ROUTE         6     1.057<A href="#@net:n38:R18C11C.F1:R21C10D.D1:1.057">     R18C11C.F1 to R21C10D.D1    </A> <A href="#@net:n38">n38</A>
CTOF_DEL    ---     0.452     R21C10D.D1 to     R21C10D.F1 <A href="#@comp:SLICE_2180">SLICE_2180</A>
ROUTE         2     0.392<A href="#@net:wb_lo_sel_N_80:R21C10D.F1:R21C10D.C0:0.392">     R21C10D.F1 to R21C10D.C0    </A> <A href="#@net:wb_lo_sel_N_80">wb_lo_sel_N_80</A>
CTOF_DEL    ---     0.452     R21C10D.C0 to     R21C10D.F0 <A href="#@comp:SLICE_2180">SLICE_2180</A>
ROUTE         1     2.912<A href="#@net:wb_lo_data_7__N_34:R21C10D.F0:EFB.WBSTBI:2.912">     R21C10D.F0 to EFB.WBSTBI    </A> <A href="#@net:wb_lo_data_7__N_34">wb_lo_data_7__N_34</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    8.919   (24.9% logic, 75.1% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R15C11D.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R15C11D.CLK:1.711">     LPLL.CLKOP to R15C11D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.864,LPLL.CLKOP,EFB.WBCLKI,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to efb_inst_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.864<A href="#@net:dac_clk_p_c:LPLL.CLKOP:EFB.WBCLKI:1.864">     LPLL.CLKOP to EFB.WBCLKI    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.864   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.681ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_788">fm_generator_wb_instance/carrier/qtr_inst/index_i_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_829">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.058ns  (32.1% logic, 67.9% route), 8 logic levels.

 Constraint Details:

     11.058ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.681ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R9C21B.CLK,R9C21B.Q1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_788:ROUTE, 1.801,R9C21B.Q1,R3C20A.D0,fm_generator_wb_instance/carrier/qtr_inst/index_i_1:CTOF_DEL, 0.452,R3C20A.D0,R3C20A.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2600:ROUTE, 1.302,R3C20A.F0,R8C19B.D1,fm_generator_wb_instance/carrier/qtr_inst/n29440:CTOF_DEL, 0.452,R8C19B.D1,R8C19B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134:ROUTE, 0.392,R8C19B.F1,R8C19B.C0,fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064:CTOF_DEL, 0.452,R8C19B.C0,R8C19B.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134:ROUTE, 0.954,R8C19B.F0,R9C18B.C1,fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065:CTOF_DEL, 0.452,R9C18B.C1,R9C18B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374:ROUTE, 1.396,R9C18B.F1,R3C18B.C1,fm_generator_wb_instance/carrier/qtr_inst/n25285:CTOOFX_DEL, 0.661,R3C18B.C1,R3C18B.OFX0,fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921:ROUTE, 0.000,R3C18B.OFX0,R3C18A.FXA,fm_generator_wb_instance/carrier/qtr_inst/n25306:FXTOOFX_DEL, 0.223,R3C18A.FXA,R3C18A.OFX1,fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922:ROUTE, 1.660,R3C18A.OFX1,R8C14B.D0,fm_generator_wb_instance/carrier/qtr_inst/n25310:CTOF_DEL, 0.452,R8C14B.D0,R8C14B.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:ROUTE, 0.000,R8C14B.F0,R8C14B.DI0,fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6">Data path</A> fm_generator_wb_instance/carrier/qtr_inst/SLICE_788 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C21B.CLK to      R9C21B.Q1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_788">fm_generator_wb_instance/carrier/qtr_inst/SLICE_788</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       328     1.801<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_i_1:R9C21B.Q1:R3C20A.D0:1.801">      R9C21B.Q1 to R3C20A.D0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_i_1">fm_generator_wb_instance/carrier/qtr_inst/index_i_1</A>
CTOF_DEL    ---     0.452      R3C20A.D0 to      R3C20A.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2600">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2600</A>
ROUTE         4     1.302<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29440:R3C20A.F0:R8C19B.D1:1.302">      R3C20A.F0 to R8C19B.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29440">fm_generator_wb_instance/carrier/qtr_inst/n29440</A>
CTOF_DEL    ---     0.452      R8C19B.D1 to      R8C19B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134</A>
ROUTE         2     0.392<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064:R8C19B.F1:R8C19B.C0:0.392">      R8C19B.F1 to R8C19B.C0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064">fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3064</A>
CTOF_DEL    ---     0.452      R8C19B.C0 to      R8C19B.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2134</A>
ROUTE         1     0.954<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065:R8C19B.F0:R9C18B.C1:0.954">      R8C19B.F0 to R9C18B.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065">fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3065</A>
CTOF_DEL    ---     0.452      R9C18B.C1 to      R9C18B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374">fm_generator_wb_instance/carrier/qtr_inst/SLICE_1374</A>
ROUTE         1     1.396<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25285:R9C18B.F1:R3C18B.C1:1.396">      R9C18B.F1 to R3C18B.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25285">fm_generator_wb_instance/carrier/qtr_inst/n25285</A>
CTOOFX_DEL  ---     0.661      R3C18B.C1 to    R3C18B.OFX0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921">fm_generator_wb_instance/carrier/qtr_inst/i22805/SLICE_1921</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25306:R3C18B.OFX0:R3C18A.FXA:0.000">    R3C18B.OFX0 to R3C18A.FXA    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25306">fm_generator_wb_instance/carrier/qtr_inst/n25306</A>
FXTOOFX_DE  ---     0.223     R3C18A.FXA to    R3C18A.OFX1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922">fm_generator_wb_instance/carrier/qtr_inst/i22806/SLICE_1922</A>
ROUTE         1     1.660<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25310:R3C18A.OFX1:R8C14B.D0:1.660">    R3C18A.OFX1 to R8C14B.D0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25310">fm_generator_wb_instance/carrier/qtr_inst/n25310</A>
CTOF_DEL    ---     0.452      R8C14B.D0 to      R8C14B.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_829">fm_generator_wb_instance/carrier/qtr_inst/SLICE_829</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6:R8C14B.F0:R8C14B.DI0:0.000">      R8C14B.F0 to R8C14B.DI0    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_1768_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.058   (32.1% logic, 67.9% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C21B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_788:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C21B.CLK:1.711">     LPLL.CLKOP to R9C21B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R8C14B.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C14B.CLK:1.711">     LPLL.CLKOP to R8C14B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.721ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_793">fm_generator_wb_instance/carrier/qtr_inst/index_q_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_842">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_i5</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.018ns  (28.0% logic, 72.0% route), 6 logic levels.

 Constraint Details:

     11.018ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.721ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R9C22B.CLK,R9C22B.Q1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:ROUTE, 2.200,R9C22B.Q1,R3C33C.C1,fm_generator_wb_instance/carrier/qtr_inst/index_q_1:CTOF_DEL, 0.452,R3C33C.C1,R3C33C.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2301:ROUTE, 1.911,R3C33C.F1,R9C24B.D1,fm_generator_wb_instance/carrier/qtr_inst/n29465:CTOF_DEL, 0.452,R9C24B.D1,R9C24B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2531:ROUTE, 1.611,R9C24B.F1,R6C27D.D1,fm_generator_wb_instance/carrier/qtr_inst/n29099:CTOOFX_DEL, 0.661,R6C27D.D1,R6C27D.OFX0,fm_generator_wb_instance/carrier/qtr_inst/i26307/SLICE_1933:ROUTE, 1.324,R6C27D.OFX0,R5C30B.A0,fm_generator_wb_instance/carrier/qtr_inst/n28174:CTOF_DEL, 0.452,R5C30B.A0,R5C30B.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2988:ROUTE, 0.885,R5C30B.F0,R5C30D.B1,fm_generator_wb_instance/carrier/qtr_inst/n24871:CTOOFX_DEL, 0.661,R5C30D.B1,R5C30D.OFX0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_842:ROUTE, 0.000,R5C30D.OFX0,R5C30D.DI0,fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_5">Data path</A> fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C22B.CLK to      R9C22B.Q1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_793">fm_generator_wb_instance/carrier/qtr_inst/SLICE_793</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       343     2.200<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_q_1:R9C22B.Q1:R3C33C.C1:2.200">      R9C22B.Q1 to R3C33C.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_q_1">fm_generator_wb_instance/carrier/qtr_inst/index_q_1</A>
CTOF_DEL    ---     0.452      R3C33C.C1 to      R3C33C.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2301">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2301</A>
ROUTE        16     1.911<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29465:R3C33C.F1:R9C24B.D1:1.911">      R3C33C.F1 to R9C24B.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29465">fm_generator_wb_instance/carrier/qtr_inst/n29465</A>
CTOF_DEL    ---     0.452      R9C24B.D1 to      R9C24B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2531">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2531</A>
ROUTE         2     1.611<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29099:R9C24B.F1:R6C27D.D1:1.611">      R9C24B.F1 to R6C27D.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29099">fm_generator_wb_instance/carrier/qtr_inst/n29099</A>
CTOOFX_DEL  ---     0.661      R6C27D.D1 to    R6C27D.OFX0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i26307/SLICE_1933">fm_generator_wb_instance/carrier/qtr_inst/i26307/SLICE_1933</A>
ROUTE         1     1.324<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n28174:R6C27D.OFX0:R5C30B.A0:1.324">    R6C27D.OFX0 to R5C30B.A0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n28174">fm_generator_wb_instance/carrier/qtr_inst/n28174</A>
CTOF_DEL    ---     0.452      R5C30B.A0 to      R5C30B.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2988">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2988</A>
ROUTE         1     0.885<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n24871:R5C30B.F0:R5C30D.B1:0.885">      R5C30B.F0 to R5C30D.B1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n24871">fm_generator_wb_instance/carrier/qtr_inst/n24871</A>
CTOOFX_DEL  ---     0.661      R5C30D.B1 to    R5C30D.OFX0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_842">fm_generator_wb_instance/carrier/qtr_inst/SLICE_842</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_5:R5C30D.OFX0:R5C30D.DI0:0.000">    R5C30D.OFX0 to R5C30D.DI0    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_5">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_5</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.018   (28.0% logic, 72.0% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C22B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C22B.CLK:1.711">     LPLL.CLKOP to R9C22B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R5C30D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R5C30D.CLK:1.711">     LPLL.CLKOP to R5C30D.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.726ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_793">fm_generator_wb_instance/carrier/qtr_inst/index_q_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_843">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.013ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

     11.013ns physical path delay fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.726ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R9C22B.CLK,R9C22B.Q1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:ROUTE, 1.884,R9C22B.Q1,R5C28C.A0,fm_generator_wb_instance/carrier/qtr_inst/index_q_1:CTOF_DEL, 0.452,R5C28C.A0,R5C28C.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103:ROUTE, 0.399,R5C28C.F0,R5C28C.C1,fm_generator_wb_instance/carrier/qtr_inst/n29392:CTOF_DEL, 0.452,R5C28C.C1,R5C28C.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103:ROUTE, 1.289,R5C28C.F1,R6C23D.D0,fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070:CTOF_DEL, 0.452,R6C23D.D0,R6C23D.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300:ROUTE, 0.873,R6C23D.F0,R8C23B.A1,fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086:CTOF_DEL, 0.452,R8C23B.A1,R8C23B.F1,fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375:ROUTE, 1.660,R8C23B.F1,R4C30B.D1,fm_generator_wb_instance/carrier/qtr_inst/n25194:CTOOFX_DEL, 0.661,R4C30B.D1,R4C30B.OFX0,fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961:ROUTE, 0.000,R4C30B.OFX0,R4C30A.FXA,fm_generator_wb_instance/carrier/qtr_inst/n27980:FXTOOFX_DEL, 0.223,R4C30A.FXA,R4C30A.OFX1,fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964:ROUTE, 1.355,R4C30A.OFX1,R7C32D.B0,fm_generator_wb_instance/carrier/qtr_inst/n27981:CTOF_DEL, 0.452,R7C32D.B0,R7C32D.F0,fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:ROUTE, 0.000,R7C32D.F0,R7C32D.DI0,fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6">Data path</A> fm_generator_wb_instance/carrier/qtr_inst/SLICE_793 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C22B.CLK to      R9C22B.Q1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_793">fm_generator_wb_instance/carrier/qtr_inst/SLICE_793</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       343     1.884<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_q_1:R9C22B.Q1:R5C28C.A0:1.884">      R9C22B.Q1 to R5C28C.A0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/index_q_1">fm_generator_wb_instance/carrier/qtr_inst/index_q_1</A>
CTOF_DEL    ---     0.452      R5C28C.A0 to      R5C28C.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103</A>
ROUTE         4     0.399<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29392:R5C28C.F0:R5C28C.C1:0.399">      R5C28C.F0 to R5C28C.C1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n29392">fm_generator_wb_instance/carrier/qtr_inst/n29392</A>
CTOF_DEL    ---     0.452      R5C28C.C1 to      R5C28C.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2103</A>
ROUTE         2     1.289<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070:R5C28C.F1:R6C23D.D0:1.289">      R5C28C.F1 to R6C23D.D0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070">fm_generator_wb_instance/carrier/qtr_inst/n251_adj_3070</A>
CTOF_DEL    ---     0.452      R6C23D.D0 to      R6C23D.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300">fm_generator_wb_instance/carrier/qtr_inst/SLICE_2300</A>
ROUTE         1     0.873<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086:R6C23D.F0:R8C23B.A1:0.873">      R6C23D.F0 to R8C23B.A1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086">fm_generator_wb_instance/carrier/qtr_inst/n252_adj_3086</A>
CTOF_DEL    ---     0.452      R8C23B.A1 to      R8C23B.F1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375">fm_generator_wb_instance/carrier/qtr_inst/SLICE_1375</A>
ROUTE         1     1.660<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25194:R8C23B.F1:R4C30B.D1:1.660">      R8C23B.F1 to R4C30B.D1     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n25194">fm_generator_wb_instance/carrier/qtr_inst/n25194</A>
CTOOFX_DEL  ---     0.661      R4C30B.D1 to    R4C30B.OFX0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961">fm_generator_wb_instance/carrier/qtr_inst/i26162/SLICE_1961</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27980:R4C30B.OFX0:R4C30A.FXA:0.000">    R4C30B.OFX0 to R4C30A.FXA    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27980">fm_generator_wb_instance/carrier/qtr_inst/n27980</A>
FXTOOFX_DE  ---     0.223     R4C30A.FXA to    R4C30A.OFX1 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964">fm_generator_wb_instance/carrier/qtr_inst/i26160/SLICE_1964</A>
ROUTE         1     1.355<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27981:R4C30A.OFX1:R7C32D.B0:1.355">    R4C30A.OFX1 to R7C32D.B0     </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/n27981">fm_generator_wb_instance/carrier/qtr_inst/n27981</A>
CTOF_DEL    ---     0.452      R7C32D.B0 to      R7C32D.F0 <A href="#@comp:fm_generator_wb_instance/carrier/qtr_inst/SLICE_843">fm_generator_wb_instance/carrier/qtr_inst/SLICE_843</A>
ROUTE         1     0.000<A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6:R7C32D.F0:R7C32D.DI0:0.000">      R7C32D.F0 to R7C32D.DI0    </A> <A href="#@net:fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6">fm_generator_wb_instance/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_1783_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.013   (32.3% logic, 67.7% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C22B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C22B.CLK:1.711">     LPLL.CLKOP to R9C22B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C32D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/carrier/qtr_inst/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R7C32D.CLK:1.711">     LPLL.CLKOP to R7C32D.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Report:   84.739MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'lo_q' 48.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "lo_q" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'i_ref_clk_c' 12.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'lo_gen/lo_i' 48.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "lo_gen/lo_i" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p"></A>================================================================================
Preference: CLOCK_TO_OUT GROUP "dac_bus" 2.500000 ns MIN -0.300000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; Setup Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1236">fm_generator_wb_instance/o_dac_b_registered_i2</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[1]">o_dac_b[1]</A>

   Data Path Delay:     4.822ns  (66.5% logic, 33.5% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236 and
      4.822ns delay fm_generator_wb_instance/SLICE_1236 to o_dac_b[1] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.300ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[1] by 2.200ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R8C40A.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40A.CLK:1.711">     LPLL.CLKOP to R8C40A.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R8C40A.CLK,R8C40A.Q1,fm_generator_wb_instance/SLICE_1236:ROUTE, 1.616,R8C40A.Q1,D14.PADDO,o_dac_b_c_1:DOPAD_DEL, 2.797,D14.PADDO,D14.PAD,o_dac_b[1]">Data path</A> fm_generator_wb_instance/SLICE_1236 to o_dac_b[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C40A.CLK to      R8C40A.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1236">fm_generator_wb_instance/SLICE_1236</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.616<A href="#@net:o_dac_b_c_1:R8C40A.Q1:D14.PADDO:1.616">      R8C40A.Q1 to D14.PADDO     </A> <A href="#@net:o_dac_b_c_1">o_dac_b_c_1</A>
DOPAD_DEL   ---     2.797      D14.PADDO to        D14.PAD <A href="#@comp:o_dac_b[1]">o_dac_b[1]</A>
                  --------
                    4.822   (66.5% logic, 33.5% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.067,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.436">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1239">fm_generator_wb_instance/o_dac_b_registered_i7</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[6]">o_dac_b[6]</A>

   Data Path Delay:     4.739ns  (67.7% logic, 32.3% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1239 and
      4.739ns delay fm_generator_wb_instance/SLICE_1239 to o_dac_b[6] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.217ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[6] by 2.283ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R8C40B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40B.CLK:1.711">     LPLL.CLKOP to R8C40B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R8C40B.CLK,R8C40B.Q0,fm_generator_wb_instance/SLICE_1239:ROUTE, 1.533,R8C40B.Q0,E15.PADDO,o_dac_b_c_6:DOPAD_DEL, 2.797,E15.PADDO,E15.PAD,o_dac_b[6]">Data path</A> fm_generator_wb_instance/SLICE_1239 to o_dac_b[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C40B.CLK to      R8C40B.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1239">fm_generator_wb_instance/SLICE_1239</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.533<A href="#@net:o_dac_b_c_6:R8C40B.Q0:E15.PADDO:1.533">      R8C40B.Q0 to E15.PADDO     </A> <A href="#@net:o_dac_b_c_6">o_dac_b_c_6</A>
DOPAD_DEL   ---     2.797      E15.PADDO to        E15.PAD <A href="#@comp:o_dac_b[6]">o_dac_b[6]</A>
                  --------
                    4.739   (67.7% logic, 32.3% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.067,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.436">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1237">fm_generator_wb_instance/o_dac_b_registered_i4</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[3]">o_dac_b[3]</A>

   Data Path Delay:     4.647ns  (69.0% logic, 31.0% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1237 and
      4.647ns delay fm_generator_wb_instance/SLICE_1237 to o_dac_b[3] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.125ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[3] by 2.375ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R5C40B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R5C40B.CLK:1.711">     LPLL.CLKOP to R5C40B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R5C40B.CLK,R5C40B.Q1,fm_generator_wb_instance/SLICE_1237:ROUTE, 1.441,R5C40B.Q1,D16.PADDO,o_dac_b_c_3:DOPAD_DEL, 2.797,D16.PADDO,D16.PAD,o_dac_b[3]">Data path</A> fm_generator_wb_instance/SLICE_1237 to o_dac_b[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R5C40B.CLK to      R5C40B.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1237">fm_generator_wb_instance/SLICE_1237</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.441<A href="#@net:o_dac_b_c_3:R5C40B.Q1:D16.PADDO:1.441">      R5C40B.Q1 to D16.PADDO     </A> <A href="#@net:o_dac_b_c_3">o_dac_b_c_3</A>
DOPAD_DEL   ---     2.797      D16.PADDO to        D16.PAD <A href="#@comp:o_dac_b[3]">o_dac_b[3]</A>
                  --------
                    4.647   (69.0% logic, 31.0% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.067,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.436">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1240">fm_generator_wb_instance/o_dac_b_registered_i9</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[8]">o_dac_b[8]</A>

   Data Path Delay:     4.647ns  (69.0% logic, 31.0% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1240 and
      4.647ns delay fm_generator_wb_instance/SLICE_1240 to o_dac_b[8] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.125ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[8] by 2.375ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R7C40A.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R7C40A.CLK:1.711">     LPLL.CLKOP to R7C40A.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R7C40A.CLK,R7C40A.Q0,fm_generator_wb_instance/SLICE_1240:ROUTE, 1.441,R7C40A.Q0,F15.PADDO,o_dac_b_c_8:DOPAD_DEL, 2.797,F15.PADDO,F15.PAD,o_dac_b[8]">Data path</A> fm_generator_wb_instance/SLICE_1240 to o_dac_b[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R7C40A.CLK to      R7C40A.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1240">fm_generator_wb_instance/SLICE_1240</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.441<A href="#@net:o_dac_b_c_8:R7C40A.Q0:F15.PADDO:1.441">      R7C40A.Q0 to F15.PADDO     </A> <A href="#@net:o_dac_b_c_8">o_dac_b_c_8</A>
DOPAD_DEL   ---     2.797      F15.PADDO to        F15.PAD <A href="#@comp:o_dac_b[8]">o_dac_b[8]</A>
                  --------
                    4.647   (69.0% logic, 31.0% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.067,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.436">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1235">fm_generator_wb_instance/o_dac_a_registered_i10</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[9]">o_dac_a[9]</A>

   Data Path Delay:     4.610ns  (69.5% logic, 30.5% route), 2 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1235 and
      4.610ns delay fm_generator_wb_instance/SLICE_1235 to o_dac_a[9] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.052ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_a[9] by 2.448ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.675,LPLL.CLKOP,R21C40A.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C40A.CLK:1.675">     LPLL.CLKOP to R21C40A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R21C40A.CLK,R21C40A.Q0,fm_generator_wb_instance/SLICE_1235:ROUTE, 1.404,R21C40A.Q0,N14.PADDO,o_dac_a_c_9:DOPAD_DEL, 2.797,N14.PADDO,N14.PAD,o_dac_a[9]">Data path</A> fm_generator_wb_instance/SLICE_1235 to o_dac_a[9]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C40A.CLK to     R21C40A.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1235">fm_generator_wb_instance/SLICE_1235</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.404<A href="#@net:o_dac_a_c_9:R21C40A.Q0:N14.PADDO:1.404">     R21C40A.Q0 to N14.PADDO     </A> <A href="#@net:o_dac_a_c_9">o_dac_a_c_9</A>
DOPAD_DEL   ---     2.797      N14.PADDO to        N14.PAD <A href="#@comp:o_dac_a[9]">o_dac_a[9]</A>
                  --------
                    4.610   (69.5% logic, 30.5% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.067,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.436">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.610ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1230">fm_generator_wb_instance/o_dac_a_registered_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[0]">o_dac_a[0]</A>

   Data Path Delay:     4.412ns  (72.7% logic, 27.3% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1230 and
      4.412ns delay fm_generator_wb_instance/SLICE_1230 to o_dac_a[0] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.110ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_a[0] by 2.610ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R14C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R14C40D.CLK:1.711">     LPLL.CLKOP to R14C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R14C40D.CLK,R14C40D.Q0,fm_generator_wb_instance/SLICE_1230:ROUTE, 1.206,R14C40D.Q0,H15.PADDO,o_dac_a_c_0:DOPAD_DEL, 2.797,H15.PADDO,H15.PAD,o_dac_a[0]">Data path</A> fm_generator_wb_instance/SLICE_1230 to o_dac_a[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C40D.CLK to     R14C40D.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1230">fm_generator_wb_instance/SLICE_1230</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.206<A href="#@net:o_dac_a_c_0:R14C40D.Q0:H15.PADDO:1.206">     R14C40D.Q0 to H15.PADDO     </A> <A href="#@net:o_dac_a_c_0">o_dac_a_c_0</A>
DOPAD_DEL   ---     2.797      H15.PADDO to        H15.PAD <A href="#@comp:o_dac_a[0]">o_dac_a[0]</A>
                  --------
                    4.412   (72.7% logic, 27.3% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.067,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.436">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.622ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1238">fm_generator_wb_instance/o_dac_b_registered_i5</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[4]">o_dac_b[4]</A>

   Data Path Delay:     4.400ns  (72.9% logic, 27.1% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1238 and
      4.400ns delay fm_generator_wb_instance/SLICE_1238 to o_dac_b[4] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.122ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[4] by 2.622ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R5C40C.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R5C40C.CLK:1.711">     LPLL.CLKOP to R5C40C.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R5C40C.CLK,R5C40C.Q0,fm_generator_wb_instance/SLICE_1238:ROUTE, 1.194,R5C40C.Q0,E14.PADDO,o_dac_b_c_4:DOPAD_DEL, 2.797,E14.PADDO,E14.PAD,o_dac_b[4]">Data path</A> fm_generator_wb_instance/SLICE_1238 to o_dac_b[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R5C40C.CLK to      R5C40C.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1238">fm_generator_wb_instance/SLICE_1238</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.194<A href="#@net:o_dac_b_c_4:R5C40C.Q0:E14.PADDO:1.194">      R5C40C.Q0 to E14.PADDO     </A> <A href="#@net:o_dac_b_c_4">o_dac_b_c_4</A>
DOPAD_DEL   ---     2.797      E14.PADDO to        E14.PAD <A href="#@comp:o_dac_b[4]">o_dac_b[4]</A>
                  --------
                    4.400   (72.9% logic, 27.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.067,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.436">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.638ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1233">fm_generator_wb_instance/o_dac_a_registered_i7</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[6]">o_dac_a[6]</A>

   Data Path Delay:     4.420ns  (72.5% logic, 27.5% route), 2 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1233 and
      4.420ns delay fm_generator_wb_instance/SLICE_1233 to o_dac_a[6] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.138ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_a[6] by 2.638ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.675,LPLL.CLKOP,R24C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C40D.CLK:1.675">     LPLL.CLKOP to R24C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R24C40D.CLK,R24C40D.Q0,fm_generator_wb_instance/SLICE_1233:ROUTE, 1.214,R24C40D.Q0,M16.PADDO,o_dac_a_c_6:DOPAD_DEL, 2.797,M16.PADDO,M16.PAD,o_dac_a[6]">Data path</A> fm_generator_wb_instance/SLICE_1233 to o_dac_a[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1233">fm_generator_wb_instance/SLICE_1233</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.214<A href="#@net:o_dac_a_c_6:R24C40D.Q0:M16.PADDO:1.214">     R24C40D.Q0 to M16.PADDO     </A> <A href="#@net:o_dac_a_c_6">o_dac_a_c_6</A>
DOPAD_DEL   ---     2.797      M16.PADDO to        M16.PAD <A href="#@comp:o_dac_a[6]">o_dac_a[6]</A>
                  --------
                    4.420   (72.5% logic, 27.5% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.067,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.436">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.725ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1232">fm_generator_wb_instance/o_dac_a_registered_i5</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[4]">o_dac_a[4]</A>

   Data Path Delay:     4.297ns  (74.6% logic, 25.4% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1232 and
      4.297ns delay fm_generator_wb_instance/SLICE_1232 to o_dac_a[4] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.225ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_a[4] by 2.725ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R17C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R17C40D.CLK:1.711">     LPLL.CLKOP to R17C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R17C40D.CLK,R17C40D.Q0,fm_generator_wb_instance/SLICE_1232:ROUTE, 1.091,R17C40D.Q0,K14.PADDO,o_dac_a_c_4:DOPAD_DEL, 2.797,K14.PADDO,K14.PAD,o_dac_a[4]">Data path</A> fm_generator_wb_instance/SLICE_1232 to o_dac_a[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C40D.CLK to     R17C40D.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1232">fm_generator_wb_instance/SLICE_1232</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.091<A href="#@net:o_dac_a_c_4:R17C40D.Q0:K14.PADDO:1.091">     R17C40D.Q0 to K14.PADDO     </A> <A href="#@net:o_dac_a_c_4">o_dac_a_c_4</A>
DOPAD_DEL   ---     2.797      K14.PADDO to        K14.PAD <A href="#@comp:o_dac_a[4]">o_dac_a[4]</A>
                  --------
                    4.297   (74.6% logic, 25.4% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.067,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.436">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.


Passed:  The following path meets requirements by 2.725ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1236">fm_generator_wb_instance/o_dac_b_registered_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[0]">o_dac_b[0]</A>

   Data Path Delay:     4.297ns  (74.6% logic, 25.4% route), 2 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236 and
      4.297ns delay fm_generator_wb_instance/SLICE_1236 to o_dac_b[0] less
      6.233ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.225ns) meets
      2.500ns offset sys_clk_inst/PLLInst_0 to o_dac_b[0] by 2.725ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R8C40A.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40A.CLK:1.711">     LPLL.CLKOP to R8C40A.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R8C40A.CLK,R8C40A.Q0,fm_generator_wb_instance/SLICE_1236:ROUTE, 1.091,R8C40A.Q0,G14.PADDO,o_dac_b_c_0:DOPAD_DEL, 2.797,G14.PADDO,G14.PAD,o_dac_b[0]">Data path</A> fm_generator_wb_instance/SLICE_1236 to o_dac_b[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C40A.CLK to      R8C40A.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1236">fm_generator_wb_instance/SLICE_1236</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.091<A href="#@net:o_dac_b_c_0:R8C40A.Q0:G14.PADDO:1.091">      R8C40A.Q0 to G14.PADDO     </A> <A href="#@net:o_dac_b_c_0">o_dac_b_c_0</A>
DOPAD_DEL   ---     2.797      G14.PADDO to        G14.PAD <A href="#@comp:o_dac_b[0]">o_dac_b[0]</A>
                  --------
                    4.297   (74.6% logic, 25.4% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.067,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.436<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.436">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.233   (44.9% logic, 55.1% route), 1 logic levels.

Report:    0.300ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p"></A>================================================================================
Preference: CLOCK_TO_OUT GROUP "dac_bus" 2.500000 ns MIN -0.300000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; Hold Analysis.
            10 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000>

Error:  The following path exceeds requirements by 0.214ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1238">fm_generator_wb_instance/o_dac_b_registered_i6</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[5]">o_dac_b[5]</A>

   Data Path Delay:     3.580ns  (82.9% logic, 17.1% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1238 and
      3.580ns delay fm_generator_wb_instance/SLICE_1238 to o_dac_b[5] less
      5.678ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.513ns) exceeds
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[5] by 0.214ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R5C40C.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R5C40C.CLK:1.585">     LPLL.CLKOP to R5C40C.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R5C40C.CLK,R5C40C.Q1,fm_generator_wb_instance/SLICE_1238:ROUTE, 0.613,R5C40C.Q1,E16.PADDO,o_dac_b_c_5:DOPAD_DEL, 2.611,E16.PADDO,E16.PAD,o_dac_b[5]">Data path</A> fm_generator_wb_instance/SLICE_1238 to o_dac_b[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R5C40C.CLK to      R5C40C.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1238">fm_generator_wb_instance/SLICE_1238</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.613<A href="#@net:o_dac_b_c_5:R5C40C.Q1:E16.PADDO:0.613">      R5C40C.Q1 to E16.PADDO     </A> <A href="#@net:o_dac_b_c_5">o_dac_b_c_5</A>
DOPAD_DEL   ---     2.611      E16.PADDO to        E16.PAD <A href="#@comp:o_dac_b[5]">o_dac_b[5]</A>
                  --------
                    3.580   (82.9% logic, 17.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.436,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.067<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.067">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.678   (46.0% logic, 54.0% route), 1 logic levels.
<font color=#FF0000>

Error:  The following path exceeds requirements by 0.214ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1241">fm_generator_wb_instance/o_dac_b_registered_i10</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[9]">o_dac_b[9]</A>

   Data Path Delay:     3.580ns  (82.9% logic, 17.1% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1241 and
      3.580ns delay fm_generator_wb_instance/SLICE_1241 to o_dac_b[9] less
      5.678ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.513ns) exceeds
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[9] by 0.214ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R9C40C.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C40C.CLK:1.585">     LPLL.CLKOP to R9C40C.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R9C40C.CLK,R9C40C.Q0,fm_generator_wb_instance/SLICE_1241:ROUTE, 0.613,R9C40C.Q0,G15.PADDO,o_dac_b_c_9:DOPAD_DEL, 2.611,G15.PADDO,G15.PAD,o_dac_b[9]">Data path</A> fm_generator_wb_instance/SLICE_1241 to o_dac_b[9]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R9C40C.CLK to      R9C40C.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1241">fm_generator_wb_instance/SLICE_1241</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.613<A href="#@net:o_dac_b_c_9:R9C40C.Q0:G15.PADDO:0.613">      R9C40C.Q0 to G15.PADDO     </A> <A href="#@net:o_dac_b_c_9">o_dac_b_c_9</A>
DOPAD_DEL   ---     2.611      G15.PADDO to        G15.PAD <A href="#@comp:o_dac_b[9]">o_dac_b[9]</A>
                  --------
                    3.580   (82.9% logic, 17.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.436,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.067<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.067">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.678   (46.0% logic, 54.0% route), 1 logic levels.
<font color=#FF0000>

Error:  The following path exceeds requirements by 0.037ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1233">fm_generator_wb_instance/o_dac_a_registered_i8</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[7]">o_dac_a[7]</A>

   Data Path Delay:     3.794ns  (78.2% logic, 21.8% route), 2 logic levels.

   Clock Path Delay:    1.548ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.548ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1233 and
      3.794ns delay fm_generator_wb_instance/SLICE_1233 to o_dac_a[7] less
      5.678ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.336ns) exceeds
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[7] by 0.037ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.548,LPLL.CLKOP,R24C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.548<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C40D.CLK:1.548">     LPLL.CLKOP to R24C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.548   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R24C40D.CLK,R24C40D.Q1,fm_generator_wb_instance/SLICE_1233:ROUTE, 0.827,R24C40D.Q1,N16.PADDO,o_dac_a_c_7:DOPAD_DEL, 2.611,N16.PADDO,N16.PAD,o_dac_a[7]">Data path</A> fm_generator_wb_instance/SLICE_1233 to o_dac_a[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356    R24C40D.CLK to     R24C40D.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1233">fm_generator_wb_instance/SLICE_1233</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.827<A href="#@net:o_dac_a_c_7:R24C40D.Q1:N16.PADDO:0.827">     R24C40D.Q1 to N16.PADDO     </A> <A href="#@net:o_dac_a_c_7">o_dac_a_c_7</A>
DOPAD_DEL   ---     2.611      N16.PADDO to        N16.PAD <A href="#@comp:o_dac_a[7]">o_dac_a[7]</A>
                  --------
                    3.794   (78.2% logic, 21.8% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.436,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.067<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.067">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.678   (46.0% logic, 54.0% route), 1 logic levels.


Passed:  The following path meets requirements by 0.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1232">fm_generator_wb_instance/o_dac_a_registered_i6</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[5]">o_dac_a[5]</A>

   Data Path Delay:     3.794ns  (78.2% logic, 21.8% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1232 and
      3.794ns delay fm_generator_wb_instance/SLICE_1232 to o_dac_a[5] less
      5.678ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.299ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[5] by 0.000ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R17C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R17C40D.CLK:1.585">     LPLL.CLKOP to R17C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R17C40D.CLK,R17C40D.Q1,fm_generator_wb_instance/SLICE_1232:ROUTE, 0.827,R17C40D.Q1,L16.PADDO,o_dac_a_c_5:DOPAD_DEL, 2.611,L16.PADDO,L16.PAD,o_dac_a[5]">Data path</A> fm_generator_wb_instance/SLICE_1232 to o_dac_a[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356    R17C40D.CLK to     R17C40D.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1232">fm_generator_wb_instance/SLICE_1232</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.827<A href="#@net:o_dac_a_c_5:R17C40D.Q1:L16.PADDO:0.827">     R17C40D.Q1 to L16.PADDO     </A> <A href="#@net:o_dac_a_c_5">o_dac_a_c_5</A>
DOPAD_DEL   ---     2.611      L16.PADDO to        L16.PAD <A href="#@comp:o_dac_a[5]">o_dac_a[5]</A>
                  --------
                    3.794   (78.2% logic, 21.8% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.436,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.067<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.067">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.678   (46.0% logic, 54.0% route), 1 logic levels.


Passed:  The following path meets requirements by 0.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1234">fm_generator_wb_instance/o_dac_a_registered_i9</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[8]">o_dac_a[8]</A>

   Data Path Delay:     3.794ns  (78.2% logic, 21.8% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1234 and
      3.794ns delay fm_generator_wb_instance/SLICE_1234 to o_dac_a[8] less
      5.678ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.299ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[8] by 0.000ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R18C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R18C40D.CLK:1.585">     LPLL.CLKOP to R18C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R18C40D.CLK,R18C40D.Q0,fm_generator_wb_instance/SLICE_1234:ROUTE, 0.827,R18C40D.Q0,L14.PADDO,o_dac_a_c_8:DOPAD_DEL, 2.611,L14.PADDO,L14.PAD,o_dac_a[8]">Data path</A> fm_generator_wb_instance/SLICE_1234 to o_dac_a[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356    R18C40D.CLK to     R18C40D.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1234">fm_generator_wb_instance/SLICE_1234</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.827<A href="#@net:o_dac_a_c_8:R18C40D.Q0:L14.PADDO:0.827">     R18C40D.Q0 to L14.PADDO     </A> <A href="#@net:o_dac_a_c_8">o_dac_a_c_8</A>
DOPAD_DEL   ---     2.611      L14.PADDO to        L14.PAD <A href="#@comp:o_dac_a[8]">o_dac_a[8]</A>
                  --------
                    3.794   (78.2% logic, 21.8% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.436,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.067<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.067">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.678   (46.0% logic, 54.0% route), 1 logic levels.


Passed:  The following path meets requirements by 0.016ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1239">fm_generator_wb_instance/o_dac_b_registered_i8</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[7]">o_dac_b[7]</A>

   Data Path Delay:     3.810ns  (77.9% logic, 22.1% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1239 and
      3.810ns delay fm_generator_wb_instance/SLICE_1239 to o_dac_b[7] less
      5.678ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.283ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[7] by 0.016ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R8C40B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40B.CLK:1.585">     LPLL.CLKOP to R8C40B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R8C40B.CLK,R8C40B.Q1,fm_generator_wb_instance/SLICE_1239:ROUTE, 0.843,R8C40B.Q1,F16.PADDO,o_dac_b_c_7:DOPAD_DEL, 2.611,F16.PADDO,F16.PAD,o_dac_b[7]">Data path</A> fm_generator_wb_instance/SLICE_1239 to o_dac_b[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R8C40B.CLK to      R8C40B.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1239">fm_generator_wb_instance/SLICE_1239</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.843<A href="#@net:o_dac_b_c_7:R8C40B.Q1:F16.PADDO:0.843">      R8C40B.Q1 to F16.PADDO     </A> <A href="#@net:o_dac_b_c_7">o_dac_b_c_7</A>
DOPAD_DEL   ---     2.611      F16.PADDO to        F16.PAD <A href="#@comp:o_dac_b[7]">o_dac_b[7]</A>
                  --------
                    3.810   (77.9% logic, 22.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.436,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.067<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.067">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.678   (46.0% logic, 54.0% route), 1 logic levels.


Passed:  The following path meets requirements by 0.016ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1236">fm_generator_wb_instance/o_dac_b_registered_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[0]">o_dac_b[0]</A>

   Data Path Delay:     3.810ns  (77.9% logic, 22.1% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236 and
      3.810ns delay fm_generator_wb_instance/SLICE_1236 to o_dac_b[0] less
      5.678ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.283ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[0] by 0.016ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R8C40A.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C40A.CLK:1.585">     LPLL.CLKOP to R8C40A.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R8C40A.CLK,R8C40A.Q0,fm_generator_wb_instance/SLICE_1236:ROUTE, 0.843,R8C40A.Q0,G14.PADDO,o_dac_b_c_0:DOPAD_DEL, 2.611,G14.PADDO,G14.PAD,o_dac_b[0]">Data path</A> fm_generator_wb_instance/SLICE_1236 to o_dac_b[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R8C40A.CLK to      R8C40A.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1236">fm_generator_wb_instance/SLICE_1236</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.843<A href="#@net:o_dac_b_c_0:R8C40A.Q0:G14.PADDO:0.843">      R8C40A.Q0 to G14.PADDO     </A> <A href="#@net:o_dac_b_c_0">o_dac_b_c_0</A>
DOPAD_DEL   ---     2.611      G14.PADDO to        G14.PAD <A href="#@comp:o_dac_b[0]">o_dac_b[0]</A>
                  --------
                    3.810   (77.9% logic, 22.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.436,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.067<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.067">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.678   (46.0% logic, 54.0% route), 1 logic levels.


Passed:  The following path meets requirements by 0.016ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1237">fm_generator_wb_instance/o_dac_b_registered_i3</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[2]">o_dac_b[2]</A>

   Data Path Delay:     3.810ns  (77.9% logic, 22.1% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1237 and
      3.810ns delay fm_generator_wb_instance/SLICE_1237 to o_dac_b[2] less
      5.678ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.283ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[2] by 0.016ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R5C40B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R5C40B.CLK:1.585">     LPLL.CLKOP to R5C40B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R5C40B.CLK,R5C40B.Q0,fm_generator_wb_instance/SLICE_1237:ROUTE, 0.843,R5C40B.Q0,F14.PADDO,o_dac_b_c_2:DOPAD_DEL, 2.611,F14.PADDO,F14.PAD,o_dac_b[2]">Data path</A> fm_generator_wb_instance/SLICE_1237 to o_dac_b[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R5C40B.CLK to      R5C40B.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1237">fm_generator_wb_instance/SLICE_1237</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.843<A href="#@net:o_dac_b_c_2:R5C40B.Q0:F14.PADDO:0.843">      R5C40B.Q0 to F14.PADDO     </A> <A href="#@net:o_dac_b_c_2">o_dac_b_c_2</A>
DOPAD_DEL   ---     2.611      F14.PADDO to        F14.PAD <A href="#@comp:o_dac_b[2]">o_dac_b[2]</A>
                  --------
                    3.810   (77.9% logic, 22.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.436,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.067<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.067">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.678   (46.0% logic, 54.0% route), 1 logic levels.


Passed:  The following path meets requirements by 0.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1230">fm_generator_wb_instance/o_dac_a_registered_i2</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[1]">o_dac_a[1]</A>

   Data Path Delay:     3.837ns  (77.3% logic, 22.7% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1230 and
      3.837ns delay fm_generator_wb_instance/SLICE_1230 to o_dac_a[1] less
      5.678ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.256ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[1] by 0.043ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R14C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R14C40D.CLK:1.585">     LPLL.CLKOP to R14C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R14C40D.CLK,R14C40D.Q1,fm_generator_wb_instance/SLICE_1230:ROUTE, 0.870,R14C40D.Q1,J15.PADDO,o_dac_a_c_1:DOPAD_DEL, 2.611,J15.PADDO,J15.PAD,o_dac_a[1]">Data path</A> fm_generator_wb_instance/SLICE_1230 to o_dac_a[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356    R14C40D.CLK to     R14C40D.Q1 <A href="#@comp:fm_generator_wb_instance/SLICE_1230">fm_generator_wb_instance/SLICE_1230</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.870<A href="#@net:o_dac_a_c_1:R14C40D.Q1:J15.PADDO:0.870">     R14C40D.Q1 to J15.PADDO     </A> <A href="#@net:o_dac_a_c_1">o_dac_a_c_1</A>
DOPAD_DEL   ---     2.611      J15.PADDO to        J15.PAD <A href="#@comp:o_dac_a[1]">o_dac_a[1]</A>
                  --------
                    3.837   (77.3% logic, 22.7% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.436,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.067<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.067">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.678   (46.0% logic, 54.0% route), 1 logic levels.


Passed:  The following path meets requirements by 0.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:fm_generator_wb_instance/SLICE_1231">fm_generator_wb_instance/o_dac_a_registered_i3</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[2]">o_dac_a[2]</A>

   Data Path Delay:     3.837ns  (77.3% logic, 22.7% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1231 and
      3.837ns delay fm_generator_wb_instance/SLICE_1231 to o_dac_a[2] less
      5.678ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.256ns) meets
     -0.299ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[2] by 0.043ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R16C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to fm_generator_wb_instance/SLICE_1231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R16C40D.CLK:1.585">     LPLL.CLKOP to R16C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R16C40D.CLK,R16C40D.Q0,fm_generator_wb_instance/SLICE_1231:ROUTE, 0.870,R16C40D.Q0,K15.PADDO,o_dac_a_c_2:DOPAD_DEL, 2.611,K15.PADDO,K15.PAD,o_dac_a[2]">Data path</A> fm_generator_wb_instance/SLICE_1231 to o_dac_a[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356    R16C40D.CLK to     R16C40D.Q0 <A href="#@comp:fm_generator_wb_instance/SLICE_1231">fm_generator_wb_instance/SLICE_1231</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.870<A href="#@net:o_dac_a_c_2:R16C40D.Q0:K15.PADDO:0.870">     R16C40D.Q0 to K15.PADDO     </A> <A href="#@net:o_dac_a_c_2">o_dac_a_c_2</A>
DOPAD_DEL   ---     2.611      K15.PADDO to        K15.PAD <A href="#@comp:o_dac_a[2]">o_dac_a[2]</A>
                  --------
                    3.837   (77.3% logic, 22.7% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.500000 ns MIN -0.300000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.436,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.067<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.067">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.678   (46.0% logic, 54.0% route), 1 logic levels.

Warning:  -0.513ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |   72.000 MHz|   84.739 MHz|   8  
                                        |             |             |
FREQUENCY NET "lo_q" 48.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "lo_gen/lo_i" 48.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT GROUP "dac_bus" 2.500000   |             |             |
ns MIN -0.300000 ns CLKNET              |             |             |
"dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; |             |             |
Setup Analysis.                         |     2.500 ns|     0.300 ns|   2  
                                        |             |             |
CLOCK_TO_OUT GROUP "dac_bus" 2.500000   |             |             |
ns MIN -0.300000 ns CLKNET              |             |             |
"dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; |             |             |
Hold Analysis.                          |    -0.299 ns|    -0.513 ns|   2 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
o_dac_b_c_5                             |       1|       1|     33.33%
                                        |        |        |
o_dac_b_c_9                             |       1|       1|     33.33%
                                        |        |        |
o_dac_a_c_7                             |       1|       1|     33.33%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: <A href="#@net:lo_gen/lo_i">lo_gen/lo_i</A>   Source: lo_gen/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:i_ref_clk_c">i_ref_clk_c</A>   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 1266
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 3  Score: 465
Cumulative negative slack: 465

Constraints cover 63449 paths, 7 nets, and 21566 connections (95.95% coverage)

