# pipelined_counter_tests
testing pipelined counter (mostly in VHDL) from (this project)[https://github.com/PetteriAimonen/dso-quad-logic/blob/fpga_support/fpga/pipelined_counter.vhdl].
