multiline_comment|/*&n; * Carsten Langgaard, carstenl@mips.com&n; * Copyright (C) 1999, 2000 MIPS Technologies, Inc.  All rights reserved.&n; *&n; *  This program is free software; you can distribute it and/or modify it&n; *  under the terms of the GNU General Public License (Version 2) as&n; *  published by the Free Software Foundation.&n; *&n; *  This program is distributed in the hope it will be useful, but WITHOUT&n; *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or&n; *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License&n; *  for more details.&n; *&n; *  You should have received a copy of the GNU General Public License along&n; *  with this program; if not, write to the Free Software Foundation, Inc.,&n; *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.&n; */
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;asm/gt64120.h&gt;
DECL|macro|PCI_ACCESS_READ
mdefine_line|#define PCI_ACCESS_READ  0
DECL|macro|PCI_ACCESS_WRITE
mdefine_line|#define PCI_ACCESS_WRITE 1
multiline_comment|/*&n; *  PCI configuration cycle AD bus definition&n; */
multiline_comment|/* Type 0 */
DECL|macro|PCI_CFG_TYPE0_REG_SHF
mdefine_line|#define PCI_CFG_TYPE0_REG_SHF           0
DECL|macro|PCI_CFG_TYPE0_FUNC_SHF
mdefine_line|#define PCI_CFG_TYPE0_FUNC_SHF          8
multiline_comment|/* Type 1 */
DECL|macro|PCI_CFG_TYPE1_REG_SHF
mdefine_line|#define PCI_CFG_TYPE1_REG_SHF           0
DECL|macro|PCI_CFG_TYPE1_FUNC_SHF
mdefine_line|#define PCI_CFG_TYPE1_FUNC_SHF          8
DECL|macro|PCI_CFG_TYPE1_DEV_SHF
mdefine_line|#define PCI_CFG_TYPE1_DEV_SHF           11
DECL|macro|PCI_CFG_TYPE1_BUS_SHF
mdefine_line|#define PCI_CFG_TYPE1_BUS_SHF           16
DECL|function|gt64120_pcibios_config_access
r_static
r_int
id|gt64120_pcibios_config_access
c_func
(paren
r_int
r_char
id|access_type
comma
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
id|u32
op_star
id|data
)paren
(brace
r_int
r_char
id|busnum
op_assign
id|bus-&gt;number
suffix:semicolon
id|u32
id|intr
suffix:semicolon
r_if
c_cond
(paren
(paren
id|busnum
op_eq
l_int|0
)paren
op_logical_and
(paren
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_eq
l_int|0
)paren
)paren
multiline_comment|/* Galileo itself is devfn 0, don&squot;t move it around */
r_return
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
(paren
id|busnum
op_eq
l_int|0
)paren
op_logical_and
(paren
id|devfn
op_ge
id|PCI_DEVFN
c_func
(paren
l_int|31
comma
l_int|0
)paren
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* Because of a bug in the galileo (for slot 31). */
multiline_comment|/* Clear cause register bits */
id|GT_WRITE
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
op_complement
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
suffix:semicolon
multiline_comment|/* Setup address */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
(paren
id|busnum
op_lshift
id|GT_PCI0_CFGADDR_BUSNUM_SHF
)paren
op_or
(paren
id|devfn
op_lshift
id|GT_PCI0_CFGADDR_FUNCTNUM_SHF
)paren
op_or
(paren
(paren
id|where
op_div
l_int|4
)paren
op_lshift
id|GT_PCI0_CFGADDR_REGNUM_SHF
)paren
op_or
id|GT_PCI0_CFGADDR_CONFIGEN_BIT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|access_type
op_eq
id|PCI_ACCESS_WRITE
)paren
(brace
r_if
c_cond
(paren
id|busnum
op_eq
l_int|0
op_logical_and
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_eq
l_int|0
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * The Galileo system controller is acting&n;&t;&t;&t; * differently than other devices.&n;&t;&t;&t; */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
r_else
id|__GT_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|busnum
op_eq
l_int|0
op_logical_and
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_eq
l_int|0
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * The Galileo system controller is acting&n;&t;&t;&t; * differently than other devices.&n;&t;&t;&t; */
op_star
id|data
op_assign
id|GT_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
)paren
suffix:semicolon
)brace
r_else
op_star
id|data
op_assign
id|__GT_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
)paren
suffix:semicolon
)brace
multiline_comment|/* Check for master or target abort */
id|intr
op_assign
id|GT_READ
c_func
(paren
id|GT_INTRCAUSE_OFS
)paren
suffix:semicolon
r_if
c_cond
(paren
id|intr
op_amp
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
(brace
multiline_comment|/* Error occurred */
multiline_comment|/* Clear bits */
id|GT_WRITE
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
op_complement
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * We can&squot;t address 8 and 16 bit words directly.  Instead we have to&n; * read/write a 32bit word and mask/modify the data we actually want.&n; */
DECL|function|gt64120_pcibios_read
r_static
r_int
id|gt64120_pcibios_read
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
r_int
id|size
comma
id|u32
op_star
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|gt64120_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
r_if
c_cond
(paren
id|size
op_eq
l_int|1
)paren
op_star
id|val
op_assign
(paren
id|data
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
op_amp
l_int|0xff
suffix:semicolon
r_else
r_if
c_cond
(paren
id|size
op_eq
l_int|2
)paren
op_star
id|val
op_assign
(paren
id|data
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
op_amp
l_int|0xffff
suffix:semicolon
r_else
op_star
id|val
op_assign
id|data
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|gt64120_pcibios_write
r_static
r_int
id|gt64120_pcibios_write
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
r_int
id|size
comma
id|u32
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|size
op_eq
l_int|4
)paren
id|data
op_assign
id|val
suffix:semicolon
r_else
(brace
r_if
c_cond
(paren
id|gt64120_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
r_if
c_cond
(paren
id|size
op_eq
l_int|1
)paren
id|data
op_assign
(paren
id|data
op_amp
op_complement
(paren
l_int|0xff
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
)paren
op_or
(paren
id|val
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|size
op_eq
l_int|2
)paren
id|data
op_assign
(paren
id|data
op_amp
op_complement
(paren
l_int|0xffff
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
)paren
op_or
(paren
id|val
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|gt64120_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_WRITE
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|variable|gt64120_pci_ops
r_struct
id|pci_ops
id|gt64120_pci_ops
op_assign
(brace
dot
id|read
op_assign
id|gt64120_pcibios_read
comma
dot
id|write
op_assign
id|gt64120_pcibios_write
)brace
suffix:semicolon
eof
