Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 29 03:02:10 2022
| Host         : DESKTOP-D78LMBQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            2 |
|      8 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             276 |           42 |
| Yes          | No                    | No                     |             112 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------+------------------------------------------+------------------+----------------+
|       Clock Signal      |             Enable Signal            |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------+------------------------------------------+------------------+----------------+
| ~wire_clk6p25m_BUFG     |                                      |                                          |                1 |              2 |
|  wire_clk6p25m_BUFG     |                                      |                                          |                1 |              4 |
|  delay                  |                                      |                                          |                1 |              6 |
|  baysis_clock_IBUF_BUFG |                                      |                                          |                3 |              6 |
|  wire_clk6p25m_BUFG     | nolabel_line92/oled_data[15]_i_1_n_0 |                                          |                1 |              8 |
|  baysis_clock_IBUF_BUFG |                                      | unit_20khz/J_MIC3_Pin1_OBUF              |                3 |             24 |
| ~wire_clk6p25m_BUFG     |                                      | nolabel_line49/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~wire_clk6p25m_BUFG     | nolabel_line49/delay[0]_i_1_n_0      |                                          |                5 |             40 |
|  baysis_clock_IBUF_BUFG |                                      | unit_20khz/clear                         |                8 |             64 |
|  baysis_clock_IBUF_BUFG |                                      | unit_6p25m/COUNT[0]_i_1__0_n_0           |                8 |             64 |
|  wire_clk6p25m_BUFG     | delay                                | nolabel_line92/count[31]_i_1_n_0         |                9 |             64 |
| ~wire_clk6p25m_BUFG     | nolabel_line49/state                 |                                          |                9 |             64 |
| ~wire_clk6p25m_BUFG     |                                      | nolabel_line49/spi_word[39]_i_1_n_0      |               18 |             90 |
+-------------------------+--------------------------------------+------------------------------------------+------------------+----------------+


