{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719991188486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719991188487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  3 10:19:48 2024 " "Processing started: Wed Jul  3 10:19:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719991188487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991188487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB4_FPGA -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4_FPGA -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991188487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719991188963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719991188963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-dataflow " "Found design unit 1: top-dataflow" {  } { { "../DUT/top.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201114 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../DUT/top.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991201114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-dataflow " "Found design unit 1: shifter-dataflow" {  } { { "../DUT/Shifter.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201117 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../DUT/Shifter.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/Shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991201117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/pwmenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/pwmenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwmEnv-dataflow " "Found design unit 1: pwmEnv-dataflow" {  } { { "../DUT/PWMenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/PWMenv.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201120 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwmEnv " "Found entity 1: pwmEnv" {  } { { "../DUT/PWMenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/PWMenv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991201120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-dataflow " "Found design unit 1: pwm-dataflow" {  } { { "../DUT/PWM.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/PWM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201124 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../DUT/PWM.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991201124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGIC-dataflow " "Found design unit 1: LOGIC-dataflow" {  } { { "../DUT/Logic.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/Logic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201126 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGIC " "Found entity 1: LOGIC" {  } { { "../DUT/Logic.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/Logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991201126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-dataflow " "Found design unit 1: FA-dataflow" {  } { { "../DUT/FA.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/FA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201129 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../DUT/FA.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991201129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "../DUT/counter.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201132 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../DUT/counter.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991201132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "../DUT/aux_package.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/aux_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991201134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/aluenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/aluenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluEnv-struct " "Found design unit 1: aluEnv-struct" {  } { { "../DUT/ALUenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/ALUenv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201138 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluEnv " "Found entity 1: aluEnv" {  } { { "../DUT/ALUenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/ALUenv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991201138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/addersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/lab4fpgaquartusmemory/dut/addersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSub-dataflow " "Found design unit 1: AdderSub-dataflow" {  } { { "../DUT/AdderSub.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/AdderSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201141 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSub " "Found entity 1: AdderSub" {  } { { "../DUT/AdderSub.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/AdderSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719991201141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991201141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719991201188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluEnv aluEnv:alu_inst " "Elaborating entity \"aluEnv\" for hierarchy \"aluEnv:alu_inst\"" {  } { { "../DUT/top.vhd" "alu_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/top.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719991201211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSub aluEnv:alu_inst\|AdderSub:AddSub_inst " "Elaborating entity \"AdderSub\" for hierarchy \"aluEnv:alu_inst\|AdderSub:AddSub_inst\"" {  } { { "../DUT/ALUenv.vhd" "AddSub_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/ALUenv.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719991201241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA aluEnv:alu_inst\|AdderSub:AddSub_inst\|FA:FA0 " "Elaborating entity \"FA\" for hierarchy \"aluEnv:alu_inst\|AdderSub:AddSub_inst\|FA:FA0\"" {  } { { "../DUT/AdderSub.vhd" "FA0" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/AdderSub.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719991201276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter aluEnv:alu_inst\|shifter:Shift_inst " "Elaborating entity \"shifter\" for hierarchy \"aluEnv:alu_inst\|shifter:Shift_inst\"" {  } { { "../DUT/ALUenv.vhd" "Shift_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/ALUenv.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719991201316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC aluEnv:alu_inst\|LOGIC:Boolean_inst " "Elaborating entity \"LOGIC\" for hierarchy \"aluEnv:alu_inst\|LOGIC:Boolean_inst\"" {  } { { "../DUT/ALUenv.vhd" "Boolean_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/ALUenv.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719991201370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwmEnv pwmEnv:pwm_inst " "Elaborating entity \"pwmEnv\" for hierarchy \"pwmEnv:pwm_inst\"" {  } { { "../DUT/top.vhd" "pwm_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/top.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719991201405 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros_vector PWMenv.vhd(18) " "VHDL Signal Declaration warning at PWMenv.vhd(18): used explicit default value for signal \"zeros_vector\" because signal was never assigned a value" {  } { { "../DUT/PWMenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/PWMenv.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719991201419 "|top|pwmEnv:pwm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwmEnv:pwm_inst\|pwm:pwm_inst " "Elaborating entity \"pwm\" for hierarchy \"pwmEnv:pwm_inst\|pwm:pwm_inst\"" {  } { { "../DUT/PWMenv.vhd" "pwm_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/LAB4FPGAQuartusMemory/DUT/PWMenv.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719991201421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719991202721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719991203831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719991203831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719991204152 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719991204152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719991204152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719991204152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719991204208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  3 10:20:04 2024 " "Processing ended: Wed Jul  3 10:20:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719991204208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719991204208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719991204208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719991204208 ""}
