Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Dec 18 15:17:10 2019
| Host         : DESKTOP-BDU1R06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file opgave_8_control_sets_placed.rpt
| Design       : opgave_8
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             287 |           79 |
| Yes          | No                    | No                     |              64 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             255 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+------------------------------------------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal     |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------------+------------------------+------------------------------------------------------+------------------+----------------+
|  Clk25MHz_BUFG       |                        |                                                      |                2 |              2 |
|  Clk100MHz_IBUF_BUFG |                        |                                                      |                2 |              2 |
|  Clk25MHz_BUFG       |                        | HCounter[31]_i_1_n_0                                 |                8 |             31 |
|  Clk25MHz_BUFG       | VCounter               | VCounter[31]_i_1_n_0                                 |                8 |             31 |
|  Clk250Hz_BUFG       |                        | BTNC_IBUF                                            |               11 |             32 |
|  Clk250Hz_BUFG       |                        | BalRechts[31]_i_1_n_0                                |               10 |             32 |
|  Clk250Hz_BUFG       | ScoreLinks[0]_i_1_n_0  | BTNC_IBUF                                            |                8 |             32 |
|  Clk250Hz_BUFG       | ScoreRechts            | BTNC_IBUF                                            |                8 |             32 |
|  Clk250Hz_BUFG       | directionX[31]_i_1_n_0 |                                                      |                8 |             32 |
|  Clk250Hz_BUFG       | directionX             | TellerGeraakt                                        |                8 |             32 |
|  Clk250Hz_BUFG       | directionY[31]_i_1_n_0 |                                                      |                8 |             32 |
|  Clk100MHz_IBUF_BUFG |                        | Teller250Hz                                          |                8 |             32 |
|  Clk100MHz_IBUF_BUFG |                        | Teller25MHz                                          |                8 |             32 |
|  Clk100MHz_IBUF_BUFG |                        | Scorebord_invoegen/TellerScoreBord[31]_i_1_n_0       |                9 |             32 |
|  Clk100MHz_IBUF_BUFG |                        | Scorebord_invoegen/TellerVerliezerWinner[31]_i_1_n_0 |                9 |             32 |
|  Clk250Hz_BUFG       |                        | TellerGeraakt                                        |               16 |             64 |
|  Clk250Hz_BUFG       | PaletLinksBovenY       | BTNC_IBUF                                            |               16 |             64 |
|  Clk250Hz_BUFG       | PaletRechtsBovenY      | BTNC_IBUF                                            |               16 |             64 |
+----------------------+------------------------+------------------------------------------------------+------------------+----------------+


