--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: processor_map.vhd
-- /___/   /\     Timestamp: Thu Dec 07 04:22:14 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 4 -pcf processor.pcf -rpw 100 -tpw 0 -ar Structure -tm processor -w -dir netgen/map -ofmt vhdl -sim processor_map.ncd processor_map.vhd 
-- Device	: 3s1200efg320-4 (PRODUCTION 1.27 2013-10-13)
-- Input file	: processor_map.ncd
-- Output file	: D:\yi__c\MIPS16-processor\processor\netgen\map\processor_map.vhd
-- # of Entities	: 1
-- Design Name	: processor
-- Xilinx	: D:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity processor is
  port (
    ram1_we : out STD_LOGIC; 
    rst : in STD_LOGIC := 'X'; 
    ram2_en : out STD_LOGIC; 
    hs : out STD_LOGIC; 
    data_ready : in STD_LOGIC := 'X'; 
    clk_11 : in STD_LOGIC := 'X'; 
    tbre : in STD_LOGIC := 'X'; 
    clk_manual : in STD_LOGIC := 'X'; 
    ps2data : in STD_LOGIC := 'X'; 
    ram2_oe : out STD_LOGIC; 
    ps2clk : in STD_LOGIC := 'X'; 
    tsre : in STD_LOGIC := 'X'; 
    ram1_en : out STD_LOGIC; 
    vs : out STD_LOGIC; 
    clk_50M : in STD_LOGIC := 'X'; 
    ram2_we : out STD_LOGIC; 
    rdn : out STD_LOGIC; 
    wrn : out STD_LOGIC; 
    ram1_oe : out STD_LOGIC; 
    ram1_data : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    ram2_data : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    oGreen : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ram1_addr : out STD_LOGIC_VECTOR ( 17 downto 0 ); 
    disp0 : out STD_LOGIC_VECTOR ( 6 downto 0 ); 
    disp1 : out STD_LOGIC_VECTOR ( 6 downto 0 ); 
    ram2_addr : out STD_LOGIC_VECTOR ( 17 downto 0 ); 
    oRed : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    oBlue : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    led : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    switch : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end processor;

architecture Structure of processor is
  signal VGA_vst_15672 : STD_LOGIC; 
  signal VGA_CLK_2_15673 : STD_LOGIC; 
  signal rst_IBUF_15674 : STD_LOGIC; 
  signal VGA_vs_15675 : STD_LOGIC; 
  signal N788_0 : STD_LOGIC; 
  signal N274_0 : STD_LOGIC; 
  signal N1829_0 : STD_LOGIC; 
  signal N48_0 : STD_LOGIC; 
  signal VGA_N306 : STD_LOGIC; 
  signal VGA_N311 : STD_LOGIC; 
  signal VGA_N219 : STD_LOGIC; 
  signal VGA_N37_0 : STD_LOGIC; 
  signal VGA_romAddr_and000043_0 : STD_LOGIC; 
  signal VGA_N148_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_4_0 : STD_LOGIC; 
  signal N163_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_reg_write_enable_out_15702 : STD_LOGIC; 
  signal clk : STD_LOGIC; 
  signal ALU_MEM_regs_imp_reg_write_enable_out_15704 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_write_out_15705 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal VGA_hst_15723 : STD_LOGIC; 
  signal oBlue_0_OBUF_0 : STD_LOGIC; 
  signal N1795_0 : STD_LOGIC; 
  signal VGA_vst_mux000111_0 : STD_LOGIC; 
  signal VGA_vst_mux000123_15729 : STD_LOGIC; 
  signal read_reg_2_from_id_3_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_cmp_eq0002_0 : STD_LOGIC; 
  signal N1208_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_2_0_1_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_13_15738 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_15_15739 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_12_15740 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_14_15741 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_573_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_111_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_13_15744 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_12_15745 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_14_15746 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_15_15747 : STD_LOGIC; 
  signal VGA_N42_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_125_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_389_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_227_0 : STD_LOGIC; 
  signal VGA_N861_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_237_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_10_15761 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_8_15762 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_9_15763 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_11_15764 : STD_LOGIC; 
  signal N971_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_190_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_15_15767 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_14_15768 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_13_15769 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_12_15770 : STD_LOGIC; 
  signal VGA_N1310_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_176_0 : STD_LOGIC; 
  signal N1739 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux000064_0 : STD_LOGIC; 
  signal VGA_bt_and0144_15781 : STD_LOGIC; 
  signal VGA_bt_and0142_0 : STD_LOGIC; 
  signal VGA_bt_and0143_15783 : STD_LOGIC; 
  signal VGA_N221_0 : STD_LOGIC; 
  signal VGA_N192_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1110_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_267_0 : STD_LOGIC; 
  signal VGA_N400 : STD_LOGIC; 
  signal VGA_bt_and0147 : STD_LOGIC; 
  signal N1949 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_828_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_218_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_7_15793 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_5_15794 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_6_15795 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_4_15796 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0019_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_316_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_10_15799 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_8_15800 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_9_15801 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_11_15802 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_240_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_165_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0020_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_421_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_6_15810 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_5_15811 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_4_15812 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_7_15813 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_207_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_182_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_248_0 : STD_LOGIC; 
  signal VGA_romData_mux0001 : STD_LOGIC; 
  signal VGA_N269_0 : STD_LOGIC; 
  signal VGA_N223_0 : STD_LOGIC; 
  signal VGA_bt_and01431 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1262_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_356_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_714 : STD_LOGIC; 
  signal N1503_0 : STD_LOGIC; 
  signal N618_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_390_0 : STD_LOGIC; 
  signal VGA_N278 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_203_0 : STD_LOGIC; 
  signal VGA_N300_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_160_0 : STD_LOGIC; 
  signal N1417_0 : STD_LOGIC; 
  signal VGA_bt_and0145 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_0_15835 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0024_0 : STD_LOGIC; 
  signal VGA_N02_0 : STD_LOGIC; 
  signal VGA_N317_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_960_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_126_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_148_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_149_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_6_15843 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_5_15844 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_4_15845 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_7_15846 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1072_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_743_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_932_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0001_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_935_0 : STD_LOGIC; 
  signal VGA_N285_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0008 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_860_0 : STD_LOGIC; 
  signal VGA_N316_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_11_15856 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_9_15857 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_10_15858 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_8_15859 : STD_LOGIC; 
  signal VGA_N841_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_664_0 : STD_LOGIC; 
  signal VGA_bt_and0003 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_782_0 : STD_LOGIC; 
  signal VGA_bt_and0002_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_809_15865 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_1_15866 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_3_15867 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_0_15868 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_2_15869 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_820_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_6_15871 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_5_15872 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_4_15873 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_7_15874 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1215_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_681_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_229_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_851_0 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_enable_out_15883 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0033_0 : STD_LOGIC; 
  signal VGA_bt_and0149_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_12_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_987_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_2_15889 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_1_15890 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_3_15891 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1106_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_534_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_293_0 : STD_LOGIC; 
  signal VGA_N251_0 : STD_LOGIC; 
  signal VGA_N279 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_417 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1768_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_445_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_3_15900 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_1_15901 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_2_15902 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_0_15903 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0027_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1016_SW2 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_981_15906 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_1_15907 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_3_15908 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_0_15909 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_2_15910 : STD_LOGIC; 
  signal N1134_0 : STD_LOGIC; 
  signal VGA_romData_mux0003 : STD_LOGIC; 
  signal N1827_0 : STD_LOGIC; 
  signal N1101_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1271_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_422_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_312_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_303_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0005 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0013 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_319_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_313_0 : STD_LOGIC; 
  signal N1393_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_980_0 : STD_LOGIC; 
  signal VGA_bt_and0005_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_348_15926 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_106_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_396_0 : STD_LOGIC; 
  signal VGA_N417_0 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0010_0 : STD_LOGIC; 
  signal VGA_bt_not0001212_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0016_0 : STD_LOGIC; 
  signal VGA_N274 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_493 : STD_LOGIC; 
  signal VGA_bt_not0001229_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_520_0 : STD_LOGIC; 
  signal VGA_N51_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0012_0 : STD_LOGIC; 
  signal N1947_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_666_0 : STD_LOGIC; 
  signal N1761 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1811_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_605_0 : STD_LOGIC; 
  signal VGA_N162_0 : STD_LOGIC; 
  signal VGA_N327 : STD_LOGIC; 
  signal N233_0 : STD_LOGIC; 
  signal VGA_bt_not000154_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_767_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0002_0 : STD_LOGIC; 
  signal N1315_0 : STD_LOGIC; 
  signal VGA_N283_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9_15952 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N7 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_15954 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0018_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0026 : STD_LOGIC; 
  signal N1401_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_548_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_968_0 : STD_LOGIC; 
  signal VGA_N301 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_210_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_999_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0032 : STD_LOGIC; 
  signal pc_from_if_tmp_15_0 : STD_LOGIC; 
  signal VGA_N64_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1000_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_685_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0025_0 : STD_LOGIC; 
  signal N1483_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_542_0 : STD_LOGIC; 
  signal N1731_0 : STD_LOGIC; 
  signal VGA_bt_and0004_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0004_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_173_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_377_0 : STD_LOGIC; 
  signal VGA_bt_and015011_0 : STD_LOGIC; 
  signal VGA_N438_0 : STD_LOGIC; 
  signal N1217_0 : STD_LOGIC; 
  signal VGA_bt_and015023_15981 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1512_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1403_0 : STD_LOGIC; 
  signal N1691_0 : STD_LOGIC; 
  signal VGA_N421_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1779 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_756_15991 : STD_LOGIC; 
  signal instruction_from_if_tmp_13_0 : STD_LOGIC; 
  signal instruction_from_if_tmp_14_0 : STD_LOGIC; 
  signal N617_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_380_0 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_ClkEn_inv_0 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal N340 : STD_LOGIC; 
  signal N342 : STD_LOGIC; 
  signal instruction_from_if_tmp_6_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1039_0 : STD_LOGIC; 
  signal VGA_bt_and0150 : STD_LOGIC; 
  signal VGA_N2271_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_13_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_892_0 : STD_LOGIC; 
  signal VGA_bt_and0001 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_849 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_876 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1584_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_912_0 : STD_LOGIC; 
  signal VGA_bt_and0148_16012 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_724_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_817_16014 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_737_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_774 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_814_0 : STD_LOGIC; 
  signal N631_0 : STD_LOGIC; 
  signal VGA_bt_and0151_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0037 : STD_LOGIC; 
  signal VGA_N70_0 : STD_LOGIC; 
  signal pc_from_if_tmp_11_0 : STD_LOGIC; 
  signal VGA_N429_0 : STD_LOGIC; 
  signal N332 : STD_LOGIC; 
  signal N333 : STD_LOGIC; 
  signal N334 : STD_LOGIC; 
  signal VGA_N271_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_929_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_not0001_0 : STD_LOGIC; 
  signal clk_manual_BUFGP : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_16031 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_kdata_16033 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_16034 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_16035 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_16036 : STD_LOGIC; 
  signal DM_imp_Ram1Data_cmp_eq0000112_0 : STD_LOGIC; 
  signal N1957_0 : STD_LOGIC; 
  signal DM_imp_Ram1Data_cmp_eq0000129_0 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_read_out_16051 : STD_LOGIC; 
  signal DM_imp_Ram1Data_cmp_eq000014_0 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_lut_0_0 : STD_LOGIC; 
  signal ALU_imp_tmp_or0003_0 : STD_LOGIC; 
  signal ALU_imp_tmp_mux0000_0_0 : STD_LOGIC; 
  signal N1893_0 : STD_LOGIC; 
  signal N415_0 : STD_LOGIC; 
  signal ALU_imp_tmp_15_20_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0028_0 : STD_LOGIC; 
  signal register_module_imp_N64_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N01 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_cmp_le0000 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N8_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_13_0 : STD_LOGIC; 
  signal VGA_N1491_0 : STD_LOGIC; 
  signal pc_from_if_tmp_10_0 : STD_LOGIC; 
  signal pc_from_if_tmp_8_0 : STD_LOGIC; 
  signal pc_from_if_tmp_9_0 : STD_LOGIC; 
  signal N915_0 : STD_LOGIC; 
  signal instruction_from_if_tmp_10_0 : STD_LOGIC; 
  signal instruction_from_if_tmp_12_0 : STD_LOGIC; 
  signal N339 : STD_LOGIC; 
  signal instruction_from_if_tmp_8_0 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_8_1_16112 : STD_LOGIC; 
  signal N1813_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_clk2_16114 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_clk1_16115 : STD_LOGIC; 
  signal N343 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0021 : STD_LOGIC; 
  signal VGA_N250_0 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_stall_inv_0 : STD_LOGIC; 
  signal pc_from_if_tmp_0_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_0_0 : STD_LOGIC; 
  signal pc_from_if_tmp_1_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_1_0 : STD_LOGIC; 
  signal pc_from_if_tmp_12_0 : STD_LOGIC; 
  signal pc_from_if_tmp_2_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_2_0 : STD_LOGIC; 
  signal pc_from_if_tmp_13_0 : STD_LOGIC; 
  signal pc_from_if_tmp_3_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_3_0 : STD_LOGIC; 
  signal VGA_N433_0 : STD_LOGIC; 
  signal N1213_0 : STD_LOGIC; 
  signal pc_from_if_tmp_14_0 : STD_LOGIC; 
  signal pc_from_if_tmp_4_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_4_0 : STD_LOGIC; 
  signal VGA_N276 : STD_LOGIC; 
  signal VGA_N410 : STD_LOGIC; 
  signal N1905_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_11_0 : STD_LOGIC; 
  signal pc_from_if_tmp_6_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_6_0 : STD_LOGIC; 
  signal pc_from_if_tmp_5_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_5_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_8_0 : STD_LOGIC; 
  signal pc_from_if_tmp_7_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_7_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_9_Q : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_15_Q : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_9_111_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_10_111_0 : STD_LOGIC; 
  signal VGA_romData_mux0000 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_129_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_92_0 : STD_LOGIC; 
  signal address_in_to_if_tmp_9_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1223_0 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_0 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0042 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1219_0 : STD_LOGIC; 
  signal VGA_N801_0 : STD_LOGIC; 
  signal VGA_y_8_1_16185 : STD_LOGIC; 
  signal VGA_y_7_1_16186 : STD_LOGIC; 
  signal VGA_N94_0 : STD_LOGIC; 
  signal VGA_y_6_1_16188 : STD_LOGIC; 
  signal VGA_romAddr_and0000187_0 : STD_LOGIC; 
  signal VGA_N419_0 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_not0001_0 : STD_LOGIC; 
  signal register_module_imp_N13_0 : STD_LOGIC; 
  signal register_module_imp_N2 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_3_5_0 : STD_LOGIC; 
  signal N1783_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_op_code_cmp_eq0004_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq0007_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq0006_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_cmp_eq0001 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_or000014_16210 : STD_LOGIC; 
  signal immediate_from_id_tmp_0_0 : STD_LOGIC; 
  signal N60_0 : STD_LOGIC; 
  signal N429_0 : STD_LOGIC; 
  signal N663_0 : STD_LOGIC; 
  signal VGA_N2101_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1252_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0048_0 : STD_LOGIC; 
  signal N1787 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq0002 : STD_LOGIC; 
  signal N1929_0 : STD_LOGIC; 
  signal VGA_N272 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1219_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_6_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000115_16226 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000127_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000165_16228 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000232 : STD_LOGIC; 
  signal N1737_0 : STD_LOGIC; 
  signal N1753_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux000034_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000262_16233 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux000045_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux000060_0 : STD_LOGIC; 
  signal keyboard_key_value_4_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_3_1_16237 : STD_LOGIC; 
  signal N649_0 : STD_LOGIC; 
  signal N1338_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7_16240 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_16241 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux000022_0 : STD_LOGIC; 
  signal keyboard_imp_N7_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux0000211_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux000045_16247 : STD_LOGIC; 
  signal N1751_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_mux0001_3_5_16249 : STD_LOGIC; 
  signal N1911_0 : STD_LOGIC; 
  signal register_module_imp_N61 : STD_LOGIC; 
  signal N1791_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux0000118_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux000068_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N38 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_and0000_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_and0000_0 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_5_Q : STD_LOGIC; 
  signal N1755 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_0_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_N43_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N39 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f57 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f57 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_4_0 : STD_LOGIC; 
  signal N893_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000070_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux00007_0 : STD_LOGIC; 
  signal ALU_imp_Sh101 : STD_LOGIC; 
  signal ALU_imp_Sh105 : STD_LOGIC; 
  signal ALU_imp_Sh109 : STD_LOGIC; 
  signal ALU_imp_tmp_9_37_0 : STD_LOGIC; 
  signal ALU_imp_N10_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_83_0 : STD_LOGIC; 
  signal ALU_imp_Sh18114_0 : STD_LOGIC; 
  signal VGA_N72_0 : STD_LOGIC; 
  signal register_module_imp_operand2_src_tmp_1_0 : STD_LOGIC; 
  signal immediate_from_id_tmp_4_0 : STD_LOGIC; 
  signal is_hazard_2_to_id_tmp : STD_LOGIC; 
  signal N750 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_2_17_0 : STD_LOGIC; 
  signal N1057_0 : STD_LOGIC; 
  signal N778_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0038_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_not0001_0 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0006 : STD_LOGIC; 
  signal ALU_imp_tmp_1_34_0 : STD_LOGIC; 
  signal ALU_imp_tmp_1_1_0 : STD_LOGIC; 
  signal N212_0 : STD_LOGIC; 
  signal N1334_0 : STD_LOGIC; 
  signal immediate_from_id_tmp_7_0 : STD_LOGIC; 
  signal N1054_0 : STD_LOGIC; 
  signal N1045_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_183_16345 : STD_LOGIC; 
  signal N1270_0 : STD_LOGIC; 
  signal N1425_0 : STD_LOGIC; 
  signal VGA_N1671_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_9_5_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_5_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_8_5_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_1_5_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_3_26_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_3_111_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_3_5_16361 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_enable_out_16364 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_12_5_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_7_5_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_11_16371 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_10_16372 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_13_16375 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_12_16376 : STD_LOGIC; 
  signal VGA_N110_0 : STD_LOGIC; 
  signal VGA_N247 : STD_LOGIC; 
  signal VGA_N1051 : STD_LOGIC; 
  signal N1447_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_15_16383 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_14_16384 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_and0000_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N44_0 : STD_LOGIC; 
  signal bubble_to_id_alu_tmp93_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_and0000_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_and0000_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_11_16394 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_10_16395 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_13_16396 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_12_16397 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_15_16398 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_14_16399 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_and0000_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_11_16401 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_10_16402 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_13_16403 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_12_16404 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_15_16405 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_14_16406 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_and0000_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_11_16408 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_10_16409 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_13_16410 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_12_16411 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_15_16412 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_14_16413 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_and0000_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_11_16415 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_10_16416 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_13_16417 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_12_16418 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_15_16419 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_14_16420 : STD_LOGIC; 
  signal N1841_0 : STD_LOGIC; 
  signal VGA_bt_not0001136_0 : STD_LOGIC; 
  signal N1206_0 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0011_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1100_0 : STD_LOGIC; 
  signal VGA_bt_not0001246_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5_16429 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_16430 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_is_jump_out_16435 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux0000131_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux000083_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux000027_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux000074_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux000061_16463 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux000090_0 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N37 : STD_LOGIC; 
  signal VGA_N43_0 : STD_LOGIC; 
  signal VGA_N1621_0 : STD_LOGIC; 
  signal VGA_N1661_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_not0001_0 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N259_0 : STD_LOGIC; 
  signal N264_0 : STD_LOGIC; 
  signal VGA_N437 : STD_LOGIC; 
  signal N1363_0 : STD_LOGIC; 
  signal N584_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_not0001_0 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal is_hazard_1_to_id_tmp : STD_LOGIC; 
  signal VGA_bt_and0006_0 : STD_LOGIC; 
  signal VGA_bt_and01441_0 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_717_0 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N321 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_not0001_0 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1123_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1109 : STD_LOGIC; 
  signal VGA_N308_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1131_0 : STD_LOGIC; 
  signal N774_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0029 : STD_LOGIC; 
  signal N953_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1213_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1421_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1311_0 : STD_LOGIC; 
  signal VGA_bt_and01451_0 : STD_LOGIC; 
  signal N890_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1442_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1455_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1283_0 : STD_LOGIC; 
  signal N335 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_1_16564 : STD_LOGIC; 
  signal VGA_N252_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1230_16566 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1248_0 : STD_LOGIC; 
  signal N344 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal N346 : STD_LOGIC; 
  signal N347 : STD_LOGIC; 
  signal VGA_N249_0 : STD_LOGIC; 
  signal is_structural_hazard_to_if_tmp_0 : STD_LOGIC; 
  signal VGA_N425_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1273_16575 : STD_LOGIC; 
  signal N641 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1345_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0034_0 : STD_LOGIC; 
  signal N1857_0 : STD_LOGIC; 
  signal VGA_N284_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1457_0 : STD_LOGIC; 
  signal VGA_N294 : STD_LOGIC; 
  signal N52_0 : STD_LOGIC; 
  signal VGA_N307_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1476_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1396_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1702_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1495_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1181_0 : STD_LOGIC; 
  signal N1268_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1227_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1076_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1361_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_41 : STD_LOGIC; 
  signal N553 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026_0 : STD_LOGIC; 
  signal N674_0 : STD_LOGIC; 
  signal N582_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1467_0 : STD_LOGIC; 
  signal VGA_N248 : STD_LOGIC; 
  signal N1225_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1948_0 : STD_LOGIC; 
  signal N337 : STD_LOGIC; 
  signal N336 : STD_LOGIC; 
  signal N338 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_10_1_16608 : STD_LOGIC; 
  signal VGA_N265_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0017_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1093_0 : STD_LOGIC; 
  signal VGA_N336_0 : STD_LOGIC; 
  signal VGA_N434_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1741_0 : STD_LOGIC; 
  signal VGA_N418 : STD_LOGIC; 
  signal N1138 : STD_LOGIC; 
  signal VGA_N114_0 : STD_LOGIC; 
  signal VGA_N126 : STD_LOGIC; 
  signal N802_0 : STD_LOGIC; 
  signal N1951_0 : STD_LOGIC; 
  signal VGA_N13 : STD_LOGIC; 
  signal N1885_0 : STD_LOGIC; 
  signal N1799_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux000011_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux000033 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux0000193_16626 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux0000172 : STD_LOGIC; 
  signal N1749_0 : STD_LOGIC; 
  signal keyboard_key_value_0_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux000099_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux00008_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N15 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux0000113_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_read_out_16644 : STD_LOGIC; 
  signal VGA_N69_0 : STD_LOGIC; 
  signal N1849 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_is_branch_out_16647 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0 : STD_LOGIC; 
  signal N1811_0 : STD_LOGIC; 
  signal N1807_0 : STD_LOGIC; 
  signal VGA_bt_not000114_0 : STD_LOGIC; 
  signal VGA_N339_0 : STD_LOGIC; 
  signal VGA_bt_not000128_0 : STD_LOGIC; 
  signal VGA_bt_not000125_0 : STD_LOGIC; 
  signal VGA_romAddr_and000028_0 : STD_LOGIC; 
  signal VGA_romAddr_and000074_0 : STD_LOGIC; 
  signal N417_0 : STD_LOGIC; 
  signal N539_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_0_59 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_0_33_0 : STD_LOGIC; 
  signal bubble_to_id_alu_tmp150_16664 : STD_LOGIC; 
  signal N1769_0 : STD_LOGIC; 
  signal DM_imp_Ram1Data_not0001_inv_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux000035_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux0000168_16675 : STD_LOGIC; 
  signal N1741 : STD_LOGIC; 
  signal keyboard_key_value_5_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_not0001_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3_16679 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_16680 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N36 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux0000192 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux000076_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N40 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_1_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_1_0 : STD_LOGIC; 
  signal VGA_bt_and01511_16688 : STD_LOGIC; 
  signal N1167 : STD_LOGIC; 
  signal N600 : STD_LOGIC; 
  signal VGA_N3061_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N47_0 : STD_LOGIC; 
  signal read_reg_1_from_id_0_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_10_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_1_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_9_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_9_0 : STD_LOGIC; 
  signal N1266_0 : STD_LOGIC; 
  signal N1264_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_15_0 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_3_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_33_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_33_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_14_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_6_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_33_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_33_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_13_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_8_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_33_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_33_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_12_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_33_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_9_33_0 : STD_LOGIC; 
  signal register_module_imp_operand1_src_tmp : STD_LOGIC; 
  signal bubble_to_id_alu_tmp : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_9_0 : STD_LOGIC; 
  signal register_module_imp_read_data2_tmp_9_Q : STD_LOGIC; 
  signal N764_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_9_17_16740 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_9_4_16741 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux0000124_0 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux00009_0 : STD_LOGIC; 
  signal instruction_fetch_module_imp_u_Ram2OE_inv_0 : STD_LOGIC; 
  signal register_module_imp_N58 : STD_LOGIC; 
  signal N58_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_0_24_0 : STD_LOGIC; 
  signal clk_50 : STD_LOGIC; 
  signal VGA_CLK_21 : STD_LOGIC; 
  signal N1747 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux0000156_0 : STD_LOGIC; 
  signal register_module_imp_N0 : STD_LOGIC; 
  signal register_module_imp_N14 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_or0002 : STD_LOGIC; 
  signal immediate_from_id_tmp_1_0 : STD_LOGIC; 
  signal N1941_0 : STD_LOGIC; 
  signal N1202_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_mux0001_2_6_16760 : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_mux0001_2_14_0 : STD_LOGIC; 
  signal N1703 : STD_LOGIC; 
  signal N3211 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_10_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_1_17_0 : STD_LOGIC; 
  signal N1583_0 : STD_LOGIC; 
  signal N1581_0 : STD_LOGIC; 
  signal ALU_imp_N01 : STD_LOGIC; 
  signal N1471_0 : STD_LOGIC; 
  signal ALU_imp_Sh77_0 : STD_LOGIC; 
  signal N1719 : STD_LOGIC; 
  signal N319 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_enable_out_16777 : STD_LOGIC; 
  signal N1717 : STD_LOGIC; 
  signal N318 : STD_LOGIC; 
  signal N1105_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1553_0 : STD_LOGIC; 
  signal VGA_x_0_1_16789 : STD_LOGIC; 
  signal VGA_x_1_1_16790 : STD_LOGIC; 
  signal VGA_x_2_1_16791 : STD_LOGIC; 
  signal VGA_x_3_2_16792 : STD_LOGIC; 
  signal VGA_N15_0 : STD_LOGIC; 
  signal N1715 : STD_LOGIC; 
  signal N317 : STD_LOGIC; 
  signal N1701 : STD_LOGIC; 
  signal N316 : STD_LOGIC; 
  signal N111_0 : STD_LOGIC; 
  signal VGA_N267 : STD_LOGIC; 
  signal N573_0 : STD_LOGIC; 
  signal N299_0 : STD_LOGIC; 
  signal VGA_N1021_0 : STD_LOGIC; 
  signal keyboard_imp_stat_FSM_FFd1_16806 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_not00014_0 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_not000137_16808 : STD_LOGIC; 
  signal VGA_romAddr_and0000150_0 : STD_LOGIC; 
  signal N9_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1559_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1642 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1687_0 : STD_LOGIC; 
  signal N1467 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1647_0 : STD_LOGIC; 
  signal data_ready_IBUF_16816 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux000022_0 : STD_LOGIC; 
  signal VGA_bt_cmp_le0014_0 : STD_LOGIC; 
  signal VGA_bt_cmp_ge0014 : STD_LOGIC; 
  signal VGA_bt_not0001123_16830 : STD_LOGIC; 
  signal N1479_0 : STD_LOGIC; 
  signal N426_0 : STD_LOGIC; 
  signal N975_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_613 : STD_LOGIC; 
  signal VGA_N289 : STD_LOGIC; 
  signal N235_0 : STD_LOGIC; 
  signal N565_0 : STD_LOGIC; 
  signal VGA_N280_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1207_0 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_3_0 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_4_0 : STD_LOGIC; 
  signal VGA_x_4_2_16842 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_6_0 : STD_LOGIC; 
  signal VGA_x_6_2_16844 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_7_0 : STD_LOGIC; 
  signal VGA_x_7_2_16846 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_8_0 : STD_LOGIC; 
  signal VGA_x_8_2_16848 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_9_0 : STD_LOGIC; 
  signal VGA_x_9_2_16850 : STD_LOGIC; 
  signal VGA_Result_7_1 : STD_LOGIC; 
  signal VGA_x_cmp_eq0000_16852 : STD_LOGIC; 
  signal VGA_y_7_2_16853 : STD_LOGIC; 
  signal VGA_N74 : STD_LOGIC; 
  signal VGA_N62_0 : STD_LOGIC; 
  signal VGA_N68_0 : STD_LOGIC; 
  signal N1711 : STD_LOGIC; 
  signal N329 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_2_0 : STD_LOGIC; 
  signal VGA_y_4_1_16870 : STD_LOGIC; 
  signal VGA_y_3_1_16871 : STD_LOGIC; 
  signal N442_0 : STD_LOGIC; 
  signal VGA_bt_not000151_0 : STD_LOGIC; 
  signal VGA_bt_not000140 : STD_LOGIC; 
  signal VGA_bt_not000168_0 : STD_LOGIC; 
  signal VGA_bt_not000147_0 : STD_LOGIC; 
  signal N424_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_1_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_3_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_5_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_7_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_9_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_11_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_13_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_15_Q : STD_LOGIC; 
  signal N1070_0 : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_1_Q : STD_LOGIC; 
  signal N1157_0 : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_3_Q : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_5_Q : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_7_Q : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_9_Q : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_11_Q : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_1_Q : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_3_Q : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_5_Q : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_7_Q : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_9_Q : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_11_Q : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_1_Q : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_3_Q : STD_LOGIC; 
  signal register_module_imp_N17 : STD_LOGIC; 
  signal register_module_imp_N12_0 : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_5_Q : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_7_Q : STD_LOGIC; 
  signal register_module_imp_N63 : STD_LOGIC; 
  signal register_module_imp_controller_imp_is_jump_cmp_eq0000 : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_9_Q : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_11_Q : STD_LOGIC; 
  signal VGA_Mcount_x_cy_1_Q : STD_LOGIC; 
  signal VGA_Mcount_x_cy_3_Q : STD_LOGIC; 
  signal VGA_Mcount_x_cy_5_Q : STD_LOGIC; 
  signal VGA_y_5_1_17044 : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_1_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_3_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_5_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_7_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_9_Q : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_11_Q : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_3_Q : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_5_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_5_17071 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_5_17072 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_5_17073 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_5_17074 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f511 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f511 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_6_17078 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_6_17079 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_6_17080 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_6_17081 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f512 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f512 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_7_17085 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_7_17086 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_7_17087 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_7_17088 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f513 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f513 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_8_17092 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_8_17093 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_8_17094 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_8_17095 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f514 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f514 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_8_17099 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_9_17100 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_9_17101 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_9_17102 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_9_17103 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f515 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f515 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_9_17107 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f511 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f511 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_5_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f512 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f512 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_6_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f513 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f513 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_7_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f514 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f514 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_8_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f515 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f515 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_9_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f51 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f51 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f52 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f52 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f53 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f53 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f54 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f54 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f55 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f55 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f56 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f56 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_1_17141 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_1_17142 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_1_17143 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_1_17144 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f57 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f57 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_2_17148 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_2_17149 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_2_17150 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_2_17151 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f58 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f58 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_3_17155 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_3_17156 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_3_17157 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_3_17158 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f59 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f59 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_4_17162 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_4_17163 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_4_17164 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_4_17165 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f510 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f510 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f51 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f51 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_10_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f52 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f52 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_11_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f53 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f53 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_12_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f54 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f54 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_13_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f55 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f55 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_14_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f56 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f56 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_15_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f58 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f58 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_2_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f59 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f59 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_3_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f510 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f510 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_4_Q : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0000_3_f5 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0000_4_f5 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0001_3_f5 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0001_4_f5 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0002_3_f5 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0002_4_f5 : STD_LOGIC; 
  signal VGA_romData_mux0002 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0003_3_f5 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0003_4_f5 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_0_17213 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_0_17214 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_0_17215 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_0_17216 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_3_f5 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f5 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f5 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f5 : STD_LOGIC; 
  signal VGA_hs_17222 : STD_LOGIC; 
  signal N320 : STD_LOGIC; 
  signal tbre_IBUF_17224 : STD_LOGIC; 
  signal clk_manual_BUFGP_IBUFG_17227 : STD_LOGIC; 
  signal N331 : STD_LOGIC; 
  signal N330 : STD_LOGIC; 
  signal N328 : STD_LOGIC; 
  signal N327 : STD_LOGIC; 
  signal N326 : STD_LOGIC; 
  signal N325 : STD_LOGIC; 
  signal N324 : STD_LOGIC; 
  signal N323 : STD_LOGIC; 
  signal N322 : STD_LOGIC; 
  signal switch_10_IBUF_17250 : STD_LOGIC; 
  signal switch_11_IBUF_17251 : STD_LOGIC; 
  signal switch_12_IBUF_17252 : STD_LOGIC; 
  signal switch_13_IBUF_17253 : STD_LOGIC; 
  signal switch_14_IBUF_17254 : STD_LOGIC; 
  signal switch_15_IBUF_17255 : STD_LOGIC; 
  signal clk_11_IBUF_17256 : STD_LOGIC; 
  signal switch_0_IBUF_17258 : STD_LOGIC; 
  signal switch_1_IBUF_17259 : STD_LOGIC; 
  signal switch_2_IBUF_17260 : STD_LOGIC; 
  signal switch_3_IBUF_17261 : STD_LOGIC; 
  signal switch_4_IBUF_17262 : STD_LOGIC; 
  signal switch_5_IBUF_17263 : STD_LOGIC; 
  signal switch_6_IBUF_17264 : STD_LOGIC; 
  signal switch_7_IBUF_17265 : STD_LOGIC; 
  signal switch_8_IBUF_17266 : STD_LOGIC; 
  signal switch_9_IBUF_17267 : STD_LOGIC; 
  signal Inst_clock_CLKFX_BUF : STD_LOGIC; 
  signal Inst_clock_CLK0_BUF : STD_LOGIC; 
  signal ALU_imp_tmp_or00044_0 : STD_LOGIC; 
  signal ALU_imp_tmp_or00049_0 : STD_LOGIC; 
  signal ALU_imp_tmp_or000414_17283 : STD_LOGIC; 
  signal N438 : STD_LOGIC; 
  signal ALU_imp_Sh108 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0010 : STD_LOGIC; 
  signal ALU_imp_Sh104_0 : STD_LOGIC; 
  signal ALU_imp_Sh96 : STD_LOGIC; 
  signal N1397_0 : STD_LOGIC; 
  signal ALU_imp_tmp_4_50 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0005 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0004 : STD_LOGIC; 
  signal ALU_imp_tmp_5_12 : STD_LOGIC; 
  signal N179_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_499_17297 : STD_LOGIC; 
  signal N621 : STD_LOGIC; 
  signal ALU_imp_tmp_13_74 : STD_LOGIC; 
  signal ALU_imp_tmp_1_123 : STD_LOGIC; 
  signal ALU_imp_Sh97 : STD_LOGIC; 
  signal ALU_imp_tmp_1_224 : STD_LOGIC; 
  signal N1133 : STD_LOGIC; 
  signal ALU_imp_tmp_3_178 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000012_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000033 : STD_LOGIC; 
  signal ALU_imp_tmp_6_100_0 : STD_LOGIC; 
  signal ALU_imp_tmp_6_103_0 : STD_LOGIC; 
  signal N728_0 : STD_LOGIC; 
  signal ALU_imp_tmp_6_122_0 : STD_LOGIC; 
  signal ALU_imp_tmp_6_136 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1386_0 : STD_LOGIC; 
  signal N635 : STD_LOGIC; 
  signal N203_0 : STD_LOGIC; 
  signal N202 : STD_LOGIC; 
  signal ALU_imp_Sh107 : STD_LOGIC; 
  signal ALU_imp_Sh103_0 : STD_LOGIC; 
  signal ALU_imp_tmp_11_109 : STD_LOGIC; 
  signal N265 : STD_LOGIC; 
  signal ALU_imp_tmp_12_107 : STD_LOGIC; 
  signal N262 : STD_LOGIC; 
  signal ALU_imp_tmp_13_102 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_0_Q : STD_LOGIC; 
  signal N420 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_92_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_103_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_111_0 : STD_LOGIC; 
  signal N963 : STD_LOGIC; 
  signal N964 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_149 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable_cmp_eq0001_0 : STD_LOGIC; 
  signal N1679 : STD_LOGIC; 
  signal N766_0 : STD_LOGIC; 
  signal immediate_from_id_tmp_10_0 : STD_LOGIC; 
  signal N1065 : STD_LOGIC; 
  signal N1889 : STD_LOGIC; 
  signal N1919_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1354_0 : STD_LOGIC; 
  signal N709 : STD_LOGIC; 
  signal N1021 : STD_LOGIC; 
  signal N1345 : STD_LOGIC; 
  signal N643_0 : STD_LOGIC; 
  signal N653_0 : STD_LOGIC; 
  signal N567 : STD_LOGIC; 
  signal N1433 : STD_LOGIC; 
  signal N665_0 : STD_LOGIC; 
  signal N578 : STD_LOGIC; 
  signal ALU_imp_Sh5 : STD_LOGIC; 
  signal ALU_imp_Sh6 : STD_LOGIC; 
  signal ALU_imp_Sh7 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux0000137 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_593_0 : STD_LOGIC; 
  signal N1244 : STD_LOGIC; 
  signal N421_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_9_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_12_0 : STD_LOGIC; 
  signal N689 : STD_LOGIC; 
  signal register_module_imp_N6 : STD_LOGIC; 
  signal N624 : STD_LOGIC; 
  signal N627 : STD_LOGIC; 
  signal ALU_imp_Sh14 : STD_LOGIC; 
  signal ALU_imp_Sh78 : STD_LOGIC; 
  signal ALU_imp_N72 : STD_LOGIC; 
  signal ALU_imp_N27_0 : STD_LOGIC; 
  signal N1011 : STD_LOGIC; 
  signal keyboard_key_value_3_0 : STD_LOGIC; 
  signal keyboard_key_value_1_0 : STD_LOGIC; 
  signal keyboard_key_value_2_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_34 : STD_LOGIC; 
  signal VGA_bt_and0141_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_1017_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_713 : STD_LOGIC; 
  signal N1461 : STD_LOGIC; 
  signal VGA_N299 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_10_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_38 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_113 : STD_LOGIC; 
  signal keyboard_imp_stat_FSM_FFd1_In44_0 : STD_LOGIC; 
  signal keyboard_imp_stat_FSM_FFd1_In15_0 : STD_LOGIC; 
  signal N706 : STD_LOGIC; 
  signal N790 : STD_LOGIC; 
  signal N913 : STD_LOGIC; 
  signal N718 : STD_LOGIC; 
  signal N632 : STD_LOGIC; 
  signal register_module_imp_controller_imp_wb_src_cmp_eq0009_0 : STD_LOGIC; 
  signal register_module_imp_N26 : STD_LOGIC; 
  signal N1881 : STD_LOGIC; 
  signal N929 : STD_LOGIC; 
  signal N1733_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or0004_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_1_21 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_10_26_17396 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_10_5_17397 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_10_53 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_11_5_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_11_26_17400 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_53 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_12_26_17403 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_53 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_13_5_17405 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_13_26_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_53 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_14_5_17408 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_14_26_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_53 : STD_LOGIC; 
  signal N1274_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_15_26_17412 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_53 : STD_LOGIC; 
  signal N1721 : STD_LOGIC; 
  signal ALU_imp_Sh10 : STD_LOGIC; 
  signal ALU_imp_Sh11 : STD_LOGIC; 
  signal ALU_imp_Sh12 : STD_LOGIC; 
  signal ALU_imp_Sh72 : STD_LOGIC; 
  signal ALU_imp_Sh73 : STD_LOGIC; 
  signal ALU_imp_Sh98 : STD_LOGIC; 
  signal N1223 : STD_LOGIC; 
  signal N230_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0044_0 : STD_LOGIC; 
  signal N1246 : STD_LOGIC; 
  signal N1248 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_17_17428 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_53_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_4_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_17_17431 : STD_LOGIC; 
  signal N1332 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_17_17433 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_53_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_4_17435 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_17_17436 : STD_LOGIC; 
  signal N1330 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_17_17438 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_53_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_4_17440 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_17_17441 : STD_LOGIC; 
  signal N1328 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_17_17443 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_53_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_4_17445 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_17_0 : STD_LOGIC; 
  signal N1445 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_17_17448 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_53_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_4_17450 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_17_0 : STD_LOGIC; 
  signal N1443 : STD_LOGIC; 
  signal VGA_bt_and0140_17454 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_5_17455 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_2_0 : STD_LOGIC; 
  signal VGA_bt_or0000 : STD_LOGIC; 
  signal N1140 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_541 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_710 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_645 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_912 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_444 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_696 : STD_LOGIC; 
  signal N1771_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_71_0 : STD_LOGIC; 
  signal VGA_N412_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_100 : STD_LOGIC; 
  signal VGA_N1731_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_374 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_288 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_561 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_789 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_754 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_275_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_3261_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_305_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_381 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_752_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_813 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_263 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_904 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_364 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_401 : STD_LOGIC; 
  signal VGA_N242 : STD_LOGIC; 
  signal N1431_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_244 : STD_LOGIC; 
  signal N1907_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_429 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_569 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_598 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_977 : STD_LOGIC; 
  signal N430 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N46_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_1_0 : STD_LOGIC; 
  signal N1293 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_22 : STD_LOGIC; 
  signal N1451 : STD_LOGIC; 
  signal N939 : STD_LOGIC; 
  signal ALU_imp_Sh102 : STD_LOGIC; 
  signal ALU_imp_Sh110 : STD_LOGIC; 
  signal ALU_imp_Sh106 : STD_LOGIC; 
  signal N396 : STD_LOGIC; 
  signal N256 : STD_LOGIC; 
  signal ALU_imp_N5 : STD_LOGIC; 
  signal ALU_imp_N4 : STD_LOGIC; 
  signal N1041 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_2_111_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_2_5_17510 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_2_26_0 : STD_LOGIC; 
  signal N752_0 : STD_LOGIC; 
  signal N1044 : STD_LOGIC; 
  signal N754 : STD_LOGIC; 
  signal N1056 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_4_111_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_4_5_17517 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_4_26_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_4_0 : STD_LOGIC; 
  signal N1809_0 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal N1047 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_5_111_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_5_5_17525 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_5_26_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_5_0 : STD_LOGIC; 
  signal N758_0 : STD_LOGIC; 
  signal N1050 : STD_LOGIC; 
  signal N760 : STD_LOGIC; 
  signal N1053 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_7_111_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_7_26_17534 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_7_0 : STD_LOGIC; 
  signal N1805_0 : STD_LOGIC; 
  signal N762_0 : STD_LOGIC; 
  signal N1059 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux000021 : STD_LOGIC; 
  signal N1062 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1018 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_875_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1168_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1193 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1553 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_182_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_321_17549 : STD_LOGIC; 
  signal N1147 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1373 : STD_LOGIC; 
  signal instruction_from_if_tmp_5_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1046 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux0000108 : STD_LOGIC; 
  signal VGA_romAddr_and0000283_0 : STD_LOGIC; 
  signal VGA_bt_not0001184 : STD_LOGIC; 
  signal VGA_bt_not0001104_0 : STD_LOGIC; 
  signal VGA_bt_not0001128_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000243_0 : STD_LOGIC; 
  signal VGA_bt_cmp_le0015_0 : STD_LOGIC; 
  signal VGA_bt_cmp_ge0015 : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal VGA_bt_not000132_0 : STD_LOGIC; 
  signal N538 : STD_LOGIC; 
  signal VGA_romAddr_and0000162_17566 : STD_LOGIC; 
  signal VGA_bt_not000171_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000194_0 : STD_LOGIC; 
  signal VGA_romAddr_and000098_0 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_47_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_0_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_53 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_1_111_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_1_26_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_1_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_1_53 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_2_53 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_3_53 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_4_53 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_31_17581 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_17 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_5_53 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_6_26_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_6_111_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_6_5_17587 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_6_53 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_7_53 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_8_26_17590 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_8_111_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_8_53 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_9_26_17593 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_9_53 : STD_LOGIC; 
  signal keyboard_imp_N8 : STD_LOGIC; 
  signal N1128 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_mux0001_0_23 : STD_LOGIC; 
  signal ALU_imp_Sh111 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux0000101 : STD_LOGIC; 
  signal N580_0 : STD_LOGIC; 
  signal N143 : STD_LOGIC; 
  signal N304 : STD_LOGIC; 
  signal N598 : STD_LOGIC; 
  signal VGA_N273 : STD_LOGIC; 
  signal N723_0 : STD_LOGIC; 
  signal N1290 : STD_LOGIC; 
  signal VGA_bt_not000146_0 : STD_LOGIC; 
  signal VGA_N206 : STD_LOGIC; 
  signal N423 : STD_LOGIC; 
  signal N1284 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_5_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_5_60_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_5_17_17613 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_5_4_17614 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_4_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_4_60_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_4_17_17617 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_4_4_17618 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_3_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_60_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_17_17621 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_4_17622 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_2_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_2_60_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_2_4_17625 : STD_LOGIC; 
  signal ALU_imp_tmp_1_49_0 : STD_LOGIC; 
  signal N1288_0 : STD_LOGIC; 
  signal ALU_imp_tmp_1_12_O : STD_LOGIC; 
  signal ALU_imp_tmp_1_0_0 : STD_LOGIC; 
  signal N807_0 : STD_LOGIC; 
  signal register_module_imp_read_data2_tmp_0_Q : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_0_0 : STD_LOGIC; 
  signal N669_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_0 : STD_LOGIC; 
  signal N670_0 : STD_LOGIC; 
  signal ALU_imp_tmp_1_84_O : STD_LOGIC; 
  signal N925_0 : STD_LOGIC; 
  signal N1339 : STD_LOGIC; 
  signal ALU_imp_Sh33 : STD_LOGIC; 
  signal ALU_imp_tmp_1_43_0 : STD_LOGIC; 
  signal ALU_imp_tmp_2_12_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_2_12_0 : STD_LOGIC; 
  signal ALU_imp_tmp_0_76_SW1_O : STD_LOGIC; 
  signal ALU_imp_tmp_0_86_0 : STD_LOGIC; 
  signal N797 : STD_LOGIC; 
  signal ALU_imp_N25 : STD_LOGIC; 
  signal ALU_imp_tmp_3_23_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_3_23_0 : STD_LOGIC; 
  signal ALU_imp_Sh16160_O : STD_LOGIC; 
  signal ALU_imp_Sh16113_17650 : STD_LOGIC; 
  signal ALU_imp_Sh16128_17651 : STD_LOGIC; 
  signal ALU_imp_tmp_4_10_0 : STD_LOGIC; 
  signal ALU_imp_Sh79 : STD_LOGIC; 
  signal ALU_imp_tmp_3_68_0 : STD_LOGIC; 
  signal ALU_imp_tmp_6_12_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_6_12_0 : STD_LOGIC; 
  signal ALU_imp_N28 : STD_LOGIC; 
  signal ALU_imp_tmp_5_43_SW0_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_5_45_0 : STD_LOGIC; 
  signal ALU_imp_tmp_4_89_0 : STD_LOGIC; 
  signal ALU_imp_tmp_4_72_O : STD_LOGIC; 
  signal ALU_imp_tmp_4_80_0 : STD_LOGIC; 
  signal ALU_imp_tmp_4_95_0 : STD_LOGIC; 
  signal ALU_imp_tmp_6_41_0 : STD_LOGIC; 
  signal ALU_imp_N12 : STD_LOGIC; 
  signal ALU_imp_tmp_6_34_O : STD_LOGIC; 
  signal ALU_imp_N46 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0003 : STD_LOGIC; 
  signal ALU_imp_tmp_6_46_0 : STD_LOGIC; 
  signal ALU_imp_tmp_5_74_0 : STD_LOGIC; 
  signal ALU_imp_tmp_5_69_O : STD_LOGIC; 
  signal ALU_imp_Sh13_0 : STD_LOGIC; 
  signal ALU_imp_tmp_5_79_0 : STD_LOGIC; 
  signal ALU_imp_tmp_or0000_17674 : STD_LOGIC; 
  signal ALU_imp_tmp_3_9_O : STD_LOGIC; 
  signal N1437_0 : STD_LOGIC; 
  signal ALU_imp_N17 : STD_LOGIC; 
  signal N394 : STD_LOGIC; 
  signal ALU_imp_tmp_7_26_0 : STD_LOGIC; 
  signal ALU_imp_tmp_6_69_0 : STD_LOGIC; 
  signal ALU_imp_Sh32 : STD_LOGIC; 
  signal ALU_imp_tmp_8_26_0 : STD_LOGIC; 
  signal ALU_imp_tmp_9_12_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_9_12_0 : STD_LOGIC; 
  signal ALU_imp_tmp_8_50_O : STD_LOGIC; 
  signal ALU_imp_tmp_8_57_0 : STD_LOGIC; 
  signal N498_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_10_SW3_O : STD_LOGIC; 
  signal N780_0 : STD_LOGIC; 
  signal N531_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_11_SW3_O : STD_LOGIC; 
  signal N784_0 : STD_LOGIC; 
  signal N495_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_12_SW3_O : STD_LOGIC; 
  signal N943_0 : STD_LOGIC; 
  signal N492_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_13_SW3_O : STD_LOGIC; 
  signal register_module_imp_read_data2_tmp_1_Q : STD_LOGIC; 
  signal N144_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_1_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_53_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_mem_write_cmp_eq0000 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq0001 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq00051_O : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_or0000_0 : STD_LOGIC; 
  signal ALU_imp_tmp_10_12_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_10_12_0 : STD_LOGIC; 
  signal N818_0 : STD_LOGIC; 
  signal ALU_imp_tmp_10_37_0 : STD_LOGIC; 
  signal ALU_imp_tmp_10_22 : STD_LOGIC; 
  signal ALU_imp_N13 : STD_LOGIC; 
  signal N398_0 : STD_LOGIC; 
  signal ALU_imp_tmp_10_48_0 : STD_LOGIC; 
  signal ALU_imp_tmp_11_37_0 : STD_LOGIC; 
  signal ALU_imp_tmp_11_22_O : STD_LOGIC; 
  signal ALU_imp_tmp_11_30_0 : STD_LOGIC; 
  signal ALU_imp_tmp_11_42_0 : STD_LOGIC; 
  signal ALU_imp_Sh34_0 : STD_LOGIC; 
  signal ALU_imp_tmp_10_61_0 : STD_LOGIC; 
  signal ALU_imp_tmp_10_67_0 : STD_LOGIC; 
  signal ALU_imp_N22 : STD_LOGIC; 
  signal ALU_imp_tmp_10_117_0 : STD_LOGIC; 
  signal ALU_imp_tmp_11_61_O : STD_LOGIC; 
  signal ALU_imp_tmp_11_73_0 : STD_LOGIC; 
  signal ALU_imp_tmp_13_10_17725 : STD_LOGIC; 
  signal ALU_imp_tmp_11_2 : STD_LOGIC; 
  signal ALU_imp_tmp_13_20_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_85_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_422_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1581_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_794_17731 : STD_LOGIC; 
  signal N1243_0 : STD_LOGIC; 
  signal N1351_0 : STD_LOGIC; 
  signal ALU_imp_N24 : STD_LOGIC; 
  signal ALU_imp_tmp_12_70_O : STD_LOGIC; 
  signal ALU_imp_tmp_12_76_0 : STD_LOGIC; 
  signal ALU_imp_tmp_13_62_SW1_O : STD_LOGIC; 
  signal N1360_0 : STD_LOGIC; 
  signal ALU_imp_tmp_13_62_0 : STD_LOGIC; 
  signal ALU_imp_tmp_0_132_SW1_O : STD_LOGIC; 
  signal N725_0 : STD_LOGIC; 
  signal ALU_imp_tmp_0_132_0 : STD_LOGIC; 
  signal ALU_imp_tmp_15_63_O : STD_LOGIC; 
  signal N786_0 : STD_LOGIC; 
  signal ALU_imp_tmp_15_48_0 : STD_LOGIC; 
  signal ALU_imp_tmp_15_71_0 : STD_LOGIC; 
  signal ALU_imp_tmp_1_165_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_1_165_0 : STD_LOGIC; 
  signal ALU_imp_tmp_1_191_SW0_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_1_191_0 : STD_LOGIC; 
  signal ALU_imp_tmp_2_137_SW1_O : STD_LOGIC; 
  signal N388_0 : STD_LOGIC; 
  signal ALU_imp_tmp_2_137_0 : STD_LOGIC; 
  signal ALU_imp_tmp_3_220_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_3_220_0 : STD_LOGIC; 
  signal ALU_imp_tmp_0_91_0 : STD_LOGIC; 
  signal ALU_imp_tmp_3_109_17757 : STD_LOGIC; 
  signal ALU_imp_tmp_3_117_O : STD_LOGIC; 
  signal N1429_0 : STD_LOGIC; 
  signal ALU_imp_tmp_3_247_0 : STD_LOGIC; 
  signal N386_0 : STD_LOGIC; 
  signal ALU_imp_tmp_5_136_SW1_O : STD_LOGIC; 
  signal ALU_imp_tmp_5_121_0 : STD_LOGIC; 
  signal ALU_imp_tmp_5_136_0 : STD_LOGIC; 
  signal ALU_imp_tmp_7_103_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_7_111_0 : STD_LOGIC; 
  signal ALU_imp_tmp_7_102_O : STD_LOGIC; 
  signal ALU_imp_tmp_7_131_0 : STD_LOGIC; 
  signal ALU_imp_tmp_7_140_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_7_64_0 : STD_LOGIC; 
  signal N1151_0 : STD_LOGIC; 
  signal N402_0 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_7_0 : STD_LOGIC; 
  signal ALU_imp_tmp_8_111_0 : STD_LOGIC; 
  signal ALU_imp_tmp_8_102_0 : STD_LOGIC; 
  signal ALU_imp_tmp_8_113_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_8_130_0 : STD_LOGIC; 
  signal ALU_imp_tmp_9_110_O : STD_LOGIC; 
  signal ALU_imp_tmp_9_122_0 : STD_LOGIC; 
  signal ALU_imp_tmp_10_131_0 : STD_LOGIC; 
  signal ALU_imp_tmp_9_155_0 : STD_LOGIC; 
  signal ALU_imp_tmp_9_48_SW0_O : STD_LOGIC; 
  signal N1391_0 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_9_0 : STD_LOGIC; 
  signal N1843_0 : STD_LOGIC; 
  signal VGA_N175 : STD_LOGIC; 
  signal VGA_N29_0 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_3_17788 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_2_17789 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or000468_SW0_O : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_1_17791 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_1_17792 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or000468_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or000454_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or000424_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or000410_O : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_2_17797 : STD_LOGIC; 
  signal N1219 : STD_LOGIC; 
  signal N907_0 : STD_LOGIC; 
  signal VGA_N315 : STD_LOGIC; 
  signal VGA_romAddr_and00009_O : STD_LOGIC; 
  signal VGA_N109 : STD_LOGIC; 
  signal VGA_bt_not000132_O : STD_LOGIC; 
  signal VGA_N2391 : STD_LOGIC; 
  signal VGA_romAddr_and000062_O : STD_LOGIC; 
  signal VGA_N202 : STD_LOGIC; 
  signal VGA_bt_cmp_ge00102_O : STD_LOGIC; 
  signal VGA_bt_cmp_le0010_0 : STD_LOGIC; 
  signal N1343_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_912_O : STD_LOGIC; 
  signal N1146_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_839_0 : STD_LOGIC; 
  signal N1847_0 : STD_LOGIC; 
  signal ALU_imp_tmp_10_110_O : STD_LOGIC; 
  signal ALU_imp_tmp_10_122_0 : STD_LOGIC; 
  signal ALU_imp_tmp_10_148 : STD_LOGIC; 
  signal ALU_imp_tmp_10_155_0 : STD_LOGIC; 
  signal ALU_imp_tmp_10_165_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_10_76_0 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_10_0 : STD_LOGIC; 
  signal ALU_imp_tmp_11_129_0 : STD_LOGIC; 
  signal ALU_imp_tmp_11_15_O : STD_LOGIC; 
  signal N744_0 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_11_0 : STD_LOGIC; 
  signal ALU_imp_tmp_12_127_0 : STD_LOGIC; 
  signal ALU_imp_tmp_12_15_O : STD_LOGIC; 
  signal alu_result_from_alu_tmp_12_0 : STD_LOGIC; 
  signal ALU_imp_tmp_12_58_O : STD_LOGIC; 
  signal N1358_0 : STD_LOGIC; 
  signal N1357_0 : STD_LOGIC; 
  signal ALU_imp_tmp_13_80_O : STD_LOGIC; 
  signal ALU_imp_tmp_13_111_0 : STD_LOGIC; 
  signal ALU_imp_N111 : STD_LOGIC; 
  signal ALU_imp_tmp_14_102_0 : STD_LOGIC; 
  signal ALU_imp_tmp_14_62_O : STD_LOGIC; 
  signal ALU_imp_tmp_14_80_0 : STD_LOGIC; 
  signal N1355_0 : STD_LOGIC; 
  signal N1354_0 : STD_LOGIC; 
  signal ALU_imp_tmp_14_111_0 : STD_LOGIC; 
  signal VGA_N413 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1293_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_2013_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1735_0 : STD_LOGIC; 
  signal ALU_imp_tmp_15_90_0 : STD_LOGIC; 
  signal ALU_imp_tmp_15_101_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_0_8_SW0_O : STD_LOGIC; 
  signal N606_0 : STD_LOGIC; 
  signal ALU_imp_tmp_6_163_SW0_O : STD_LOGIC; 
  signal alu_result_from_alu_tmp_15_0 : STD_LOGIC; 
  signal N1068_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_47_SW0_O : STD_LOGIC; 
  signal N693_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_92_SW0_O : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_78_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_0_60_O : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_0_65_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_0_76_0 : STD_LOGIC; 
  signal N1159_0 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_8_0 : STD_LOGIC; 
  signal N637_0 : STD_LOGIC; 
  signal register_module_imp_N47_0 : STD_LOGIC; 
  signal N687 : STD_LOGIC; 
  signal N1685_0 : STD_LOGIC; 
  signal register_module_imp_N22_0 : STD_LOGIC; 
  signal N919_0 : STD_LOGIC; 
  signal N528_0 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_15_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_0_SW3_O : STD_LOGIC; 
  signal N1349_0 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_14_0 : STD_LOGIC; 
  signal N525_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_1_SW3_O : STD_LOGIC; 
  signal N836_0 : STD_LOGIC; 
  signal N835_0 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_13_0 : STD_LOGIC; 
  signal N522_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_2_SW3_O : STD_LOGIC; 
  signal N841_0 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_12_0 : STD_LOGIC; 
  signal N519_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_3_SW3_O : STD_LOGIC; 
  signal N847_0 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_11_0 : STD_LOGIC; 
  signal N516_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_4_SW3_O : STD_LOGIC; 
  signal N853_0 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_10_0 : STD_LOGIC; 
  signal N513_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_5_SW3_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_4_17898 : STD_LOGIC; 
  signal N951_0 : STD_LOGIC; 
  signal N510_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_6_SW3_O : STD_LOGIC; 
  signal N949_0 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_8_0 : STD_LOGIC; 
  signal N507_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_7_SW3_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_4_17906 : STD_LOGIC; 
  signal N947_0 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_7_0 : STD_LOGIC; 
  signal N504_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_8_SW3_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_7_4_17911 : STD_LOGIC; 
  signal N782_0 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_6_0 : STD_LOGIC; 
  signal N501_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_9_SW3_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_4_17916 : STD_LOGIC; 
  signal N945_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_17_17918 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N42_0 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_3_17920 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_or000231_O : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_14_1_17922 : STD_LOGIC; 
  signal N819_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_41_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_33_0 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_N01 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_9_17927 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_9_17928 : STD_LOGIC; 
  signal N1262_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_1_O : STD_LOGIC; 
  signal N1322_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_4_SW2_O : STD_LOGIC; 
  signal N612_0 : STD_LOGIC; 
  signal N824_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1357_SW0_SW1_O : STD_LOGIC; 
  signal N1130_0 : STD_LOGIC; 
  signal N708_0 : STD_LOGIC; 
  signal ALU_imp_tmp_15_8_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_9_17941 : STD_LOGIC; 
  signal N1260_0 : STD_LOGIC; 
  signal ALU_imp_tmp_0_143_SW0_SW1_O : STD_LOGIC; 
  signal N1421_0 : STD_LOGIC; 
  signal N736_0 : STD_LOGIC; 
  signal VGA_N12 : STD_LOGIC; 
  signal VGA_N4311 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_125_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_86_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_76_O : STD_LOGIC; 
  signal N1677_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_120_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_202_O : STD_LOGIC; 
  signal VGA_N115_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_186_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_225_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1101_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1016_SW0_SW1_O : STD_LOGIC; 
  signal N909_0 : STD_LOGIC; 
  signal N705_0 : STD_LOGIC; 
  signal N1141_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_145_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_9_17965 : STD_LOGIC; 
  signal N1258_0 : STD_LOGIC; 
  signal ALU_imp_tmp_0_157_SW0_O : STD_LOGIC; 
  signal N748_0 : STD_LOGIC; 
  signal N968_0 : STD_LOGIC; 
  signal N969_0 : STD_LOGIC; 
  signal N1086_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_mem_write_cmp_eq0001_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_cmp_eq0003 : STD_LOGIC; 
  signal register_module_imp_N23 : STD_LOGIC; 
  signal VGA_bt_and01511_SW3_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_9_17976 : STD_LOGIC; 
  signal N1256_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_727_SW0_SW0_O : STD_LOGIC; 
  signal N486_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N35 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem : STD_LOGIC; 
  signal N832_0 : STD_LOGIC; 
  signal VGA_N298 : STD_LOGIC; 
  signal VGA_N30_0 : STD_LOGIC; 
  signal N1821_0 : STD_LOGIC; 
  signal N1254_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_240_17987 : STD_LOGIC; 
  signal N1387_0 : STD_LOGIC; 
  signal VGA_SF691116_SW0_O : STD_LOGIC; 
  signal VGA_N277 : STD_LOGIC; 
  signal VGA_SF691128_0 : STD_LOGIC; 
  signal N827_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_166_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_885_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1942_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1175_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1905_0 : STD_LOGIC; 
  signal N1845_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000201_SW1_O : STD_LOGIC; 
  signal VGA_bt_cmp_ge0018 : STD_LOGIC; 
  signal N547_0 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0006_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000215_SW0_O : STD_LOGIC; 
  signal VGA_N3311_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000215_0 : STD_LOGIC; 
  signal VGA_bt_cmp_le0017_0 : STD_LOGIC; 
  signal VGA_bt_cmp_ge0017 : STD_LOGIC; 
  signal VGA_romAddr_and0000312_SW1_O : STD_LOGIC; 
  signal VGA_N386 : STD_LOGIC; 
  signal VGA_N156_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000312_0 : STD_LOGIC; 
  signal VGA_N260 : STD_LOGIC; 
  signal VGA_romAddr_and0000145_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000118_O : STD_LOGIC; 
  signal VGA_romAddr_and0000129_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000226_0 : STD_LOGIC; 
  signal N139_0 : STD_LOGIC; 
  signal N273_0 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0007_0 : STD_LOGIC; 
  signal VGA_N2381_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000231_O : STD_LOGIC; 
  signal VGA_romAddr_and0000172_SW0_O : STD_LOGIC; 
  signal N74_0 : STD_LOGIC; 
  signal VGA_N420 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0012_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000340_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_and0000340_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000406_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000159_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000180_O : STD_LOGIC; 
  signal VGA_N313 : STD_LOGIC; 
  signal N1395_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000258_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000282_O : STD_LOGIC; 
  signal VGA_romAddr_and0000424_O : STD_LOGIC; 
  signal N536 : STD_LOGIC; 
  signal VGA_romAddr_and0000427_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000509_SW1_O : STD_LOGIC; 
  signal VGA_romAddr_and0000476_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000542_0 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0009_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000471_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_and0000471_0 : STD_LOGIC; 
  signal N1797_0 : STD_LOGIC; 
  signal VGA_bt_not0001208_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000382_O : STD_LOGIC; 
  signal VGA_romAddr_and0000365_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000709_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000608_O : STD_LOGIC; 
  signal N542_0 : STD_LOGIC; 
  signal VGA_romAddr_and0000_0 : STD_LOGIC; 
  signal ALU_imp_tmp_3_57_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_3_51_0 : STD_LOGIC; 
  signal N1369_0 : STD_LOGIC; 
  signal N382_0 : STD_LOGIC; 
  signal VGA_N402 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_3_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_58_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_71_O : STD_LOGIC; 
  signal VGA_romAddr_mux0055_5_111_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_63_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_70_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_41_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_90_0 : STD_LOGIC; 
  signal VGA_N149 : STD_LOGIC; 
  signal VGA_N11 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_33_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_13_SW1_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_13_0 : STD_LOGIC; 
  signal N1831 : STD_LOGIC; 
  signal N1729_0 : STD_LOGIC; 
  signal VGA_N293_0 : STD_LOGIC; 
  signal VGA_N399 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_11_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_12_0 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_2_18076 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_2_18077 : STD_LOGIC; 
  signal N1305_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_13_0 : STD_LOGIC; 
  signal ALU_imp_tmp_4_115_0 : STD_LOGIC; 
  signal ALU_imp_tmp_4_160_O : STD_LOGIC; 
  signal N1009_0 : STD_LOGIC; 
  signal VGA_bt_cmp_le00102_SW1_O : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_14_0 : STD_LOGIC; 
  signal VGA_bt_cmp_le00142_SW0_O : STD_LOGIC; 
  signal VGA_bt_cmp_le00171_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_425_SW0_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_219_18088 : STD_LOGIC; 
  signal N1143_0 : STD_LOGIC; 
  signal N1144_0 : STD_LOGIC; 
  signal ALU_imp_tmp_4_131_SW0_O : STD_LOGIC; 
  signal N1481_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_692_0 : STD_LOGIC; 
  signal N614 : STD_LOGIC; 
  signal N615 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_501_0 : STD_LOGIC; 
  signal N2121_0 : STD_LOGIC; 
  signal N1229_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_539_0 : STD_LOGIC; 
  signal N1230_0 : STD_LOGIC; 
  signal N809_0 : STD_LOGIC; 
  signal ALU_imp_tmp_5_99_O : STD_LOGIC; 
  signal ALU_imp_tmp_5_86_18103 : STD_LOGIC; 
  signal VGA_N49_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_213_SW0_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_179_0 : STD_LOGIC; 
  signal N1473_0 : STD_LOGIC; 
  signal VGA_N239 : STD_LOGIC; 
  signal N576_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_390_O : STD_LOGIC; 
  signal N563_0 : STD_LOGIC; 
  signal N1487_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_666_O : STD_LOGIC; 
  signal VGA_bt_not000122_SW1_O : STD_LOGIC; 
  signal VGA_N384 : STD_LOGIC; 
  signal VGA_bt_not000113_O : STD_LOGIC; 
  signal VGA_N105 : STD_LOGIC; 
  signal VGA_bt_not000139_0 : STD_LOGIC; 
  signal VGA_bt_not000198_SW0_O : STD_LOGIC; 
  signal VGA_N96_0 : STD_LOGIC; 
  signal VGA_bt_not000198_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable10_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable21_SW1_O : STD_LOGIC; 
  signal N1169_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_3_16_18125 : STD_LOGIC; 
  signal N1118 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000044_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_1_39_18128 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000026_SW0_O : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000055_0 : STD_LOGIC; 
  signal register_module_imp_N15 : STD_LOGIC; 
  signal N623_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_0_8_18133 : STD_LOGIC; 
  signal N917 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_0_0_0 : STD_LOGIC; 
  signal read_reg_1_from_id_3_0 : STD_LOGIC; 
  signal VGA_N407 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1217_0 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1249_O : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1234_0 : STD_LOGIC; 
  signal N569_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_4_SW0_O : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_9_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_N41_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N34 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_1_18147 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_10_17_18148 : STD_LOGIC; 
  signal N1190 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_9_O : STD_LOGIC; 
  signal N1016_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_41_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_33_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_41_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_41_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_41_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_41_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_33_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_41_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_5_17_18166 : STD_LOGIC; 
  signal N1180 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_5_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_4_17_18170 : STD_LOGIC; 
  signal N1178 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_4_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_3_17_18174 : STD_LOGIC; 
  signal N1176 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_3_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_2_17_18178 : STD_LOGIC; 
  signal N1174 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_2_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_24_0 : STD_LOGIC; 
  signal ALU_imp_Sh34_SW0_O : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000026_SW0_O : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000055_0 : STD_LOGIC; 
  signal N626_0 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000044_O : STD_LOGIC; 
  signal ALU_imp_tmp_0_43_O : STD_LOGIC; 
  signal N1074_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_331_SW0_O : STD_LOGIC; 
  signal VGA_x_8_1_18191 : STD_LOGIC; 
  signal VGA_x_9_1_18192 : STD_LOGIC; 
  signal VGA_x_7_1_18193 : STD_LOGIC; 
  signal VGA_N435 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_60_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_60_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_17_18197 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_7_60_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_7_17_18199 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_60_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_17_18201 : STD_LOGIC; 
  signal ALU_imp_tmp_2_49_O : STD_LOGIC; 
  signal N937_0 : STD_LOGIC; 
  signal N1441_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_60_SW0_O : STD_LOGIC; 
  signal N838_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_2_1_1_18207 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000055_18208 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000044_0 : STD_LOGIC; 
  signal N844_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_198_18211 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_252_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_244_18213 : STD_LOGIC; 
  signal N1464_0 : STD_LOGIC; 
  signal N1931_0 : STD_LOGIC; 
  signal N1465_0 : STD_LOGIC; 
  signal N850_0 : STD_LOGIC; 
  signal N1063_0 : STD_LOGIC; 
  signal N1060_0 : STD_LOGIC; 
  signal N1051_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_304_SW0_O : STD_LOGIC; 
  signal N1456_0 : STD_LOGIC; 
  signal reg_write_enable_from_id_tmp_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_304_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_338_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_157_O : STD_LOGIC; 
  signal N1689 : STD_LOGIC; 
  signal N1943_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_22111_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_282_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_290_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_102_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_91_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_58_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_131_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_727_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_752_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_593_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_603_O : STD_LOGIC; 
  signal N1781_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_614_0 : STD_LOGIC; 
  signal VGA_N398 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_373_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_481_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_862_O : STD_LOGIC; 
  signal N1835_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_890_0 : STD_LOGIC; 
  signal VGA_N428_0 : STD_LOGIC; 
  signal VGA_N2091_0 : STD_LOGIC; 
  signal VGA_N322 : STD_LOGIC; 
  signal VGA_N1641_0 : STD_LOGIC; 
  signal VGA_N319 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0000_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_526_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_629_0 : STD_LOGIC; 
  signal VGA_N1651_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_865_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_204_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_333_0 : STD_LOGIC; 
  signal VGA_N41_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_165_0 : STD_LOGIC; 
  signal VGA_N270_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_461_O : STD_LOGIC; 
  signal VGA_N262_0 : STD_LOGIC; 
  signal VGA_N224_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_478_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_139_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_409_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_453_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_829_O : STD_LOGIC; 
  signal VGA_bt_cmp_ge0005_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_624_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_624_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_296_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_180_SW0_O : STD_LOGIC; 
  signal N1925_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_180_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_267_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_275_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_809_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_777_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_844_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_190_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_139_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_5_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_21231_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_649_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_650_0 : STD_LOGIC; 
  signal N1785_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_109_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_50_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_87_0 : STD_LOGIC; 
  signal VGA_N48_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_361_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_947_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_602_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_186_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_752_SW1_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_557_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_657_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_524_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_729_O : STD_LOGIC; 
  signal VGA_N288 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_803_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_411_SW0_O : STD_LOGIC; 
  signal VGA_bt_and015026_18310 : STD_LOGIC; 
  signal N1165 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_845_SW1_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_875_0 : STD_LOGIC; 
  signal N1793_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_493_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_108_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_5_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_149_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_302_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_608_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_595_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_487_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_646_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_487_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_168_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_168_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_275_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_275_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_571_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_924_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_924_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_613_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_624_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_472_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_472_0 : STD_LOGIC; 
  signal N1825_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_526_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_855_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_875_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_710_O : STD_LOGIC; 
  signal VGA_N320 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_651_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_943_O : STD_LOGIC; 
  signal N596_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_947_0 : STD_LOGIC; 
  signal N1411 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000044_0 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000026_SW0_O : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000055_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq0000 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_4_6_0 : STD_LOGIC; 
  signal N70_0 : STD_LOGIC; 
  signal register_module_imp_N20 : STD_LOGIC; 
  signal N983_0 : STD_LOGIC; 
  signal ALU_imp_tmp_8_33_SW0_O : STD_LOGIC; 
  signal N1837_0 : STD_LOGIC; 
  signal N793_0 : STD_LOGIC; 
  signal N1155_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_957_SW0_O : STD_LOGIC; 
  signal VGA_bt_mux0000_1_49_O : STD_LOGIC; 
  signal VGA_bt_and01522_O : STD_LOGIC; 
  signal VGA_SF25131_SW1_O : STD_LOGIC; 
  signal VGA_bt_cmp_le0005 : STD_LOGIC; 
  signal VGA_SF67111_SW0_O : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000060_18365 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_59_SW1_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_59_SW1_O : STD_LOGIC; 
  signal N1326_0 : STD_LOGIC; 
  signal N1324_0 : STD_LOGIC; 
  signal ALU_imp_tmp_0_49_SW0_SW1_O : STD_LOGIC; 
  signal VGA_bt_cmp_eq0006_SW0_O : STD_LOGIC; 
  signal VGA_bt_cmp_eq0009_SW0_SW0_O : STD_LOGIC; 
  signal N1005 : STD_LOGIC; 
  signal N1116_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_17_SW0_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_17_O : STD_LOGIC; 
  signal ALU_imp_tmp_2_43_SW0_SW0_O : STD_LOGIC; 
  signal N1042_0 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_1_SW2_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_9_0 : STD_LOGIC; 
  signal N884_0 : STD_LOGIC; 
  signal N883_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_41_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_4_9_0 : STD_LOGIC; 
  signal ALU_imp_tmp_14_20_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_9_SW0_SW0_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_7_33_SW0_SW0_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_5_9_0 : STD_LOGIC; 
  signal N1048_0 : STD_LOGIC; 
  signal ALU_imp_tmp_6_79_18398 : STD_LOGIC; 
  signal N1439_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_0_20_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_9_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_is_jump_cmp_eq00011_SW0_O : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_2_1_18404 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_1_18405 : STD_LOGIC; 
  signal N810_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_41_O : STD_LOGIC; 
  signal VGA_bt_not0001205_SW0_O : STD_LOGIC; 
  signal VGA_bt_not0001205_0 : STD_LOGIC; 
  signal VGA_bt_not0001149_0 : STD_LOGIC; 
  signal VGA_bt_not0001308_O : STD_LOGIC; 
  signal VGA_bt_not0001292_0 : STD_LOGIC; 
  signal N1172_0 : STD_LOGIC; 
  signal VGA_N416_0 : STD_LOGIC; 
  signal VGA_bt_not0001341_0 : STD_LOGIC; 
  signal VGA_bt_cmp_le0016 : STD_LOGIC; 
  signal VGA_bt_not0001175_0 : STD_LOGIC; 
  signal N427_0 : STD_LOGIC; 
  signal VGA_bt_not0001380_O : STD_LOGIC; 
  signal VGA_bt_not0001452_0 : STD_LOGIC; 
  signal VGA_bt_cmp_ge0008 : STD_LOGIC; 
  signal N418_0 : STD_LOGIC; 
  signal VGA_bt_not0001520_O : STD_LOGIC; 
  signal ALU_imp_tmp_7_57_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_7_9_0 : STD_LOGIC; 
  signal ALU_imp_tmp_8_79_SW0_SW0_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_9_0 : STD_LOGIC; 
  signal N813_0 : STD_LOGIC; 
  signal N812_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_41_O : STD_LOGIC; 
  signal VGA_x_3_1_18433 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_9_9_0 : STD_LOGIC; 
  signal N816_0 : STD_LOGIC; 
  signal N815_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_9_41_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_1_O : STD_LOGIC; 
  signal bubble_to_id_alu_tmp120_0 : STD_LOGIC; 
  signal bubble_to_id_alu_tmp26_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1040_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1071_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1500_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1500_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1250_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1260_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1148_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1176_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1326_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1364_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_12311_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1390_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1429_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1270_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_963_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1474_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1536_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1203_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_22111_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1397_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1402_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1420_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1168_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1102_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1572_O : STD_LOGIC; 
  signal N602_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1603_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1460_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1640_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1216_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1681_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1723_0 : STD_LOGIC; 
  signal VGA_bt_and015026_SW0_O : STD_LOGIC; 
  signal N1320_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_994_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1035_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1974_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1828_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1767_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1792_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1118_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1147_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1816_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1252_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1713_SW0_O : STD_LOGIC; 
  signal VGA_bt_and015026_SW3_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1133_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1133_0 : STD_LOGIC; 
  signal VGA_N1541_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1769_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1774_O : STD_LOGIC; 
  signal VGA_bt_and015026_SW1_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1974_SW0_O : STD_LOGIC; 
  signal VGA_N286_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1872_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1003_SW0_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1635_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1635_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1864_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1599_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1400_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1062_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1114_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1434_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1660_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_534_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_3261_SW0_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_1061_SW1_O : STD_LOGIC; 
  signal VGA_bt_mux0000_0_181_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_1014_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_970_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1095_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1083_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1138_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1021_O : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1315_O : STD_LOGIC; 
  signal VGA_SF28111_O : STD_LOGIC; 
  signal VGA_x_4_1_18519 : STD_LOGIC; 
  signal VGA_x_5_1_18520 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000044_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_17_18522 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_53_SW1_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_33_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_41_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_59_SW0_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_59_SW0_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_2_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_59_SW0_O : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_3_1_SW0_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_6_17_18540 : STD_LOGIC; 
  signal N1182 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_4_1_SW0_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_7_17_18544 : STD_LOGIC; 
  signal N1184 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_9_17_18547 : STD_LOGIC; 
  signal N1188 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_8_17_18549 : STD_LOGIC; 
  signal N1186 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_8_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_7_9_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_6_9_0 : STD_LOGIC; 
  signal ALU_imp_tmp_8_12_SW0_O : STD_LOGIC; 
  signal ALU_imp_tmp_9_76_0 : STD_LOGIC; 
  signal ALU_imp_tmp_9_67_O : STD_LOGIC; 
  signal N1126_0 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_4_18_O : STD_LOGIC; 
  signal N1933_0 : STD_LOGIC; 
  signal VGA_bt_and015011_SW0_O : STD_LOGIC; 
  signal VGA_x_6_1_18563 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_0_223_SW0_SW2_O : STD_LOGIC; 
  signal N1301_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_1_59_SW3_SW0_O : STD_LOGIC; 
  signal N290_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_59_SW2_SW2_O : STD_LOGIC; 
  signal N291_0 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_1_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_4_SW1_O : STD_LOGIC; 
  signal VGA_bt_not0001553_SW1_SW0_O : STD_LOGIC; 
  signal instruction_from_if_tmp_9_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_last_kclk_18577 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_not0002_0 : STD_LOGIC; 
  signal ALU_imp_tmp_1_255_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N10 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_1_18587 : STD_LOGIC; 
  signal N1789_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_op_code_cmp_eq0007 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_mux0001_1_15_0 : STD_LOGIC; 
  signal mem_write_from_id_tmp_0 : STD_LOGIC; 
  signal instruction_from_if_tmp_4_0 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_type_out_18595 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_write_out_18596 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_1_Q : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_3_Q : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_2_Q : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_5_Q : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_4_Q : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_7_Q : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_6_Q : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_8_Q : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_1_5_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_1_18_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_2_21_0 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_2_27_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable16_0 : STD_LOGIC; 
  signal N1699 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_mux0001_1_7_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_op_code_cmp_eq0006 : STD_LOGIC; 
  signal N1709 : STD_LOGIC; 
  signal N1707 : STD_LOGIC; 
  signal N1697 : STD_LOGIC; 
  signal N1705 : STD_LOGIC; 
  signal N1695 : STD_LOGIC; 
  signal N1693 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux0000237_18621 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux00009_18622 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000057_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_mux0001_0_5_0 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000084_18625 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_0_19_18626 : STD_LOGIC; 
  signal register_module_imp_controller_imp_wb_src_and0001 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_26_0 : STD_LOGIC; 
  signal VGA_N1741_0 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0009 : STD_LOGIC; 
  signal VGA_romAddr_and0000674_0 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_27_0 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_cmp_eq000012_0 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_cmp_eq000025_0 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_cmp_eq000062_0 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_cmp_eq000049_0 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_cmp_eq0000 : STD_LOGIC; 
  signal N1743 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux0000161_0 : STD_LOGIC; 
  signal N1745 : STD_LOGIC; 
  signal N1723 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux0000191_18642 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux0000189_0 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal VGA_romAddr_and0000684_18645 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_22_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_29_0 : STD_LOGIC; 
  signal VGA_N150_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_64_18649 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_24_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_44_0 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_83_18652 : STD_LOGIC; 
  signal N1873_0 : STD_LOGIC; 
  signal N1927 : STD_LOGIC; 
  signal N1915 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_15_0 : STD_LOGIC; 
  signal N1773 : STD_LOGIC; 
  signal N1099 : STD_LOGIC; 
  signal N1869 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1676_SW1_O : STD_LOGIC; 
  signal N1865 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable74_0 : STD_LOGIC; 
  signal N1867 : STD_LOGIC; 
  signal N1871 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_mux0001_0_11 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable39_0 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable76_18674 : STD_LOGIC; 
  signal N1829 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N788 : STD_LOGIC; 
  signal N274 : STD_LOGIC; 
  signal VGA_vs_DYMUX_18682 : STD_LOGIC; 
  signal VGA_vs_CLKINV_18679 : STD_LOGIC; 
  signal VGA_vst_DXMUX_18959 : STD_LOGIC; 
  signal VGA_vst_mux0001 : STD_LOGIC; 
  signal VGA_vst_mux000123_pack_1 : STD_LOGIC; 
  signal VGA_vst_CLKINV_18941 : STD_LOGIC; 
  signal N1208 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_2_0_1_18977 : STD_LOGIC; 
  signal VGA_romAddr_and000043_18758 : STD_LOGIC; 
  signal VGA_N148 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_573_19010 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_111_19003 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_11_DXMUX_18840 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_11_DYMUX_18832 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_11_SRINVNOT : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_11_CLKINV_18829 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_13_DXMUX_18864 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_13_DYMUX_18856 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_13_SRINVNOT : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_13_CLKINV_18853 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_reg_write_enable_out_DYMUX_18792 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_reg_write_enable_out_CLKINV_18789 : STD_LOGIC; 
  signal ram2_we_OBUF_18820 : STD_LOGIC; 
  signal ram1_we_OBUF_18812 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_15_DXMUX_18888 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_15_DYMUX_18880 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_15_SRINVNOT : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_15_CLKINV_18877 : STD_LOGIC; 
  signal oBlue_0_OBUF_18904 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_4_18782 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal N1795 : STD_LOGIC; 
  signal VGA_vst_mux000111_18920 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_389_19058 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_227_19051 : STD_LOGIC; 
  signal VGA_N861 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_237_19075 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_828_19202 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_218_19195 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1110_19178 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_267_19170 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_240_19250 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_165_19243 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0020 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_421_19266 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_207_19298 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_182_19291 : STD_LOGIC; 
  signal VGA_N1310 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_176_19122 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0019 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_316_19218 : STD_LOGIC; 
  signal VGA_N42 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_125_19026 : STD_LOGIC; 
  signal N971 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_190_19099 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux000064_19154 : STD_LOGIC; 
  signal N1739_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1106_19658 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_932_19651 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_935_19490 : STD_LOGIC; 
  signal VGA_N285 : STD_LOGIC; 
  signal N618 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_390_19350 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1768_19706 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_445_19697 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0027 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_782_19722 : STD_LOGIC; 
  signal N1134 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_981_pack_1 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1271_19778 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_422_19771 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_149_19442 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_319_19802 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_313_19795 : STD_LOGIC; 
  signal VGA_N317 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_960_19422 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_160_19406 : STD_LOGIC; 
  signal N1417 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_820_19562 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_809_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_248_19310 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_987_19625 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_203 : STD_LOGIC; 
  signal VGA_N300 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1072_19466 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_743_19459 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_534_19682 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_293_19674 : STD_LOGIC; 
  signal VGA_N841 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_664_19531 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1215_19586 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_681_19579 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_860_19514 : STD_LOGIC; 
  signal VGA_N316 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1262_19334 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_356_19325 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_229_19610 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_851_19603 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_106_19850 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_396_19842 : STD_LOGIC; 
  signal N1393 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_980_19819 : STD_LOGIC; 
  signal VGA_bt_not0001229_19874 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_520_19867 : STD_LOGIC; 
  signal N631 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_817_pack_1 : STD_LOGIC; 
  signal N1731 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_312_20154 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_1_and0000 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_0_and0000 : STD_LOGIC; 
  signal N1947 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_666_19890 : STD_LOGIC; 
  signal N1315 : STD_LOGIC; 
  signal VGA_N283 : STD_LOGIC; 
  signal N1483 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_542_20107 : STD_LOGIC; 
  signal N1691 : STD_LOGIC; 
  signal VGA_N421 : STD_LOGIC; 
  signal N617 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_380_20251 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_6_DXMUX_20292 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_6_FXMUX_20291 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1039 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_6_CLKINV_20274 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_6_CEINV_20273 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_13_20321 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_892_20313 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_173_20186 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_377_20178 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1512_20210 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1403 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1584 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_912_20337 : STD_LOGIC; 
  signal N1401 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_548_20011 : STD_LOGIC; 
  signal VGA_bt_not000154_19946 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_767_19937 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1000_20090 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_685_20081 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1811_19922 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_605_19914 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0024 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_968_20034 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0002 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_210_20058 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0012 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_303_20130 : STD_LOGIC; 
  signal VGA_N271 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_929_20410 : STD_LOGIC; 
  signal VGA_N429 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_737_20384 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_FFY_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_FFX_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_DXMUX_20912 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_DYMUX_20903 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_SRINVNOT : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_CLKINV_20900 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_CEINV_20899 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_FFY_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_DXMUX_20885 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_DYMUX_20876 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_SRINVNOT : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_CLKINV_20873 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_CEINV_20872 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_FFX_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_FFY_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_DXMUX_20940 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_DYMUX_20931 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_SRINVNOT : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_CLKINV_20928 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_CEINV_20927 : STD_LOGIC; 
  signal ALU_imp_tmp_or0003 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0033 : STD_LOGIC; 
  signal DM_imp_Ram1Data_cmp_eq0000112_20471 : STD_LOGIC; 
  signal N1957 : STD_LOGIC; 
  signal DM_imp_Ram1Data_cmp_eq0000129_20495 : STD_LOGIC; 
  signal N415 : STD_LOGIC; 
  signal ALU_imp_tmp_15_20_20622 : STD_LOGIC; 
  signal rdn_OBUF_20526 : STD_LOGIC; 
  signal N3_pack_1 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N8 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_not0001 : STD_LOGIC; 
  signal VGA_N1491 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_DXMUX_20450 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_In_20447 : STD_LOGIC; 
  signal N7_pack_2 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_CLKINV_20433 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_CEINV_20432 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0028 : STD_LOGIC; 
  signal register_module_imp_N64 : STD_LOGIC; 
  signal N1893 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0000 : STD_LOGIC; 
  signal N915 : STD_LOGIC; 
  signal VGA_N70 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0016 : STD_LOGIC; 
  signal N1813 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_8_1_DXMUX_20979 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_8_1_FXMUX_20978 : STD_LOGIC; 
  signal VGA_N192 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_8_1_CLKINV_20960 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_8_1_CEINV_20959 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_3_5_21552 : STD_LOGIC; 
  signal N1783 : STD_LOGIC; 
  signal VGA_N02 : STD_LOGIC; 
  signal VGA_N278_pack_1 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal ram2_addr_11_OBUF_21092 : STD_LOGIC; 
  signal ram2_addr_1_OBUF_21085 : STD_LOGIC; 
  signal N663 : STD_LOGIC; 
  signal VGA_N2101 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1219_21356 : STD_LOGIC; 
  signal VGA_N801 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_3_DXMUX_21467 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_3_DYMUX_21458 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_3_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_3_CLKINV_21455 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_3_CEINV_21454 : STD_LOGIC; 
  signal N1905 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_11_21204 : STD_LOGIC; 
  signal VGA_N94 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_7_DXMUX_21523 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_7_DYMUX_21514 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_7_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_7_CLKINV_21511 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_7_CEINV_21510 : STD_LOGIC; 
  signal ram2_addr_6_OBUF_21236 : STD_LOGIC; 
  signal ram2_addr_5_OBUF_21229 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_129_21308 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_92_21299 : STD_LOGIC; 
  signal ram2_addr_12_OBUF_21116 : STD_LOGIC; 
  signal ram2_addr_2_OBUF_21109 : STD_LOGIC; 
  signal ram2_addr_13_OBUF_21140 : STD_LOGIC; 
  signal ram2_addr_3_OBUF_21133 : STD_LOGIC; 
  signal ram2_addr_14_OBUF_21188 : STD_LOGIC; 
  signal ram2_addr_4_OBUF_21181 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_9_111_21284 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_10_111_21276 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_1_DXMUX_21439 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_1_DYMUX_21430 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_1_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_1_CLKINV_21427 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_1_CEINV_21426 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_5_DXMUX_21495 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_5_DYMUX_21486 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_5_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_5_CLKINV_21483 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_5_CEINV_21482 : STD_LOGIC; 
  signal ram2_addr_8_OBUF_21260 : STD_LOGIC; 
  signal ram2_addr_7_OBUF_21253 : STD_LOGIC; 
  signal VGA_romAddr_and0000187_21416 : STD_LOGIC; 
  signal VGA_N419 : STD_LOGIC; 
  signal VGA_N433 : STD_LOGIC; 
  signal N1213 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1223_21332 : STD_LOGIC; 
  signal ram2_addr_9_OBUF_21325 : STD_LOGIC; 
  signal VGA_N250 : STD_LOGIC; 
  signal ram2_addr_10_OBUF_21068 : STD_LOGIC; 
  signal ram2_addr_0_OBUF_21061 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_last_kclk_and0001 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_last_kclk_and0000 : STD_LOGIC; 
  signal N1929 : STD_LOGIC; 
  signal N1787_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1219_21672 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_6_21665 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal N1338 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_4_21960 : STD_LOGIC; 
  signal N893 : STD_LOGIC; 
  signal N1751 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux000045_pack_1 : STD_LOGIC; 
  signal N1753 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000165_pack_1 : STD_LOGIC; 
  signal ram1_oe_OBUF_21936 : STD_LOGIC; 
  signal N32_pack_1 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux000060_21816 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux000022_21809 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000070_21984 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux00007_21977 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0038 : STD_LOGIC; 
  signal ram1_addr_11_OBUF_22097 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000127_21696 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000115_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_and0000 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_and0000 : STD_LOGIC; 
  signal N1791 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_mux0001_3_5_pack_1 : STD_LOGIC; 
  signal VGA_N72 : STD_LOGIC; 
  signal ram1_addr_10_OBUF_22049 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_3_and0000 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_2_and0000 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000262_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1252_21624 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0048 : STD_LOGIC; 
  signal ALU_imp_tmp_9_37_22008 : STD_LOGIC; 
  signal ALU_imp_N10 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_83_22032 : STD_LOGIC; 
  signal ALU_imp_Sh18114_22025 : STD_LOGIC; 
  signal N1057 : STD_LOGIC; 
  signal N778 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux0000118_21888 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux000068_21880 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_12_5_22629 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_7_5_22621 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal N1334 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_3_DXMUX_22587 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_3_5_pack_2 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_3_CLKINV_22570 : STD_LOGIC; 
  signal ram2_addr_15_OBUF_22316 : STD_LOGIC; 
  signal ram1_addr_15_OBUF_22309 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_11_DXMUX_22360 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_11_DYMUX_22352 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_11_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_11_CLKINV_22349 : STD_LOGIC; 
  signal DM_imp_Ram1Data_cmp_eq000014_22128 : STD_LOGIC; 
  signal ram1_addr_12_OBUF_22121 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_3_DXMUX_22179 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_3_DYMUX_22170 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_3_CEINV_22166 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_7_DXMUX_22247 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_7_DYMUX_22238 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_7_CEINV_22234 : STD_LOGIC; 
  signal ram1_addr_13_OBUF_22196 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_13_DXMUX_22408 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_13_DYMUX_22400 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_13_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_13_CLKINV_22397 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_9_DXMUX_22287 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_9_DYMUX_22278 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_9_CEINV_22274 : STD_LOGIC; 
  signal N1054 : STD_LOGIC; 
  signal N1045 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_15_DXMUX_22432 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_15_DYMUX_22424 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_15_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_15_CLKINV_22421 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_5_DXMUX_22219 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_5_DYMUX_22210 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_5_CEINV_22206 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_1_DXMUX_22151 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_1_DYMUX_22142 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_1_CEINV_22138 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_190_22460 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_183_pack_1 : STD_LOGIC; 
  signal N1270 : STD_LOGIC; 
  signal N1425 : STD_LOGIC; 
  signal VGA_N1671 : STD_LOGIC; 
  signal N1911 : STD_LOGIC; 
  signal ram1_addr_14_OBUF_22264 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_9_5_22532 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_5_22524 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_8_5_22556 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_1_5_22548 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_enable_out_DYMUX_22601 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_enable_out_CLKINV_22598 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_11_DXMUX_22748 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_11_DYMUX_22739 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_11_CEINV_22735 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_15_DXMUX_22720 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_15_DYMUX_22711 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_15_CEINV_22707 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_13_DXMUX_22775 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_13_DYMUX_22766 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_13_CEINV_22762 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_11_DXMUX_22652 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_11_DYMUX_22643 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_11_CEINV_22639 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_13_DXMUX_22680 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_13_DYMUX_22671 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_13_CEINV_22667 : STD_LOGIC; 
  signal N1447 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_1_DXMUX_23709 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_1_FXMUX_23708 : STD_LOGIC; 
  signal N46_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_1_CLKINV_23691 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_1_CEINV_23690 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_and0000 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_and0000 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_5_DXMUX_23551 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_5_DYMUX_23543 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_5_SRINVNOT : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_5_CLKINV_23540 : STD_LOGIC; 
  signal N1101 : STD_LOGIC; 
  signal VGA_N1661 : STD_LOGIC; 
  signal N259 : STD_LOGIC; 
  signal N264 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_3_FFX_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_3_DXMUX_23943 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_3_FXMUX_23942 : STD_LOGIC; 
  signal N42_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_3_CLKINV_23925 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_3_CEINV_23924 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_2_DXMUX_23848 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_2_FXMUX_23847 : STD_LOGIC; 
  signal N44_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_2_CLKINV_23830 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_2_CEINV_23829 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_13_DXMUX_23876 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_13_DYMUX_23867 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_13_CEINV_23863 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_1_DXMUX_23503 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_1_DYMUX_23495 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_1_SRINVNOT : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_1_CLKINV_23492 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_7_DXMUX_23575 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_7_DYMUX_23567 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_7_SRINVNOT : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_7_CLKINV_23564 : STD_LOGIC; 
  signal VGA_N43 : STD_LOGIC; 
  signal VGA_N1621 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_11_DXMUX_23809 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_11_DYMUX_23800 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_11_CEINV_23796 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux000090_23651 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux000061_pack_1 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux000083_23603 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux000027_23595 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_3_DXMUX_23527 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_3_DYMUX_23519 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_3_SRINVNOT : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_3_CLKINV_23516 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_9_DXMUX_23623 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_9_DYMUX_23615 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_9_SRINVNOT : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_data_out_9_CLKINV_23612 : STD_LOGIC; 
  signal N1737 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux000074_23668 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_15_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_15_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_15_DXMUX_23904 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_15_DYMUX_23895 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_15_CEINV_23891 : STD_LOGIC; 
  signal N1841 : STD_LOGIC; 
  signal VGA_bt_not0001136_23351 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N44 : STD_LOGIC; 
  signal bubble_to_id_alu_tmp93_22905 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_11_DXMUX_22937 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_11_DYMUX_22928 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_11_CEINV_22924 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_11_DXMUX_23105 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_11_DYMUX_23096 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_11_CEINV_23092 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_13_DXMUX_22965 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_13_DYMUX_22956 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_13_CEINV_22952 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_11_DXMUX_23021 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_11_DYMUX_23012 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_11_CEINV_23008 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_11_DXMUX_23189 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_11_DYMUX_23180 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_11_CEINV_23176 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_11_DXMUX_23273 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_11_DYMUX_23264 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_11_CEINV_23260 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_13_DXMUX_23133 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_13_DYMUX_23124 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_13_CEINV_23120 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_15_DXMUX_22802 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_15_DYMUX_22793 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_15_CEINV_22789 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_13_DXMUX_23049 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_13_DYMUX_23040 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_13_CEINV_23036 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_13_DXMUX_22857 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_13_DYMUX_22848 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_13_CEINV_22844 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_15_DXMUX_23077 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_15_DYMUX_23068 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_15_CEINV_23064 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_13_DXMUX_23217 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_13_DYMUX_23208 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_13_CEINV_23204 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_15_DXMUX_23245 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_15_DYMUX_23236 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_15_CEINV_23232 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_13_DXMUX_23301 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_13_DYMUX_23292 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_13_CEINV_23288 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_11_DXMUX_22829 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_11_DYMUX_22820 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_11_CEINV_22816 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_15_DXMUX_22993 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_15_DYMUX_22984 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_15_CEINV_22980 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_15_DXMUX_23329 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_15_DYMUX_23320 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_15_CEINV_23316 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_15_DXMUX_22885 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_15_DYMUX_22876 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_15_CEINV_22872 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_15_DXMUX_23161 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_15_DYMUX_23152 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_15_CEINV_23148 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1100_23382 : STD_LOGIC; 
  signal VGA_bt_not0001246_23375 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_3_1_DYMUX_23392 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_3_1_CLKINV_23389 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux0000131_23483 : STD_LOGIC; 
  signal keyboard_imp_N7 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_0_DXMUX_23454 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_0_FXMUX_23453 : STD_LOGIC; 
  signal N50_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_0_CLKINV_23436 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_0_CEINV_23435 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_5_and0000 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_4_and0000 : STD_LOGIC; 
  signal VGA_N2271 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1741_25080 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1476_24797 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1396_24789 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0034 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1361_24885 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1345_24725 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1273_pack_1 : STD_LOGIC; 
  signal VGA_bt_and0006 : STD_LOGIC; 
  signal VGA_N425 : STD_LOGIC; 
  signal N582 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1467_24934 : STD_LOGIC; 
  signal VGA_N284 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1457_24741 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal VGA_N307 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_stall_inv : STD_LOGIC; 
  signal is_structural_hazard_to_if_tmp : STD_LOGIC; 
  signal VGA_N162 : STD_LOGIC; 
  signal VGA_N249 : STD_LOGIC; 
  signal N1268 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1227_24838 : STD_LOGIC; 
  signal N674 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1702_24821 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1495_24813 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_10_1_DXMUX_25011 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_10_1_FXMUX_25010 : STD_LOGIC; 
  signal VGA_N265 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_10_1_CLKINV_24993 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_10_1_CEINV_24992 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0017 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1093_25032 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1948_24977 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1076_24869 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1181_24861 : STD_LOGIC; 
  signal N1225 : STD_LOGIC; 
  signal VGA_N248_pack_1 : STD_LOGIC; 
  signal VGA_N336 : STD_LOGIC; 
  signal VGA_N434 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1248_24629 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1230_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_11_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_11_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_11_DXMUX_24058 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_11_DYMUX_24049 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_11_CEINV_24045 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_9_FFX_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_9_DXMUX_24385 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_9_FXMUX_24384 : STD_LOGIC; 
  signal N18_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_9_CLKINV_24367 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_9_CEINV_24366 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_15_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_15_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_15_DXMUX_24114 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_15_DYMUX_24105 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_15_CEINV_24101 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_13_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_13_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_13_DXMUX_24086 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_13_DYMUX_24077 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_13_CEINV_24073 : STD_LOGIC; 
  signal VGA_N308 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1131_24461 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_5_FFX_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_5_DXMUX_24153 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_5_FXMUX_24152 : STD_LOGIC; 
  signal N38_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_5_CLKINV_24135 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_5_CEINV_24134 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_6_FFX_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_6_DXMUX_24192 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_6_FXMUX_24191 : STD_LOGIC; 
  signal N36_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_6_CLKINV_24174 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_6_CEINV_24173 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_11_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_11_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_11_DXMUX_24346 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_11_DYMUX_24337 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_11_CEINV_24333 : STD_LOGIC; 
  signal disp1_3_OBUF_24323 : STD_LOGIC; 
  signal disp1_1_OBUF_24316 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_8_FFX_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_8_DXMUX_24294 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_8_FXMUX_24293 : STD_LOGIC; 
  signal N321_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_8_CLKINV_24276 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_8_CEINV_24275 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_7_FFX_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_7_DXMUX_24255 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_7_FXMUX_24254 : STD_LOGIC; 
  signal N34_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_7_CLKINV_24237 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_7_CEINV_24236 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_4_FFX_RST : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_4_DXMUX_24006 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_4_FXMUX_24005 : STD_LOGIC; 
  signal N40_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_4_CLKINV_23988 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_4_CEINV_23987 : STD_LOGIC; 
  signal N1363 : STD_LOGIC; 
  signal N584 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_13_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_13_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_13_DXMUX_24413 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_13_DYMUX_24404 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_13_CEINV_24400 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_15_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_15_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_15_DXMUX_24441 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_15_DYMUX_24432 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_15_CEINV_24428 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_717_24221 : STD_LOGIC; 
  signal is_hazard_1_to_id_tmp_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_1_DXMUX_24600 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_1_FXMUX_24599 : STD_LOGIC; 
  signal VGA_N252 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_1_CLKINV_24582 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_1_CEINV_24581 : STD_LOGIC; 
  signal N953 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1213_24486 : STD_LOGIC; 
  signal N890 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1442_24535 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1455_24566 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1283_24559 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1421_24518 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1311_24511 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux0000211_25946 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux000076_25939 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_9_26114 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_9_26107 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_3_DXMUX_25813 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_3_DYMUX_25804 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_3_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_3_CLKINV_25801 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_3_CEINV_25800 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_9_9_26162 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_9_26155 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_5_DXMUX_25841 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_5_DYMUX_25832 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_5_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_5_CLKINV_25829 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_5_CEINV_25828 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_7_and0000 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_6_and0000 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_1_25994 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_1_25985 : STD_LOGIC; 
  signal VGA_N3061 : STD_LOGIC; 
  signal VGA_bt_and01511_pack_1 : STD_LOGIC; 
  signal DM_imp_Ram1Data_not0001_inv : STD_LOGIC; 
  signal ram1_addr_0_OBUF_25730 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_reg_out_1_DXMUX_26062 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_reg_out_1_DYMUX_26054 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_reg_out_1_SRINVNOT : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_reg_out_1_CLKINV_26051 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_reg_out_3_DXMUX_26086 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_reg_out_3_DYMUX_26078 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_reg_out_3_SRINVNOT : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_reg_out_3_CLKINV_26075 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_not0001 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_not0001 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_1_9_26138 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_9_26131 : STD_LOGIC; 
  signal N1266 : STD_LOGIC; 
  signal N1264 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_33_26210 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_33_26202 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_7_DXMUX_25869 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_7_DYMUX_25860 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_7_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_7_CLKINV_25857 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_7_CEINV_25856 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_and0000 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_and0000 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_9_26042 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_10_9_26035 : STD_LOGIC; 
  signal ram1_addr_9_OBUF_25714 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux0000168_pack_1 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_1_DXMUX_25785 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_1_DYMUX_25776 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_1_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_1_CLKINV_25773 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_1_CEINV_25772 : STD_LOGIC; 
  signal N802 : STD_LOGIC; 
  signal N1951 : STD_LOGIC; 
  signal VGA_N114 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_1_DYMUX_25218 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_1_CLKINV_25216 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_1_CEINV_25215 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_7_DYMUX_25290 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_7_CLKINV_25288 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_7_CEINV_25287 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_5_DYMUX_25266 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_5_CLKINV_25264 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_5_CEINV_25263 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux0000113_25340 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N15_pack_1 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_0_DYMUX_25206 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_0_CLKINV_25204 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_0_CEINV_25203 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_3_DYMUX_25242 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_3_CLKINV_25240 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_3_CEINV_25239 : STD_LOGIC; 
  signal VGA_N69 : STD_LOGIC; 
  signal N1811 : STD_LOGIC; 
  signal N1807 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux000034_25172 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux000011 : STD_LOGIC; 
  signal ram1_addr_1_OBUF_25464 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux0000193_pack_2 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_is_branch_out_DXMUX_25411 : STD_LOGIC; 
  signal is_branch_from_id_tmp : STD_LOGIC; 
  signal N1849_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_is_branch_out_CLKINV_25395 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_is_branch_out_CEINV_25394 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux000099_25316 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux00008_25309 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_read_out_DYMUX_25350 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_read_out_CLKINV_25347 : STD_LOGIC; 
  signal N417 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal N1885 : STD_LOGIC; 
  signal N1799 : STD_LOGIC; 
  signal ram1_addr_2_OBUF_25488 : STD_LOGIC; 
  signal ram1_addr_3_OBUF_25536 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_2_DYMUX_25230 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_2_CLKINV_25228 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_2_CEINV_25227 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_4_DYMUX_25254 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_4_CLKINV_25252 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_4_CEINV_25251 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_6_DYMUX_25278 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_6_CLKINV_25276 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_data_6_CEINV_25275 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_2_DXMUX_25567 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_ClkEn_inv : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_2_CLKINV_25551 : STD_LOGIC; 
  signal ram1_addr_7_OBUF_25666 : STD_LOGIC; 
  signal ram1_addr_4_OBUF_25594 : STD_LOGIC; 
  signal ram1_addr_5_OBUF_25618 : STD_LOGIC; 
  signal ram1_addr_6_OBUF_25642 : STD_LOGIC; 
  signal ram1_addr_8_OBUF_25690 : STD_LOGIC; 
  signal ram1_data_2_IOBUF : STD_LOGIC; 
  signal ram1_data_1_IOBUF : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_14_DXMUX_26840 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_14_FXMUX_26839 : STD_LOGIC; 
  signal N1715_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_14_CLKINV_26823 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux000022_27168 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux000045_27160 : STD_LOGIC; 
  signal ram1_data_8_IOBUF : STD_LOGIC; 
  signal ram1_data_7_IOBUF : STD_LOGIC; 
  signal ram1_data_4_IOBUF : STD_LOGIC; 
  signal ram1_data_3_IOBUF : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_paral_data_not0001 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_not0001 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_not000137_pack_1 : STD_LOGIC; 
  signal wrn_OBUF_27216 : STD_LOGIC; 
  signal ram1_data_9_IOBUF : STD_LOGIC; 
  signal VGA_N1021 : STD_LOGIC; 
  signal VGA_bt_and01441 : STD_LOGIC; 
  signal N565 : STD_LOGIC; 
  signal VGA_bt_and0143_pack_1 : STD_LOGIC; 
  signal VGA_N280 : STD_LOGIC; 
  signal VGA_bt_and0144_pack_1 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_reg_out_1_DXMUX_26948 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_reg_out_1_DYMUX_26940 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_reg_out_1_SRINVNOT : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_reg_out_1_CLKINV_26937 : STD_LOGIC; 
  signal N426 : STD_LOGIC; 
  signal VGA_N15 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_reg_out_3_DXMUX_26972 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_reg_out_3_DYMUX_26964 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_reg_out_3_SRINVNOT : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_reg_out_3_CLKINV_26961 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1687_27048 : STD_LOGIC; 
  signal VGA_bt_and0001_pack_1 : STD_LOGIC; 
  signal ram1_data_6_IOBUF : STD_LOGIC; 
  signal ram1_data_5_IOBUF : STD_LOGIC; 
  signal VGA_romAddr_and0000150_27024 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_15_DXMUX_26876 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_15_FXMUX_26875 : STD_LOGIC; 
  signal N1701_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_15_CLKINV_26859 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1647 : STD_LOGIC; 
  signal VGA_bt_and0003_pack_3 : STD_LOGIC; 
  signal N1471 : STD_LOGIC; 
  signal ALU_imp_Sh77 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_12_DXMUX_26646 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_12_FXMUX_26645 : STD_LOGIC; 
  signal N1719_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_12_CLKINV_26629 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq0002_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_mux0001_2_14_26521 : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_mux0001_2_6_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_enable_out_DYMUX_26660 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_enable_out_CLKINV_26657 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux0000156_26449 : STD_LOGIC; 
  signal N1747_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_33_26234 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_33_26226 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_0_24_26413 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq0007 : STD_LOGIC; 
  signal VGA_CLK_21_DYMUX_26423 : STD_LOGIC; 
  signal VGA_CLK_21_BYINV_26422 : STD_LOGIC; 
  signal VGA_CLK_21_SRINV_26421 : STD_LOGIC; 
  signal VGA_CLK_21_CLKINV_26420 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux0000124_26341 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux00009_26334 : STD_LOGIC; 
  signal register_module_imp_N14_pack_1 : STD_LOGIC; 
  signal N1583 : STD_LOGIC; 
  signal N1581 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_33_26258 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_33_26250 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_10_DXMUX_26553 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_10_FXMUX_26552 : STD_LOGIC; 
  signal N1703_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_10_CLKINV_26536 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_kdata_DYMUX_26589 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_kdata_CLKINV_26587 : STD_LOGIC; 
  signal instruction_fetch_module_imp_u_Ram2OE_inv : STD_LOGIC; 
  signal ram2_we_to_if_tmp : STD_LOGIC; 
  signal N1941 : STD_LOGIC; 
  signal N1202 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_33_26282 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_9_33_26274 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_9_DXMUX_26313 : STD_LOGIC; 
  signal register_module_imp_read_data2_tmp_9_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_9_CLKINV_26297 : STD_LOGIC; 
  signal ram1_data_11_IOBUF : STD_LOGIC; 
  signal ram1_data_10_IOBUF : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_13_DXMUX_26696 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_13_FXMUX_26695 : STD_LOGIC; 
  signal N1717_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_13_CLKINV_26679 : STD_LOGIC; 
  signal ram1_data_13_IOBUF : STD_LOGIC; 
  signal ram1_data_12_IOBUF : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1553_26796 : STD_LOGIC; 
  signal VGA_bt_and0150_pack_1 : STD_LOGIC; 
  signal ram1_data_15_IOBUF : STD_LOGIC; 
  signal ram1_data_14_IOBUF : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_0_XORF_27854 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_0_LOGIC_ONE_27853 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYINIT_27852 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYSELF_27843 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_0_BXINV_27841 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_0_XORG_27839 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYMUXG_27838 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_0_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_0_LOGIC_ZERO_27836 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYSELG_27827 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_0_G : STD_LOGIC; 
  signal VGA_x_7_DXMUX_27565 : STD_LOGIC; 
  signal VGA_x_7_DYMUX_27557 : STD_LOGIC; 
  signal VGA_x_7_SRINVNOT : STD_LOGIC; 
  signal VGA_x_7_CLKINV_27554 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_XORF_27892 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYINIT_27891 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_F : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_XORG_27880 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_2_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELF_27878 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXFAST_27877 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYAND_27876 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_FASTCARRY_27875 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXG2_27874 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXF2_27873 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_LOGIC_ZERO_27872 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELG_27863 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_2_G : STD_LOGIC; 
  signal VGA_x_9_DXMUX_27606 : STD_LOGIC; 
  signal VGA_x_9_DYMUX_27598 : STD_LOGIC; 
  signal VGA_x_9_SRINVNOT : STD_LOGIC; 
  signal VGA_x_9_CLKINV_27595 : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYINIT_27774 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYSELF_27768 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_BXINV_27766 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYMUXG_27765 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_LOGIC_ZERO_27763 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYSELG_27757 : STD_LOGIC; 
  signal VGA_y_5_DXMUX_27633 : STD_LOGIC; 
  signal VGA_y_5_DYMUX_27624 : STD_LOGIC; 
  signal VGA_y_5_SRINVNOT : STD_LOGIC; 
  signal VGA_y_5_CLKINV_27621 : STD_LOGIC; 
  signal VGA_y_5_CEINV_27620 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_XORF_27930 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYINIT_27929 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_F : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_XORG_27918 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_4_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELF_27916 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXFAST_27915 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYAND_27914 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_FASTCARRY_27913 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXG2_27912 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXF2_27911 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_LOGIC_ZERO_27910 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELG_27901 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_4_G : STD_LOGIC; 
  signal VGA_y_3_DYMUX_27581 : STD_LOGIC; 
  signal VGA_y_3_CLKINV_27578 : STD_LOGIC; 
  signal VGA_y_3_CEINV_27577 : STD_LOGIC; 
  signal N442 : STD_LOGIC; 
  signal VGA_y_8_FFY_RST : STD_LOGIC; 
  signal VGA_y_8_DYMUX_27678 : STD_LOGIC; 
  signal VGA_y_8_CLKINV_27675 : STD_LOGIC; 
  signal VGA_y_8_CEINV_27674 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYSELF_27798 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXFAST_27797 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYAND_27796 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_FASTCARRY_27795 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXG2_27794 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXF2_27793 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_LOGIC_ZERO_27792 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYSELG_27786 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_LOGIC_ZERO_27819 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_CYINIT_27818 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_CYSELF_27812 : STD_LOGIC; 
  signal VGA_y_7_DXMUX_27661 : STD_LOGIC; 
  signal VGA_y_7_DYMUX_27652 : STD_LOGIC; 
  signal VGA_y_7_SRINVNOT : STD_LOGIC; 
  signal VGA_y_7_CLKINV_27649 : STD_LOGIC; 
  signal VGA_y_7_CEINV_27648 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_2_FFX_RST : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_2_DXMUX_27715 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_2_FXMUX_27714 : STD_LOGIC; 
  signal N1711_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_2_CLKINV_27698 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_XORF_28044 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYINIT_28043 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_F : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_XORG_28032 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_10_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELF_28030 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXFAST_28029 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYAND_28028 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_FASTCARRY_28027 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXG2_28026 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXF2_28025 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_LOGIC_ZERO_28024 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELG_28015 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_10_G : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_XORF_28082 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYINIT_28081 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_F : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_XORG_28070 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_12_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELF_28068 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXFAST_28067 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYAND_28066 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_FASTCARRY_28065 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXG2_28064 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXF2_28063 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_LOGIC_ZERO_28062 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELG_28053 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_12_G : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_18_XORF_28189 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_18_LOGIC_ZERO_28188 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_18_CYINIT_28187 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_18_CYSELF_28178 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_18_F : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_18_XORG_28175 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_18_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_19_rt_28172 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_XORF_28006 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYINIT_28005 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_F : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_XORG_27994 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_8_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELF_27992 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXFAST_27991 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYAND_27990 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_FASTCARRY_27989 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXG2_27988 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXF2_27987 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_LOGIC_ZERO_27986 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELG_27977 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_8_G : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_XORF_28158 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYINIT_28157 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_F : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_XORG_28146 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_16_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELF_28144 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXFAST_28143 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYAND_28142 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_FASTCARRY_28141 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXG2_28140 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXF2_28139 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_LOGIC_ZERO_28138 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELG_28129 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_16_G : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_XORF_27968 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYINIT_27967 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_F : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_XORG_27956 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_6_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELF_27954 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXFAST_27953 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYAND_27952 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_FASTCARRY_27951 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXG2_27950 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXF2_27949 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_LOGIC_ZERO_27948 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELG_27939 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_6_G : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_XORF_28120 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYINIT_28119 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_F : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_XORG_28108 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_14_Q : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELF_28106 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXFAST_28105 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYAND_28104 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_FASTCARRY_28103 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXG2_28102 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXF2_28101 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_LOGIC_ZERO_28100 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELG_28091 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000_14_G : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_XORF_28485 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_CYINIT_28484 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_CY0F_28483 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_XORG_28474 : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_12_Q : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_CYSELF_28472 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_CYMUXFAST_28471 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_CYAND_28470 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_FASTCARRY_28469 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_CYMUXG2_28468 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_CYMUXF2_28467 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_CY0G_28466 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_12_CYSELG_28460 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_XORF_28270 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_CYINIT_28269 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_CY0F_28268 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_XORG_28259 : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_2_Q : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_CYSELF_28257 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_CYMUXFAST_28256 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_CYAND_28255 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_FASTCARRY_28254 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_CYMUXG2_28253 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_CYMUXF2_28252 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_CY0G_28251 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_2_CYSELG_28245 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_XORF_28356 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_CYINIT_28355 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_CY0F_28354 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_XORG_28345 : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_6_Q : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_CYSELF_28343 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_CYMUXFAST_28342 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_CYAND_28341 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_FASTCARRY_28340 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_CYMUXG2_28339 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_CYMUXF2_28338 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_CY0G_28337 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_6_CYSELG_28331 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_14_XORF_28518 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_14_CYINIT_28517 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_14_CY0F_28516 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_14_CYSELF_28510 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_14_XORG_28506 : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_14_Q : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_XORF_28313 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_CYINIT_28312 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_CY0F_28311 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_XORG_28302 : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_4_Q : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_CYSELF_28300 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_CYMUXFAST_28299 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_CYAND_28298 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_FASTCARRY_28297 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_CYMUXG2_28296 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_CYMUXF2_28295 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_CY0G_28294 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_4_CYSELG_28288 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_XORF_28442 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_CYINIT_28441 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_CY0F_28440 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_XORG_28431 : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_10_Q : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_CYSELF_28429 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_CYMUXFAST_28428 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_CYAND_28427 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_FASTCARRY_28426 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_CYMUXG2_28425 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_CYMUXF2_28424 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_CY0G_28423 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_10_CYSELG_28417 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_0_XORF_28554 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_0_CYINIT_28553 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_0_CY0F_28552 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_0_CYSELF_28546 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_0_BXINV_28544 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_0_XORG_28542 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_0_CYMUXG_28541 : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_0_Q : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_0_CY0G_28539 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_0_CYSELG_28533 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_0_XORF_28227 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_0_CYINIT_28226 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_0_CY0F_28225 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_0_CYSELF_28219 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_0_XORG_28215 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_0_CYMUXG_28214 : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_0_Q : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_0_CY0G_28212 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_0_CYSELG_28206 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_XORF_28399 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_CYINIT_28398 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_CY0F_28397 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_XORG_28388 : STD_LOGIC; 
  signal ALU_imp_Maddsub_tmp_addsub0000_cy_8_Q : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_CYSELF_28386 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_CYMUXFAST_28385 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_CYAND_28384 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_FASTCARRY_28383 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_CYMUXG2_28382 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_CYMUXF2_28381 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_CY0G_28380 : STD_LOGIC; 
  signal ALU_imp_tmp_addsub0000_8_CYSELG_28374 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_XORF_28630 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_CYINIT_28629 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_F : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_XORG_28618 : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_4_Q : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_CYSELF_28616 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_CYMUXFAST_28615 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_CYAND_28614 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_FASTCARRY_28613 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_CYMUXG2_28612 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_CYMUXF2_28611 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_LOGIC_ZERO_28610 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_CYSELG_28601 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_4_G : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_XORF_28592 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_CYINIT_28591 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_F : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_XORG_28580 : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_2_Q : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_CYSELF_28578 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_CYMUXFAST_28577 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_CYAND_28576 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_FASTCARRY_28575 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_CYMUXG2_28574 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_CYMUXF2_28573 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_LOGIC_ZERO_28572 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_CYSELG_28563 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_2_G : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_XORF_28668 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_CYINIT_28667 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_F : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_XORG_28656 : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_6_Q : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_CYSELF_28654 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_CYMUXFAST_28653 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_CYAND_28652 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_FASTCARRY_28651 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_CYMUXG2_28650 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_CYMUXF2_28649 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_LOGIC_ZERO_28648 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_CYSELG_28639 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_6_G : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_XORF_28744 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_CYINIT_28743 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_F : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_XORG_28732 : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_10_Q : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_CYSELF_28730 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_CYMUXFAST_28729 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_CYAND_28728 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_FASTCARRY_28727 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_CYMUXG2_28726 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_CYMUXF2_28725 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_LOGIC_ZERO_28724 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_CYSELG_28715 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_10_G : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_XORF_28782 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_CYINIT_28781 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_F : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_XORG_28770 : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_12_Q : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_CYSELF_28768 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_CYMUXFAST_28767 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_CYAND_28766 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_FASTCARRY_28765 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_CYMUXG2_28764 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_CYMUXF2_28763 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_LOGIC_ZERO_28762 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_CYSELG_28753 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_12_G : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_14_XORF_28813 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_14_LOGIC_ZERO_28812 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_14_CYINIT_28811 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_14_CYSELF_28802 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_14_F : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_14_XORG_28799 : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_14_Q : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_15_rt_28796 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_XORF_28706 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_CYINIT_28705 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_F : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_XORG_28694 : STD_LOGIC; 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_cy_8_Q : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_CYSELF_28692 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_CYMUXFAST_28691 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_CYAND_28690 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_FASTCARRY_28689 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_CYMUXG2_28688 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_CYMUXF2_28687 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_LOGIC_ZERO_28686 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_CYSELG_28677 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_addsub0000_8_G : STD_LOGIC; 
  signal VGA_x_9_2_DYMUX_27380 : STD_LOGIC; 
  signal VGA_x_9_2_CLKINV_27377 : STD_LOGIC; 
  signal VGA_x_1_DXMUX_27421 : STD_LOGIC; 
  signal VGA_x_1_DYMUX_27413 : STD_LOGIC; 
  signal VGA_x_1_SRINVNOT : STD_LOGIC; 
  signal VGA_x_1_CLKINV_27410 : STD_LOGIC; 
  signal VGA_x_4_2_DYMUX_27324 : STD_LOGIC; 
  signal VGA_x_4_2_CLKINV_27321 : STD_LOGIC; 
  signal VGA_x_6_2_DYMUX_27338 : STD_LOGIC; 
  signal VGA_x_6_2_CLKINV_27335 : STD_LOGIC; 
  signal N1105 : STD_LOGIC; 
  signal VGA_N74_pack_1 : STD_LOGIC; 
  signal N1857 : STD_LOGIC; 
  signal VGA_N68 : STD_LOGIC; 
  signal VGA_y_7_2_DYMUX_27396 : STD_LOGIC; 
  signal VGA_y_7_2_CLKINV_27393 : STD_LOGIC; 
  signal VGA_y_7_2_CEINV_27392 : STD_LOGIC; 
  signal VGA_x_5_DXMUX_27541 : STD_LOGIC; 
  signal VGA_x_5_DYMUX_27533 : STD_LOGIC; 
  signal VGA_x_5_SRINVNOT : STD_LOGIC; 
  signal VGA_x_5_CLKINV_27530 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0018 : STD_LOGIC; 
  signal VGA_N62 : STD_LOGIC; 
  signal VGA_x_3_DXMUX_27445 : STD_LOGIC; 
  signal VGA_x_3_DYMUX_27437 : STD_LOGIC; 
  signal VGA_x_3_SRINVNOT : STD_LOGIC; 
  signal VGA_x_3_CLKINV_27434 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1207_27300 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1016_SW2_pack_1 : STD_LOGIC; 
  signal VGA_x_3_2_DYMUX_27310 : STD_LOGIC; 
  signal VGA_x_3_2_CLKINV_27307 : STD_LOGIC; 
  signal VGA_x_7_2_DYMUX_27352 : STD_LOGIC; 
  signal VGA_x_7_2_CLKINV_27349 : STD_LOGIC; 
  signal VGA_x_8_2_DYMUX_27366 : STD_LOGIC; 
  signal VGA_x_8_2_CLKINV_27363 : STD_LOGIC; 
  signal VGA_y_0_DXMUX_29631 : STD_LOGIC; 
  signal VGA_y_0_XORF_29629 : STD_LOGIC; 
  signal VGA_y_0_LOGIC_ONE_29628 : STD_LOGIC; 
  signal VGA_y_0_CYINIT_29627 : STD_LOGIC; 
  signal VGA_y_0_CYSELF_29618 : STD_LOGIC; 
  signal VGA_Mcount_y_lut_0_1 : STD_LOGIC; 
  signal VGA_y_0_BXINV_29616 : STD_LOGIC; 
  signal VGA_y_0_DYMUX_29608 : STD_LOGIC; 
  signal VGA_y_0_XORG_29606 : STD_LOGIC; 
  signal VGA_y_0_CYMUXG_29605 : STD_LOGIC; 
  signal VGA_y_0_LOGIC_ZERO_29603 : STD_LOGIC; 
  signal VGA_y_0_CYSELG_29594 : STD_LOGIC; 
  signal VGA_y_0_G : STD_LOGIC; 
  signal VGA_y_0_SRINVNOT : STD_LOGIC; 
  signal VGA_y_0_CLKINV_29591 : STD_LOGIC; 
  signal VGA_y_0_CEINV_29590 : STD_LOGIC; 
  signal VGA_y_2_DXMUX_29692 : STD_LOGIC; 
  signal VGA_y_2_XORF_29690 : STD_LOGIC; 
  signal VGA_y_2_CYINIT_29689 : STD_LOGIC; 
  signal VGA_y_2_F : STD_LOGIC; 
  signal VGA_y_2_DYMUX_29672 : STD_LOGIC; 
  signal VGA_y_2_GYMUX_29671 : STD_LOGIC; 
  signal VGA_y_2_XORG_29670 : STD_LOGIC; 
  signal VGA_y_2_CYSELF_29668 : STD_LOGIC; 
  signal VGA_y_2_CYMUXFAST_29667 : STD_LOGIC; 
  signal VGA_y_2_CYAND_29666 : STD_LOGIC; 
  signal VGA_y_2_FASTCARRY_29665 : STD_LOGIC; 
  signal VGA_y_2_CYMUXG2_29664 : STD_LOGIC; 
  signal VGA_y_2_CYMUXF2_29663 : STD_LOGIC; 
  signal VGA_y_2_LOGIC_ZERO_29662 : STD_LOGIC; 
  signal VGA_y_2_CYSELG_29653 : STD_LOGIC; 
  signal VGA_y_2_G : STD_LOGIC; 
  signal VGA_y_2_SRINVNOT : STD_LOGIC; 
  signal VGA_y_2_CLKINV_29650 : STD_LOGIC; 
  signal VGA_y_2_CEINV_29649 : STD_LOGIC; 
  signal VGA_Result_0_XORF_29434 : STD_LOGIC; 
  signal VGA_Result_0_LOGIC_ONE_29433 : STD_LOGIC; 
  signal VGA_Result_0_CYINIT_29432 : STD_LOGIC; 
  signal VGA_Result_0_CYSELF_29423 : STD_LOGIC; 
  signal VGA_Result_0_BXINV_29421 : STD_LOGIC; 
  signal VGA_Result_0_XORG_29419 : STD_LOGIC; 
  signal VGA_Result_0_CYMUXG_29418 : STD_LOGIC; 
  signal VGA_Mcount_x_cy_0_Q : STD_LOGIC; 
  signal VGA_Result_0_LOGIC_ZERO_29416 : STD_LOGIC; 
  signal VGA_Result_0_CYSELG_29407 : STD_LOGIC; 
  signal VGA_Result_0_G : STD_LOGIC; 
  signal VGA_Result_6_XORF_29548 : STD_LOGIC; 
  signal VGA_Result_6_CYINIT_29547 : STD_LOGIC; 
  signal VGA_Result_6_F : STD_LOGIC; 
  signal VGA_Result_6_XORG_29536 : STD_LOGIC; 
  signal VGA_Mcount_x_cy_6_Q : STD_LOGIC; 
  signal VGA_Result_6_CYSELF_29534 : STD_LOGIC; 
  signal VGA_Result_6_CYMUXFAST_29533 : STD_LOGIC; 
  signal VGA_Result_6_CYAND_29532 : STD_LOGIC; 
  signal VGA_Result_6_FASTCARRY_29531 : STD_LOGIC; 
  signal VGA_Result_6_CYMUXG2_29530 : STD_LOGIC; 
  signal VGA_Result_6_CYMUXF2_29529 : STD_LOGIC; 
  signal VGA_Result_6_LOGIC_ZERO_29528 : STD_LOGIC; 
  signal VGA_Result_6_CYSELG_29519 : STD_LOGIC; 
  signal VGA_Result_6_G : STD_LOGIC; 
  signal VGA_Result_2_XORF_29472 : STD_LOGIC; 
  signal VGA_Result_2_CYINIT_29471 : STD_LOGIC; 
  signal VGA_Result_2_F : STD_LOGIC; 
  signal VGA_Result_2_XORG_29460 : STD_LOGIC; 
  signal VGA_Mcount_x_cy_2_Q : STD_LOGIC; 
  signal VGA_Result_2_CYSELF_29458 : STD_LOGIC; 
  signal VGA_Result_2_CYMUXFAST_29457 : STD_LOGIC; 
  signal VGA_Result_2_CYAND_29456 : STD_LOGIC; 
  signal VGA_Result_2_FASTCARRY_29455 : STD_LOGIC; 
  signal VGA_Result_2_CYMUXG2_29454 : STD_LOGIC; 
  signal VGA_Result_2_CYMUXF2_29453 : STD_LOGIC; 
  signal VGA_Result_2_LOGIC_ZERO_29452 : STD_LOGIC; 
  signal VGA_Result_2_CYSELG_29443 : STD_LOGIC; 
  signal VGA_Result_2_G : STD_LOGIC; 
  signal VGA_Result_4_XORF_29510 : STD_LOGIC; 
  signal VGA_Result_4_CYINIT_29509 : STD_LOGIC; 
  signal VGA_Result_4_F : STD_LOGIC; 
  signal VGA_Result_4_XORG_29498 : STD_LOGIC; 
  signal VGA_Mcount_x_cy_4_Q : STD_LOGIC; 
  signal VGA_Result_4_CYSELF_29496 : STD_LOGIC; 
  signal VGA_Result_4_CYMUXFAST_29495 : STD_LOGIC; 
  signal VGA_Result_4_CYAND_29494 : STD_LOGIC; 
  signal VGA_Result_4_FASTCARRY_29493 : STD_LOGIC; 
  signal VGA_Result_4_CYMUXG2_29492 : STD_LOGIC; 
  signal VGA_Result_4_CYMUXF2_29491 : STD_LOGIC; 
  signal VGA_Result_4_LOGIC_ZERO_29490 : STD_LOGIC; 
  signal VGA_Result_4_CYSELG_29481 : STD_LOGIC; 
  signal VGA_Result_4_G : STD_LOGIC; 
  signal VGA_Result_8_XORF_29579 : STD_LOGIC; 
  signal VGA_Result_8_LOGIC_ZERO_29578 : STD_LOGIC; 
  signal VGA_Result_8_CYINIT_29577 : STD_LOGIC; 
  signal VGA_Result_8_CYSELF_29568 : STD_LOGIC; 
  signal VGA_Result_8_F : STD_LOGIC; 
  signal VGA_Result_8_XORG_29565 : STD_LOGIC; 
  signal VGA_Mcount_x_cy_8_Q : STD_LOGIC; 
  signal VGA_x_9_rt_29562 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYSELF_29906 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXFAST_29905 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYAND_29904 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_FASTCARRY_29903 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXG2_29902 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXF2_29901 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_LOGIC_ZERO_29900 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYSELG_29894 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYINIT_29882 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYSELF_29876 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_BXINV_29874 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYMUXG_29873 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_LOGIC_ZERO_29871 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYSELG_29865 : STD_LOGIC; 
  signal VGA_y_8_1_DXMUX_29846 : STD_LOGIC; 
  signal VGA_y_8_1_FXMUX_29845 : STD_LOGIC; 
  signal VGA_y_8_1_XORF_29844 : STD_LOGIC; 
  signal VGA_y_8_1_CYINIT_29843 : STD_LOGIC; 
  signal VGA_y_8_rt_29841 : STD_LOGIC; 
  signal VGA_y_8_1_CLKINV_29832 : STD_LOGIC; 
  signal VGA_y_8_1_CEINV_29831 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_DXMUX_29978 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_XORF_29976 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_LOGIC_ONE_29975 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_CYINIT_29974 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_CYSELF_29967 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_BXINV_29965 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_DYMUX_29957 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_XORG_29955 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_CYMUXG_29954 : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_0_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_LOGIC_ZERO_29952 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_CYSELG_29945 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_SRINVNOT : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_CLKINV_29942 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_0_CEINV_29941 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_LOGIC_ZERO_29927 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_CYINIT_29926 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_CYSELF_29920 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_DXMUX_30038 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_XORF_30036 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_CYINIT_30035 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_DYMUX_30020 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_XORG_30018 : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_2_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_CYSELF_30016 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_CYMUXFAST_30015 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_CYAND_30014 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_FASTCARRY_30013 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_CYMUXG2_30012 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_CYMUXF2_30011 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_LOGIC_ZERO_30010 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_CYSELG_30003 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_SRINVNOT : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_CLKINV_30000 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_2_CEINV_29999 : STD_LOGIC; 
  signal VGA_y_6_1_DXMUX_29816 : STD_LOGIC; 
  signal VGA_y_6_1_FXMUX_29815 : STD_LOGIC; 
  signal VGA_y_6_1_XORF_29814 : STD_LOGIC; 
  signal VGA_y_6_1_CYINIT_29813 : STD_LOGIC; 
  signal VGA_y_6_1_F : STD_LOGIC; 
  signal VGA_y_6_1_DYMUX_29796 : STD_LOGIC; 
  signal VGA_y_6_1_GYMUX_29795 : STD_LOGIC; 
  signal VGA_y_6_1_XORG_29794 : STD_LOGIC; 
  signal VGA_y_6_1_CYSELF_29792 : STD_LOGIC; 
  signal VGA_y_6_1_CYMUXFAST_29791 : STD_LOGIC; 
  signal VGA_y_6_1_CYAND_29790 : STD_LOGIC; 
  signal VGA_y_6_1_FASTCARRY_29789 : STD_LOGIC; 
  signal VGA_y_6_1_CYMUXG2_29788 : STD_LOGIC; 
  signal VGA_y_6_1_CYMUXF2_29787 : STD_LOGIC; 
  signal VGA_y_6_1_LOGIC_ZERO_29786 : STD_LOGIC; 
  signal VGA_y_6_1_CYSELG_29777 : STD_LOGIC; 
  signal VGA_y_6_1_G : STD_LOGIC; 
  signal VGA_y_6_1_SRINVNOT : STD_LOGIC; 
  signal VGA_y_6_1_CLKINV_29774 : STD_LOGIC; 
  signal VGA_y_6_1_CEINV_29773 : STD_LOGIC; 
  signal VGA_y_4_1_DXMUX_29754 : STD_LOGIC; 
  signal VGA_y_4_1_FXMUX_29753 : STD_LOGIC; 
  signal VGA_y_4_1_XORF_29752 : STD_LOGIC; 
  signal VGA_y_4_1_CYINIT_29751 : STD_LOGIC; 
  signal VGA_y_4_1_F : STD_LOGIC; 
  signal VGA_y_4_1_DYMUX_29734 : STD_LOGIC; 
  signal VGA_y_4_1_GYMUX_29733 : STD_LOGIC; 
  signal VGA_y_4_1_XORG_29732 : STD_LOGIC; 
  signal VGA_y_4_1_CYSELF_29730 : STD_LOGIC; 
  signal VGA_y_4_1_CYMUXFAST_29729 : STD_LOGIC; 
  signal VGA_y_4_1_CYAND_29728 : STD_LOGIC; 
  signal VGA_y_4_1_FASTCARRY_29727 : STD_LOGIC; 
  signal VGA_y_4_1_CYMUXG2_29726 : STD_LOGIC; 
  signal VGA_y_4_1_CYMUXF2_29725 : STD_LOGIC; 
  signal VGA_y_4_1_LOGIC_ZERO_29724 : STD_LOGIC; 
  signal VGA_y_4_1_CYSELG_29715 : STD_LOGIC; 
  signal VGA_y_4_1_G : STD_LOGIC; 
  signal VGA_y_4_1_SRINVNOT : STD_LOGIC; 
  signal VGA_y_4_1_CLKINV_29712 : STD_LOGIC; 
  signal VGA_y_4_1_CEINV_29711 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_DXMUX_30158 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_XORF_30156 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_CYINIT_30155 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_DYMUX_30140 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_XORG_30138 : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_6_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_CYSELF_30136 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_CYMUXFAST_30135 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_CYAND_30134 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_FASTCARRY_30133 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_CYMUXG2_30132 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_CYMUXF2_30131 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_LOGIC_ZERO_30130 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_CYSELG_30123 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_SRINVNOT : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_CLKINV_30120 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_6_CEINV_30119 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_DXMUX_30338 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_XORF_30336 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_CYINIT_30335 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_DYMUX_30320 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_XORG_30318 : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_12_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_CYSELF_30316 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_CYMUXFAST_30315 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_CYAND_30314 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_FASTCARRY_30313 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_CYMUXG2_30312 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_CYMUXF2_30311 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_LOGIC_ZERO_30310 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_CYSELG_30303 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_SRINVNOT : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_CLKINV_30300 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_12_CEINV_30299 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_DXMUX_30218 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_XORF_30216 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_CYINIT_30215 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_DYMUX_30200 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_XORG_30198 : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_8_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_CYSELF_30196 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_CYMUXFAST_30195 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_CYAND_30194 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_FASTCARRY_30193 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_CYMUXG2_30192 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_CYMUXF2_30191 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_LOGIC_ZERO_30190 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_CYSELG_30183 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_SRINVNOT : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_CLKINV_30180 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_8_CEINV_30179 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_DXMUX_30098 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_XORF_30096 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_CYINIT_30095 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_DYMUX_30080 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_XORG_30078 : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_4_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_CYSELF_30076 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_CYMUXFAST_30075 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_CYAND_30074 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_FASTCARRY_30073 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_CYMUXG2_30072 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_CYMUXF2_30071 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_LOGIC_ZERO_30070 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_CYSELG_30063 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_SRINVNOT : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_CLKINV_30060 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_4_CEINV_30059 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_DXMUX_30278 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_XORF_30276 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_CYINIT_30275 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_DYMUX_30260 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_XORG_30258 : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_10_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_CYSELF_30256 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_CYMUXFAST_30255 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_CYAND_30254 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_FASTCARRY_30253 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_CYMUXG2_30252 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_CYMUXF2_30251 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_LOGIC_ZERO_30250 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_CYSELG_30243 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_SRINVNOT : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_CLKINV_30240 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_10_CEINV_30239 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_DXMUX_29085 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_FXMUX_29084 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_XORF_29083 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CYINIT_29082 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CY0F_29081 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_DYMUX_29065 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_GYMUX_29064 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_XORG_29063 : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_4_Q : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CYSELF_29061 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CYMUXFAST_29060 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CYAND_29059 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_FASTCARRY_29058 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CYMUXG2_29057 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CYMUXF2_29056 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CY0G_29055 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CYSELG_29049 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CLKINV_29046 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_4_CEINV_29045 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYSELF_28869 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXFAST_28868 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYAND_28867 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_3_FASTCARRY_28866 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXG2_28865 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXF2_28864 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_3_LOGIC_ONE_28863 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYSELG_28855 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_DXMUX_29022 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_FXMUX_29021 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_XORF_29020 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CYINIT_29019 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CY0F_29018 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_DYMUX_29002 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_GYMUX_29001 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_XORG_29000 : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_2_Q : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CYSELF_28998 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CYMUXFAST_28997 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CYAND_28996 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_FASTCARRY_28995 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CYMUXG2_28994 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CYMUXF2_28993 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CY0G_28992 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CYSELG_28984 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CLKINV_28981 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_2_CEINV_28980 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_DXMUX_28959 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_FXMUX_28958 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_XORF_28957 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_CYINIT_28956 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_CY0F_28955 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_CYSELF_28947 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_BXINV_28945 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_DYMUX_28937 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_GYMUX_28936 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_XORG_28935 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_CYMUXG_28934 : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_0_Q : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_CY0G_28932 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_CYSELG_28924 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_CLKINV_28921 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_0_CEINV_28920 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_DXMUX_29148 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_FXMUX_29147 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_XORF_29146 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CYINIT_29145 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CY0F_29144 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_DYMUX_29130 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_GYMUX_29129 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_XORG_29128 : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_6_Q : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CYSELF_29126 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CYMUXFAST_29125 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CYAND_29124 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_FASTCARRY_29123 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CYMUXG2_29122 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CYMUXF2_29121 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CY0G_29120 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CYSELG_29114 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CLKINV_29111 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_6_CEINV_29110 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_5_LOGIC_ZERO_28906 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYSELF_28896 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXFAST_28895 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYAND_28894 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_5_FASTCARRY_28893 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXG2_28892 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXF2_28891 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_5_LOGIC_ONE_28890 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYSELG_28881 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_15_rt_28880 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYINIT_28844 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYSELF_28838 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_lut_0_BXINV_28836 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYMUXG_28835 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_cy_0_Q : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_lut_0_LOGIC_ZERO_28833 : STD_LOGIC; 
  signal DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYSELG_28825 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_DXMUX_29337 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_FXMUX_29336 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_XORF_29335 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CYINIT_29334 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CY0F_29333 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_DYMUX_29319 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_GYMUX_29318 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_XORG_29317 : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_12_Q : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CYSELF_29315 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CYMUXFAST_29314 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CYAND_29313 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_FASTCARRY_29312 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CYMUXG2_29311 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CYMUXF2_29310 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CY0G_29309 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CYSELG_29303 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CLKINV_29300 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_12_CEINV_29299 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_DXMUX_29392 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_FXMUX_29391 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_XORF_29390 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_CYINIT_29389 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_CY0F_29388 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_CYSELF_29382 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_DYMUX_29373 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_GYMUX_29372 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_XORG_29371 : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_14_Q : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_CLKINV_29362 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_14_CEINV_29361 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_DXMUX_29211 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_FXMUX_29210 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_XORF_29209 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CYINIT_29208 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CY0F_29207 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_DYMUX_29193 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_GYMUX_29192 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_XORG_29191 : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_8_Q : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CYSELF_29189 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CYMUXFAST_29188 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CYAND_29187 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_FASTCARRY_29186 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CYMUXG2_29185 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CYMUXF2_29184 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CY0G_29183 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CYSELG_29177 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CLKINV_29174 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_8_CEINV_29173 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_DXMUX_29274 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_FXMUX_29273 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_XORF_29272 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CYINIT_29271 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CY0F_29270 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_DYMUX_29256 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_GYMUX_29255 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_XORG_29254 : STD_LOGIC; 
  signal register_module_imp_Madd_branch_target_out_cy_10_Q : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CYSELF_29252 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CYMUXFAST_29251 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CYAND_29250 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_FASTCARRY_29249 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CYMUXG2_29248 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CYMUXF2_29247 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CY0G_29246 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CYSELG_29240 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CLKINV_29237 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_target_out_10_CEINV_29236 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f55_F5MUX_31390 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_511_31388 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f55_BXINV_31382 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_65_31380 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_1_F5MUX_31476 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_47_31474 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_1_BXINV_31468 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_1_F6MUX_31466 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_514_31464 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_1_BYINV_31458 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f57_F5MUX_31500 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_515_31498 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f57_BXINV_31492 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_67_31490 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_2_F5MUX_31531 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_48_31529 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_2_BXINV_31523 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_2_F6MUX_31521 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_516_31519 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_2_BYINV_31513 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_12_F5MUX_31256 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_43_31254 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_12_BXINV_31248 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_12_F6MUX_31246 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_56_31244 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_12_BYINV_31238 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f54_F5MUX_31335 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_59_31333 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f54_BXINV_31327 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_64_31325 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_14_F5MUX_31366 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_45_31364 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_14_BXINV_31358 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_14_F6MUX_31356 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_510_31354 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_14_BYINV_31348 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_15_F5MUX_31421 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_46_31419 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_15_BXINV_31413 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_15_F6MUX_31411 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_512_31409 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_15_BYINV_31403 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f53_F5MUX_31280 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_57_31278 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f53_BXINV_31272 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_63_31270 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f52_F5MUX_31225 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_55_31223 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f52_BXINV_31217 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_62_31215 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_13_F5MUX_31311 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_44_31309 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_13_BXINV_31303 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_13_F6MUX_31301 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_58_31299 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_13_BYINV_31293 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f56_F5MUX_31445 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_513_31443 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f56_BXINV_31437 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_66_31435 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_4_F5MUX_31641 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_410_31639 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_4_BXINV_31633 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_4_F6MUX_31631 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_520_31629 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_4_BYINV_31623 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_10_F5MUX_31696 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_41_31694 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_10_BXINV_31688 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_10_F6MUX_31686 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_52_31684 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_10_BYINV_31678 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f51_F5MUX_31720 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_53_31718 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f51_BXINV_31712 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_61_31710 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f53_F5MUX_31830 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_57_31828 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f53_BXINV_31822 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_63_31820 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f54_F5MUX_31885 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_59_31883 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f54_BXINV_31877 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_64_31875 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f510_F5MUX_31665 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_521_31663 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f510_BXINV_31657 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_610_31655 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f52_F5MUX_31775 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_55_31773 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f52_BXINV_31767 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_62_31765 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f58_F5MUX_31555 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_517_31553 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f58_BXINV_31547 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_68_31545 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_13_F5MUX_31861 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_44_31859 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_13_BXINV_31853 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_13_F6MUX_31851 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_58_31849 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_13_BYINV_31843 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_3_F5MUX_31586 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_49_31584 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_3_BXINV_31578 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_3_F6MUX_31576 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_518_31574 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_3_BYINV_31568 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_12_F5MUX_31806 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_43_31804 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_12_BXINV_31798 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_12_F6MUX_31796 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_56_31794 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_12_BYINV_31788 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_11_F5MUX_31751 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_42_31749 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_11_BXINV_31743 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_11_F6MUX_31741 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_54_31739 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_11_BYINV_31733 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f59_F5MUX_31610 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_519_31608 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f59_BXINV_31602 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_69_31600 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_14_DXMUX_30391 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_14_XORF_30389 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_14_LOGIC_ZERO_30388 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_14_CYINIT_30387 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_14_CYSELF_30380 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_14_DYMUX_30371 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_14_XORG_30369 : STD_LOGIC; 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_cy_14_Q : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_14_SRINVNOT : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_14_CLKINV_30359 : STD_LOGIC; 
  signal instruction_fetch_module_imp_pc_in_14_CEINV_30358 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f511_F5MUX_30620 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_523_30618 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f511_BXINV_30612 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_611_30610 : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_XORF_30533 : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_CYINIT_30532 : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_F : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_XORG_30521 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_6_Q : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_CYSELF_30519 : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_CYMUXFAST_30518 : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_CYAND_30517 : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_FASTCARRY_30516 : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_CYMUXG2_30515 : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_CYMUXF2_30514 : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_LOGIC_ZERO_30513 : STD_LOGIC; 
  signal VGA_romAddr_add0001_6_CYSELG_30505 : STD_LOGIC; 
  signal VGA_Madd_romAddr_not0000_7_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_6_F5MUX_30651 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_412_30649 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_6_BXINV_30643 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_6_F6MUX_30641 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_524_30639 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_6_BYINV_30633 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_5_F5MUX_30596 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_411_30594 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_5_BXINV_30588 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_5_F6MUX_30586 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_522_30584 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_5_BYINV_30578 : STD_LOGIC; 
  signal VGA_Madd_romAddr_not0000_2_Q : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_3_CYSELF_30449 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_3_CYMUXFAST_30448 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_3_CYAND_30447 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_3_FASTCARRY_30446 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_3_CYMUXG2_30445 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_3_CYMUXF2_30444 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_3_LOGIC_ZERO_30443 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_3_CYSELG_30434 : STD_LOGIC; 
  signal VGA_Madd_romAddr_not0000_3_Q : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_1_LOGIC_ONE_30428 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_1_CYINIT_30427 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_1_CYSELF_30418 : STD_LOGIC; 
  signal VGA_y_0_rt_30417 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_1_BXINV_30416 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_1_CYMUXG_30415 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_0_Q : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_1_LOGIC_ZERO_30413 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_1_CYSELG_30404 : STD_LOGIC; 
  signal VGA_Madd_romAddr_not0000_1_Q : STD_LOGIC; 
  signal VGA_romAddr_add0001_8_XORF_30564 : STD_LOGIC; 
  signal VGA_romAddr_add0001_8_LOGIC_ZERO_30563 : STD_LOGIC; 
  signal VGA_romAddr_add0001_8_CYINIT_30562 : STD_LOGIC; 
  signal VGA_romAddr_add0001_8_CYSELF_30555 : STD_LOGIC; 
  signal VGA_Madd_romAddr_not0000_8_Q : STD_LOGIC; 
  signal VGA_romAddr_add0001_8_XORG_30552 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_8_Q : STD_LOGIC; 
  signal VGA_Msub_romAddr_sub0000_cy_8_11 : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_XORF_30495 : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYINIT_30494 : STD_LOGIC; 
  signal VGA_Madd_romAddr_not0000_4_Q : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_XORG_30483 : STD_LOGIC; 
  signal VGA_Madd_romAddr_add0001_cy_4_Q : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELF_30481 : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXFAST_30480 : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYAND_30479 : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_FASTCARRY_30478 : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXG2_30477 : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXF2_30476 : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_LOGIC_ZERO_30475 : STD_LOGIC; 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELG_30466 : STD_LOGIC; 
  signal VGA_Madd_romAddr_not0000_5_Q : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f511_F5MUX_30895 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_523_30893 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f511_BXINV_30887 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_611_30885 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_6_F5MUX_30926 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_412_30924 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_6_BXINV_30918 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_6_F6MUX_30916 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_524_30914 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_6_BYINV_30908 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_9_F5MUX_30816 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_415_30814 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_9_BXINV_30808 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_9_F6MUX_30806 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_530_30804 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_9_BYINV_30798 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f515_F5MUX_30840 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_531_30838 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f515_BXINV_30832 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_615_30830 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f512_F5MUX_30950 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_525_30948 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f512_BXINV_30942 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_612_30940 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_8_F5MUX_30761 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_414_30759 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_8_BXINV_30753 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_8_F6MUX_30751 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_528_30749 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_8_BYINV_30743 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_7_F5MUX_30981 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_413_30979 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_7_BXINV_30973 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_7_F6MUX_30971 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_526_30969 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_7_BYINV_30963 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f514_F5MUX_30785 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_529_30783 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f514_BXINV_30777 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_614_30775 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f513_F5MUX_30730 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_527_30728 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f513_BXINV_30722 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_613_30720 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_7_F5MUX_30706 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_413_30704 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_7_BXINV_30698 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_7_F6MUX_30696 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_526_30694 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_7_BYINV_30688 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_5_F5MUX_30871 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_411_30869 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_5_BXINV_30863 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_5_F6MUX_30861 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_522_30859 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_5_BYINV_30853 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f512_F5MUX_30675 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_525_30673 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f512_BXINV_30667 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_612_30665 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f515_F5MUX_31115 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_531_31113 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f515_BXINV_31107 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_615_31105 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f513_F5MUX_31005 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_527_31003 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f513_BXINV_30997 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_613_30995 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_8_F5MUX_31036 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_414_31034 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_8_BXINV_31028 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_8_F6MUX_31026 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_528_31024 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_8_BYINV_31018 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f51_F5MUX_31170 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_53_31168 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f51_BXINV_31162 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_61_31160 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f514_F5MUX_31060 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_529_31058 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f514_BXINV_31052 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_614_31050 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_9_F5MUX_31091 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_415_31089 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_9_BXINV_31083 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_9_F6MUX_31081 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_530_31079 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_9_BYINV_31073 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_10_F5MUX_31146 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_41_31144 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_10_BXINV_31138 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_10_F6MUX_31136 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_52_31134 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_10_BYINV_31128 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_11_F5MUX_31201 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_42_31199 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_11_BXINV_31193 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_11_F6MUX_31191 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_54_31189 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_11_BYINV_31183 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f59_F5MUX_32105 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_519_32103 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f59_BXINV_32097 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_69_32095 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f56_F5MUX_31995 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_513_31993 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f56_BXINV_31987 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_66_31985 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_2_F5MUX_32026 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_48_32024 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_2_BXINV_32018 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_2_F6MUX_32016 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_516_32014 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_2_BYINV_32008 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_4_F5MUX_32136 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_410_32134 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_4_BXINV_32128 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_4_F6MUX_32126 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_520_32124 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_4_BYINV_32118 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f58_F5MUX_32050 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_517_32048 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f58_BXINV_32042 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_68_32040 : STD_LOGIC; 
  signal VGA_romData_mux0000_F5MUX_32191 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0000_4 : STD_LOGIC; 
  signal VGA_romData_mux0000_BXINV_32183 : STD_LOGIC; 
  signal VGA_romData_mux0000_F6MUX_32181 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0000_5 : STD_LOGIC; 
  signal VGA_romData_mux0000_BYINV_32173 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_3_F5MUX_32081 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_49_32079 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_3_BXINV_32073 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_3_F6MUX_32071 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_518_32069 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_3_BYINV_32063 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0000_4_f5_F5MUX_32215 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0000_51 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0000_4_f5_BXINV_32207 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0000_6 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_14_F5MUX_31916 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_45_31914 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_14_BXINV_31908 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_14_F6MUX_31906 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_510_31904 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_14_BYINV_31898 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f510_F5MUX_32160 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_521_32158 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f510_BXINV_32152 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_610_32150 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_15_F5MUX_31971 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_46_31969 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_15_BXINV_31963 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_15_F6MUX_31961 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_512_31959 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_15_BYINV_31953 : STD_LOGIC; 
  signal VGA_romData_mux0001_F5MUX_32246 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0001_3_f52_32244 : STD_LOGIC; 
  signal VGA_romData_mux0001_BXINV_32238 : STD_LOGIC; 
  signal VGA_romData_mux0001_F6MUX_32236 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0001_3_f51_32234 : STD_LOGIC; 
  signal VGA_romData_mux0001_BYINV_32228 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f55_F5MUX_31940 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_511_31938 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f55_BXINV_31932 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_65_31930 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f5_F5MUX_32490 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_51_32488 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f5_BXINV_32482 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_6_32480 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0001_4_f5_F5MUX_32270 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0001_4_f52_32268 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0001_4_f5_BXINV_32262 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0001_4_f51_32260 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f5_F5MUX_32435 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_51_32433 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_f5_BXINV_32427 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_6_32425 : STD_LOGIC; 
  signal VGA_romData_mux0002_F5MUX_32301 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0002_3_f52_32299 : STD_LOGIC; 
  signal VGA_romData_mux0002_BXINV_32293 : STD_LOGIC; 
  signal VGA_romData_mux0002_F6MUX_32291 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0002_3_f51_32289 : STD_LOGIC; 
  signal VGA_romData_mux0002_BYINV_32283 : STD_LOGIC; 
  signal hs_O : STD_LOGIC; 
  signal vs_O : STD_LOGIC; 
  signal ram1_addr_10_O : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_0_F5MUX_32411 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_4_32409 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_0_BXINV_32403 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_0_F6MUX_32401 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0000_5_32399 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0000_0_BYINV_32393 : STD_LOGIC; 
  signal ram1_addr_11_O : STD_LOGIC; 
  signal ram1_addr_12_O : STD_LOGIC; 
  signal ram1_addr_13_O : STD_LOGIC; 
  signal VGA_romData_mux0003_F5MUX_32356 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0003_3_f52_32354 : STD_LOGIC; 
  signal VGA_romData_mux0003_BXINV_32348 : STD_LOGIC; 
  signal VGA_romData_mux0003_F6MUX_32346 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0003_3_f51_32344 : STD_LOGIC; 
  signal VGA_romData_mux0003_BYINV_32338 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_0_F5MUX_32466 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_32464 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_0_BXINV_32458 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_0_F6MUX_32456 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_5_32454 : STD_LOGIC; 
  signal register_module_imp_registers_imp_varindex0001_0_BYINV_32448 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0002_4_f5_F5MUX_32325 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0002_4_f52_32323 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0002_4_f5_BXINV_32317 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0002_4_f51_32315 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0003_4_f5_F5MUX_32380 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0003_4_f52_32378 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0003_4_f5_BXINV_32372 : STD_LOGIC; 
  signal VGA_Mmux_romData_mux0003_4_f51_32370 : STD_LOGIC; 
  signal ram1_data_11_O : STD_LOGIC; 
  signal ram1_data_11_T : STD_LOGIC; 
  signal ram1_data_11_INBUF : STD_LOGIC; 
  signal oGreen_1_O : STD_LOGIC; 
  signal ram1_data_15_O : STD_LOGIC; 
  signal ram1_data_15_T : STD_LOGIC; 
  signal ram1_data_15_INBUF : STD_LOGIC; 
  signal ram1_data_14_O : STD_LOGIC; 
  signal ram1_data_14_T : STD_LOGIC; 
  signal ram1_data_14_INBUF : STD_LOGIC; 
  signal ram1_addr_16_O : STD_LOGIC; 
  signal ram2_addr_10_O : STD_LOGIC; 
  signal ram2_addr_11_O : STD_LOGIC; 
  signal wrn_O : STD_LOGIC; 
  signal ram1_data_10_O : STD_LOGIC; 
  signal ram1_data_10_T : STD_LOGIC; 
  signal ram1_data_10_INBUF : STD_LOGIC; 
  signal ram1_data_12_O : STD_LOGIC; 
  signal ram1_data_12_T : STD_LOGIC; 
  signal ram1_data_12_INBUF : STD_LOGIC; 
  signal rdn_O : STD_LOGIC; 
  signal ram2_addr_12_O : STD_LOGIC; 
  signal ram1_addr_15_O : STD_LOGIC; 
  signal ram1_data_13_O : STD_LOGIC; 
  signal ram1_data_13_T : STD_LOGIC; 
  signal ram1_data_13_INBUF : STD_LOGIC; 
  signal rst_INBUF : STD_LOGIC; 
  signal ram1_addr_14_O : STD_LOGIC; 
  signal oGreen_2_O : STD_LOGIC; 
  signal ram1_addr_17_O : STD_LOGIC; 
  signal oGreen_0_O : STD_LOGIC; 
  signal oRed_0_O : STD_LOGIC; 
  signal oRed_1_O : STD_LOGIC; 
  signal ram2_addr_15_O : STD_LOGIC; 
  signal tsre_INBUF : STD_LOGIC; 
  signal ram2_addr_14_O : STD_LOGIC; 
  signal ram2_data_14_O : STD_LOGIC; 
  signal ram2_data_14_T : STD_LOGIC; 
  signal ram2_data_14_INBUF : STD_LOGIC; 
  signal ram2_data_10_O : STD_LOGIC; 
  signal ram2_data_10_T : STD_LOGIC; 
  signal ram2_data_10_INBUF : STD_LOGIC; 
  signal ram2_data_15_O : STD_LOGIC; 
  signal ram2_data_15_T : STD_LOGIC; 
  signal ram2_data_15_INBUF : STD_LOGIC; 
  signal led_10_O : STD_LOGIC; 
  signal led_11_O : STD_LOGIC; 
  signal oRed_2_O : STD_LOGIC; 
  signal ram2_addr_13_O : STD_LOGIC; 
  signal ram2_data_13_O : STD_LOGIC; 
  signal ram2_data_13_T : STD_LOGIC; 
  signal ram2_data_13_INBUF : STD_LOGIC; 
  signal led_12_O : STD_LOGIC; 
  signal led_13_O : STD_LOGIC; 
  signal ram2_data_12_O : STD_LOGIC; 
  signal ram2_data_12_T : STD_LOGIC; 
  signal ram2_data_12_INBUF : STD_LOGIC; 
  signal tbre_INBUF : STD_LOGIC; 
  signal ram2_addr_17_O : STD_LOGIC; 
  signal ram2_addr_16_O : STD_LOGIC; 
  signal ram2_data_11_O : STD_LOGIC; 
  signal ram2_data_11_T : STD_LOGIC; 
  signal ram2_data_11_INBUF : STD_LOGIC; 
  signal ram2_we_O : STD_LOGIC; 
  signal clk_50M_INBUF : STD_LOGIC; 
  signal ram1_en_O : STD_LOGIC; 
  signal ps2data_INBUF : STD_LOGIC; 
  signal ram1_oe_O : STD_LOGIC; 
  signal led_14_O : STD_LOGIC; 
  signal ram2_en_O : STD_LOGIC; 
  signal ram1_we_O : STD_LOGIC; 
  signal ram2_oe_O : STD_LOGIC; 
  signal data_ready_INBUF : STD_LOGIC; 
  signal led_15_O : STD_LOGIC; 
  signal disp0_3_O : STD_LOGIC; 
  signal disp1_0_O : STD_LOGIC; 
  signal ram2_addr_2_O : STD_LOGIC; 
  signal disp0_1_O : STD_LOGIC; 
  signal disp0_4_O : STD_LOGIC; 
  signal disp1_1_O : STD_LOGIC; 
  signal disp0_5_O : STD_LOGIC; 
  signal disp0_2_O : STD_LOGIC; 
  signal ram2_addr_0_O : STD_LOGIC; 
  signal ram2_addr_9_O : STD_LOGIC; 
  signal ram2_addr_4_O : STD_LOGIC; 
  signal disp0_0_O : STD_LOGIC; 
  signal ram1_data_8_O : STD_LOGIC; 
  signal ram1_data_8_T : STD_LOGIC; 
  signal ram1_data_8_INBUF : STD_LOGIC; 
  signal ram1_data_9_O : STD_LOGIC; 
  signal ram1_data_9_T : STD_LOGIC; 
  signal ram1_data_9_INBUF : STD_LOGIC; 
  signal ram2_addr_6_O : STD_LOGIC; 
  signal ram2_addr_3_O : STD_LOGIC; 
  signal ram2_addr_5_O : STD_LOGIC; 
  signal ram2_addr_1_O : STD_LOGIC; 
  signal ram2_addr_7_O : STD_LOGIC; 
  signal ram2_addr_8_O : STD_LOGIC; 
  signal ram2_data_3_O : STD_LOGIC; 
  signal ram2_data_3_T : STD_LOGIC; 
  signal ram2_data_3_INBUF : STD_LOGIC; 
  signal ram2_data_1_O : STD_LOGIC; 
  signal ram2_data_1_T : STD_LOGIC; 
  signal ram2_data_1_INBUF : STD_LOGIC; 
  signal switch_14_INBUF : STD_LOGIC; 
  signal switch_11_INBUF : STD_LOGIC; 
  signal disp1_3_O : STD_LOGIC; 
  signal disp1_2_O : STD_LOGIC; 
  signal ram2_data_4_O : STD_LOGIC; 
  signal ram2_data_4_T : STD_LOGIC; 
  signal ram2_data_4_INBUF : STD_LOGIC; 
  signal ram2_data_2_O : STD_LOGIC; 
  signal ram2_data_2_T : STD_LOGIC; 
  signal ram2_data_2_INBUF : STD_LOGIC; 
  signal switch_10_INBUF : STD_LOGIC; 
  signal ram2_data_5_O : STD_LOGIC; 
  signal ram2_data_5_T : STD_LOGIC; 
  signal ram2_data_5_INBUF : STD_LOGIC; 
  signal disp1_5_O : STD_LOGIC; 
  signal disp1_6_O : STD_LOGIC; 
  signal switch_15_INBUF : STD_LOGIC; 
  signal ram2_data_6_O : STD_LOGIC; 
  signal ram2_data_6_T : STD_LOGIC; 
  signal ram2_data_6_INBUF : STD_LOGIC; 
  signal ram2_data_0_O : STD_LOGIC; 
  signal ram2_data_0_T : STD_LOGIC; 
  signal ram2_data_0_INBUF : STD_LOGIC; 
  signal disp1_4_O : STD_LOGIC; 
  signal switch_13_INBUF : STD_LOGIC; 
  signal switch_12_INBUF : STD_LOGIC; 
  signal disp0_6_O : STD_LOGIC; 
  signal ps2clk_INBUF : STD_LOGIC; 
  signal switch_0_INBUF : STD_LOGIC; 
  signal led_4_O : STD_LOGIC; 
  signal ram2_data_8_O : STD_LOGIC; 
  signal ram2_data_8_T : STD_LOGIC; 
  signal ram2_data_8_INBUF : STD_LOGIC; 
  signal switch_3_INBUF : STD_LOGIC; 
  signal ram2_data_7_O : STD_LOGIC; 
  signal ram2_data_7_T : STD_LOGIC; 
  signal ram2_data_7_INBUF : STD_LOGIC; 
  signal led_5_O : STD_LOGIC; 
  signal led_7_O : STD_LOGIC; 
  signal clk_11_INBUF : STD_LOGIC; 
  signal led_3_O : STD_LOGIC; 
  signal led_8_O : STD_LOGIC; 
  signal led_9_O : STD_LOGIC; 
  signal switch_1_INBUF : STD_LOGIC; 
  signal switch_2_INBUF : STD_LOGIC; 
  signal led_6_O : STD_LOGIC; 
  signal switch_4_INBUF : STD_LOGIC; 
  signal led_0_O : STD_LOGIC; 
  signal led_1_O : STD_LOGIC; 
  signal led_2_O : STD_LOGIC; 
  signal ram2_data_9_O : STD_LOGIC; 
  signal ram2_data_9_T : STD_LOGIC; 
  signal ram2_data_9_INBUF : STD_LOGIC; 
  signal VGA_CLK_2_BUFG_S_INVNOT : STD_LOGIC; 
  signal N438_F5MUX_34155 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1001_SW0 : STD_LOGIC; 
  signal N438_BXINV_34148 : STD_LOGIC; 
  signal N438_G : STD_LOGIC; 
  signal ALU_imp_tmp_shift0006_15_F5MUX_34130 : STD_LOGIC; 
  signal ALU_imp_tmp_shift0006_15_1 : STD_LOGIC; 
  signal ALU_imp_tmp_shift0006_15_BXINV_34123 : STD_LOGIC; 
  signal ALU_imp_tmp_shift0006_15_11_34121 : STD_LOGIC; 
  signal ALU_imp_tmp_4_50_F5MUX_34180 : STD_LOGIC; 
  signal N1664 : STD_LOGIC; 
  signal ALU_imp_tmp_4_50_BXINV_34173 : STD_LOGIC; 
  signal N1663 : STD_LOGIC; 
  signal switch_5_INBUF : STD_LOGIC; 
  signal Inst_clock_CLK0_BUFG_INST_S_INVNOT : STD_LOGIC; 
  signal N1138_F5MUX_34232 : STD_LOGIC; 
  signal N1600 : STD_LOGIC; 
  signal N1138_BXINV_34225 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0029_pack_1 : STD_LOGIC; 
  signal N621_F5MUX_34257 : STD_LOGIC; 
  signal N1506 : STD_LOGIC; 
  signal N621_BXINV_34249 : STD_LOGIC; 
  signal N1505 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_CLK90 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_CLK180 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_CLK270 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_CLK2X : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_CLK2X180 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_CLKDV : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_CLKFX180 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_LOCKED : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_STATUS7 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_STATUS6 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_STATUS5 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_STATUS4 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_STATUS3 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_STATUS2 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_STATUS1 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_STATUS0 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_PSDONE : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_PSCLKINV_34018 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_CLKFB_BUF_34017 : STD_LOGIC; 
  signal Inst_clock_DCM_SP_INST_CLKIN_BUF_34016 : STD_LOGIC; 
  signal ALU_imp_tmp_5_12_F5MUX_34205 : STD_LOGIC; 
  signal N2124 : STD_LOGIC; 
  signal ALU_imp_tmp_5_12_BXINV_34198 : STD_LOGIC; 
  signal N2123 : STD_LOGIC; 
  signal ALU_imp_tmp_13_74_F5MUX_34282 : STD_LOGIC; 
  signal N2010 : STD_LOGIC; 
  signal ALU_imp_tmp_13_74_BXINV_34275 : STD_LOGIC; 
  signal N2009 : STD_LOGIC; 
  signal switch_6_INBUF : STD_LOGIC; 
  signal switch_9_INBUF : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1 : STD_LOGIC; 
  signal fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0 : STD_LOGIC; 
  signal switch_8_INBUF : STD_LOGIC; 
  signal Inst_clock_CLKFX_BUFG_INST_S_INVNOT : STD_LOGIC; 
  signal clk_manual_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal switch_7_INBUF : STD_LOGIC; 
  signal N641_F5MUX_34457 : STD_LOGIC; 
  signal N2064 : STD_LOGIC; 
  signal N641_BXINV_34450 : STD_LOGIC; 
  signal N2063 : STD_LOGIC; 
  signal N635_F5MUX_34482 : STD_LOGIC; 
  signal N1514 : STD_LOGIC; 
  signal N635_BXINV_34474 : STD_LOGIC; 
  signal N1513 : STD_LOGIC; 
  signal ALU_imp_tmp_12_107_F5MUX_34532 : STD_LOGIC; 
  signal N1544 : STD_LOGIC; 
  signal ALU_imp_tmp_12_107_BXINV_34525 : STD_LOGIC; 
  signal N1543 : STD_LOGIC; 
  signal ALU_imp_tmp_11_109_F5MUX_34507 : STD_LOGIC; 
  signal N1546 : STD_LOGIC; 
  signal ALU_imp_tmp_11_109_BXINV_34500 : STD_LOGIC; 
  signal N1545 : STD_LOGIC; 
  signal N420_F5MUX_34582 : STD_LOGIC; 
  signal N2078 : STD_LOGIC; 
  signal N420_BXINV_34574 : STD_LOGIC; 
  signal N2077 : STD_LOGIC; 
  signal ALU_imp_tmp_1_123_F5MUX_34307 : STD_LOGIC; 
  signal N1532 : STD_LOGIC; 
  signal ALU_imp_tmp_1_123_BXINV_34300 : STD_LOGIC; 
  signal N1531 : STD_LOGIC; 
  signal ALU_imp_tmp_3_178_F5MUX_34382 : STD_LOGIC; 
  signal N1654 : STD_LOGIC; 
  signal ALU_imp_tmp_3_178_BXINV_34375 : STD_LOGIC; 
  signal N1653 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1109_F5MUX_34607 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_11091_34605 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1109_BXINV_34600 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_11092_34598 : STD_LOGIC; 
  signal ALU_imp_tmp_6_136_F5MUX_34432 : STD_LOGIC; 
  signal N2002 : STD_LOGIC; 
  signal ALU_imp_tmp_6_136_BXINV_34424 : STD_LOGIC; 
  signal N2001 : STD_LOGIC; 
  signal N963_F5MUX_34632 : STD_LOGIC; 
  signal N2062 : STD_LOGIC; 
  signal N963_BXINV_34625 : STD_LOGIC; 
  signal N2061 : STD_LOGIC; 
  signal N1133_F5MUX_34357 : STD_LOGIC; 
  signal N1592 : STD_LOGIC; 
  signal N1133_BXINV_34349 : STD_LOGIC; 
  signal N1591 : STD_LOGIC; 
  signal N964_F5MUX_34657 : STD_LOGIC; 
  signal N2060 : STD_LOGIC; 
  signal N964_BXINV_34650 : STD_LOGIC; 
  signal N2059 : STD_LOGIC; 
  signal ALU_imp_tmp_13_102_F5MUX_34557 : STD_LOGIC; 
  signal N1594 : STD_LOGIC; 
  signal ALU_imp_tmp_13_102_BXINV_34550 : STD_LOGIC; 
  signal N1593 : STD_LOGIC; 
  signal ALU_imp_tmp_1_224_F5MUX_34332 : STD_LOGIC; 
  signal N1666 : STD_LOGIC; 
  signal ALU_imp_tmp_1_224_BXINV_34324 : STD_LOGIC; 
  signal N1665 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000033_F5MUX_34407 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux0000331_34405 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000033_BXINV_34398 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux0000332_34396 : STD_LOGIC; 
  signal register_module_imp_operand1_src_tmp_F5MUX_34757 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src116 : STD_LOGIC; 
  signal register_module_imp_operand1_src_tmp_BXINV_34750 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src1161_34748 : STD_LOGIC; 
  signal N1021_F5MUX_34807 : STD_LOGIC; 
  signal N2072 : STD_LOGIC; 
  signal N1021_BXINV_34800 : STD_LOGIC; 
  signal N2071 : STD_LOGIC; 
  signal N567_F5MUX_34857 : STD_LOGIC; 
  signal N1628 : STD_LOGIC; 
  signal N567_BXINV_34849 : STD_LOGIC; 
  signal N1627 : STD_LOGIC; 
  signal N1949_F5MUX_34882 : STD_LOGIC; 
  signal N2114 : STD_LOGIC; 
  signal N1949_BXINV_34875 : STD_LOGIC; 
  signal N2113 : STD_LOGIC; 
  signal N578_F5MUX_34932 : STD_LOGIC; 
  signal N2116 : STD_LOGIC; 
  signal N578_BXINV_34925 : STD_LOGIC; 
  signal N2115 : STD_LOGIC; 
  signal ALU_imp_Sh5_F5MUX_34957 : STD_LOGIC; 
  signal N1516 : STD_LOGIC; 
  signal ALU_imp_Sh5_BXINV_34949 : STD_LOGIC; 
  signal N1515 : STD_LOGIC; 
  signal N1345_F5MUX_34832 : STD_LOGIC; 
  signal N2066 : STD_LOGIC; 
  signal N1345_BXINV_34824 : STD_LOGIC; 
  signal N2065 : STD_LOGIC; 
  signal N1679_F5MUX_34707 : STD_LOGIC; 
  signal VGA_romAddr_and0000201_SW0 : STD_LOGIC; 
  signal N1679_BXINV_34700 : STD_LOGIC; 
  signal N1679_G : STD_LOGIC; 
  signal N1433_F5MUX_34907 : STD_LOGIC; 
  signal N2024 : STD_LOGIC; 
  signal N1433_BXINV_34900 : STD_LOGIC; 
  signal N2023 : STD_LOGIC; 
  signal ALU_imp_Sh6_F5MUX_34982 : STD_LOGIC; 
  signal N1534 : STD_LOGIC; 
  signal ALU_imp_Sh6_BXINV_34974 : STD_LOGIC; 
  signal N1533 : STD_LOGIC; 
  signal ALU_imp_Sh7_F5MUX_35007 : STD_LOGIC; 
  signal N1536 : STD_LOGIC; 
  signal ALU_imp_Sh7_BXINV_34999 : STD_LOGIC; 
  signal N1535 : STD_LOGIC; 
  signal register_module_imp_N2_F5MUX_34682 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_1119 : STD_LOGIC; 
  signal register_module_imp_N2_BXINV_34675 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_11191_34673 : STD_LOGIC; 
  signal N1065_F5MUX_34732 : STD_LOGIC; 
  signal N1580 : STD_LOGIC; 
  signal N1065_BXINV_34725 : STD_LOGIC; 
  signal N1579 : STD_LOGIC; 
  signal N709_F5MUX_34782 : STD_LOGIC; 
  signal N1526 : STD_LOGIC; 
  signal N709_BXINV_34775 : STD_LOGIC; 
  signal N1525 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_38_F5MUX_35257 : STD_LOGIC; 
  signal N2008 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_38_BXINV_35250 : STD_LOGIC; 
  signal N2007 : STD_LOGIC; 
  signal keyboard_imp_stat_FSM_FFd1_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_stat_FSM_FFd1_DXMUX_35313 : STD_LOGIC; 
  signal keyboard_imp_stat_FSM_FFd1_F5MUX_35311 : STD_LOGIC; 
  signal N1964 : STD_LOGIC; 
  signal keyboard_imp_stat_FSM_FFd1_BXINV_35304 : STD_LOGIC; 
  signal N1963 : STD_LOGIC; 
  signal keyboard_imp_stat_FSM_FFd1_CLKINV_35296 : STD_LOGIC; 
  signal immediate_from_id_tmp_3_F5MUX_35343 : STD_LOGIC; 
  signal N1974 : STD_LOGIC; 
  signal immediate_from_id_tmp_3_BXINV_35336 : STD_LOGIC; 
  signal N1973 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_34_F5MUX_35207 : STD_LOGIC; 
  signal N2076 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_34_BXINV_35200 : STD_LOGIC; 
  signal N2075 : STD_LOGIC; 
  signal N624_F5MUX_35132 : STD_LOGIC; 
  signal N1508 : STD_LOGIC; 
  signal N624_BXINV_35125 : STD_LOGIC; 
  signal N1507 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_113_F5MUX_35282 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1131_35280 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_113_BXINV_35275 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_113_G : STD_LOGIC; 
  signal N706_F5MUX_35368 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1016_SW2_rt_35366 : STD_LOGIC; 
  signal N706_BXINV_35358 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1016_SW21 : STD_LOGIC; 
  signal N1761_F5MUX_35393 : STD_LOGIC; 
  signal N2056 : STD_LOGIC; 
  signal N1761_BXINV_35385 : STD_LOGIC; 
  signal N2055 : STD_LOGIC; 
  signal N627_F5MUX_35157 : STD_LOGIC; 
  signal N1510 : STD_LOGIC; 
  signal N627_BXINV_35150 : STD_LOGIC; 
  signal N1509 : STD_LOGIC; 
  signal N1011_F5MUX_35182 : STD_LOGIC; 
  signal N1556 : STD_LOGIC; 
  signal N1011_BXINV_35175 : STD_LOGIC; 
  signal N1555 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux0000137_F5MUX_35032 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux00001371_35030 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux0000137_BXINV_35025 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux00001372_35023 : STD_LOGIC; 
  signal N1461_F5MUX_35232 : STD_LOGIC; 
  signal N1461_F : STD_LOGIC; 
  signal N1461_BXINV_35221 : STD_LOGIC; 
  signal N2119 : STD_LOGIC; 
  signal N1244_F5MUX_35082 : STD_LOGIC; 
  signal N1616 : STD_LOGIC; 
  signal N1244_BXINV_35074 : STD_LOGIC; 
  signal N1615 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_or0002_F5MUX_35057 : STD_LOGIC; 
  signal N2026 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_or0002_BXINV_35050 : STD_LOGIC; 
  signal N2025 : STD_LOGIC; 
  signal N689_F5MUX_35107 : STD_LOGIC; 
  signal N421_rt_35105 : STD_LOGIC; 
  signal N689_BXINV_35097 : STD_LOGIC; 
  signal N1523 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_1_21_F5MUX_35668 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_1_21_F_35666 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_1_21_BXINV_35657 : STD_LOGIC; 
  signal N1965 : STD_LOGIC; 
  signal N1889_F5MUX_35643 : STD_LOGIC; 
  signal N2102 : STD_LOGIC; 
  signal N1889_BXINV_35636 : STD_LOGIC; 
  signal N2101 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_10_53_F5MUX_35693 : STD_LOGIC; 
  signal N1984 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_10_53_BXINV_35686 : STD_LOGIC; 
  signal N1983 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_53_F5MUX_35743 : STD_LOGIC; 
  signal N1650 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_53_BXINV_35736 : STD_LOGIC; 
  signal N1649 : STD_LOGIC; 
  signal N790_F5MUX_35468 : STD_LOGIC; 
  signal N2082 : STD_LOGIC; 
  signal N790_BXINV_35461 : STD_LOGIC; 
  signal N2081 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux000033_F5MUX_35418 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux0000331_35416 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux000033_BXINV_35409 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux0000332_35407 : STD_LOGIC; 
  signal N913_F5MUX_35493 : STD_LOGIC; 
  signal N1968 : STD_LOGIC; 
  signal N913_BXINV_35486 : STD_LOGIC; 
  signal N1967 : STD_LOGIC; 
  signal register_module_imp_N6_F5MUX_35568 : STD_LOGIC; 
  signal N1998 : STD_LOGIC; 
  signal register_module_imp_N6_BXINV_35561 : STD_LOGIC; 
  signal N1997 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_53_F5MUX_35718 : STD_LOGIC; 
  signal N1644 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_53_BXINV_35711 : STD_LOGIC; 
  signal N1643 : STD_LOGIC; 
  signal N1881_F5MUX_35593 : STD_LOGIC; 
  signal N2052 : STD_LOGIC; 
  signal N1881_BXINV_35586 : STD_LOGIC; 
  signal N2051 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux0000172_F5MUX_35443 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux00001721_35441 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux0000172_BXINV_35436 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux00001722_35434 : STD_LOGIC; 
  signal N718_F5MUX_35518 : STD_LOGIC; 
  signal N1528 : STD_LOGIC; 
  signal N718_BXINV_35511 : STD_LOGIC; 
  signal N1527 : STD_LOGIC; 
  signal N929_F5MUX_35618 : STD_LOGIC; 
  signal N2058 : STD_LOGIC; 
  signal N929_BXINV_35610 : STD_LOGIC; 
  signal N2057 : STD_LOGIC; 
  signal N632_F5MUX_35543 : STD_LOGIC; 
  signal N1512 : STD_LOGIC; 
  signal N632_BXINV_35535 : STD_LOGIC; 
  signal N1511 : STD_LOGIC; 
  signal ram1_data_2_O : STD_LOGIC; 
  signal ram1_data_2_T : STD_LOGIC; 
  signal ram1_data_2_INBUF : STD_LOGIC; 
  signal ram1_addr_2_O : STD_LOGIC; 
  signal ram1_addr_3_O : STD_LOGIC; 
  signal ram1_data_5_O : STD_LOGIC; 
  signal ram1_data_5_T : STD_LOGIC; 
  signal ram1_data_5_INBUF : STD_LOGIC; 
  signal oBlue_2_O : STD_LOGIC; 
  signal ram1_addr_0_O : STD_LOGIC; 
  signal ram1_addr_8_O : STD_LOGIC; 
  signal ram1_data_1_O : STD_LOGIC; 
  signal ram1_data_1_T : STD_LOGIC; 
  signal ram1_data_1_INBUF : STD_LOGIC; 
  signal ram1_addr_7_O : STD_LOGIC; 
  signal ram1_addr_5_O : STD_LOGIC; 
  signal ram1_data_3_O : STD_LOGIC; 
  signal ram1_data_3_T : STD_LOGIC; 
  signal ram1_data_3_INBUF : STD_LOGIC; 
  signal ram1_addr_9_O : STD_LOGIC; 
  signal ram1_data_0_O : STD_LOGIC; 
  signal ram1_data_0_T : STD_LOGIC; 
  signal ram1_data_0_INBUF : STD_LOGIC; 
  signal ram1_addr_4_O : STD_LOGIC; 
  signal clk_manual_INBUF : STD_LOGIC; 
  signal ram1_addr_6_O : STD_LOGIC; 
  signal ram1_data_4_O : STD_LOGIC; 
  signal ram1_data_4_T : STD_LOGIC; 
  signal ram1_data_4_INBUF : STD_LOGIC; 
  signal oBlue_1_O : STD_LOGIC; 
  signal ram1_addr_1_O : STD_LOGIC; 
  signal oBlue_0_O : STD_LOGIC; 
  signal ram1_data_6_O : STD_LOGIC; 
  signal ram1_data_6_T : STD_LOGIC; 
  signal ram1_data_6_INBUF : STD_LOGIC; 
  signal ram1_data_7_O : STD_LOGIC; 
  signal ram1_data_7_T : STD_LOGIC; 
  signal ram1_data_7_INBUF : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_12_DXMUX_36319 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_12_F5MUX_36317 : STD_LOGIC; 
  signal N1670 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_12_BXINV_36310 : STD_LOGIC; 
  signal N1669 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_12_CLKINV_36302 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_15_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_15_DXMUX_36211 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_15_F5MUX_36209 : STD_LOGIC; 
  signal N1634 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_15_BXINV_36202 : STD_LOGIC; 
  signal N1633 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_15_CLKINV_36194 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_645_F5MUX_36460 : STD_LOGIC; 
  signal N2018 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_645_BXINV_36452 : STD_LOGIC; 
  signal N2017 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_912_F5MUX_36485 : STD_LOGIC; 
  signal N2004 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_912_BXINV_36477 : STD_LOGIC; 
  signal N2003 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_444_F5MUX_36510 : STD_LOGIC; 
  signal N1996 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_444_BXINV_36502 : STD_LOGIC; 
  signal N1995 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_696_F5MUX_36535 : STD_LOGIC; 
  signal N2126 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_696_BXINV_36527 : STD_LOGIC; 
  signal N2125 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_714_F5MUX_36560 : STD_LOGIC; 
  signal N2022 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_714_BXINV_36553 : STD_LOGIC; 
  signal N2021 : STD_LOGIC; 
  signal N1140_F5MUX_36385 : STD_LOGIC; 
  signal N1602 : STD_LOGIC; 
  signal N1140_BXINV_36378 : STD_LOGIC; 
  signal N1601 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_12_FFX_RSTAND_36324 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_11_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_11_DXMUX_36355 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_11_F5MUX_36353 : STD_LOGIC; 
  signal N1668 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_11_BXINV_36346 : STD_LOGIC; 
  signal N1667 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_11_CLKINV_36338 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_710_F5MUX_36435 : STD_LOGIC; 
  signal N2070 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_710_BXINV_36427 : STD_LOGIC; 
  signal N2069 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_541_F5MUX_36410 : STD_LOGIC; 
  signal N2046 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_541_BXINV_36402 : STD_LOGIC; 
  signal N2045 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_14_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_14_DXMUX_36247 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_14_F5MUX_36245 : STD_LOGIC; 
  signal N1632 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_14_BXINV_36238 : STD_LOGIC; 
  signal N1631 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_14_CLKINV_36230 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_13_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_13_DXMUX_36283 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_13_F5MUX_36281 : STD_LOGIC; 
  signal N1630 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_13_BXINV_36274 : STD_LOGIC; 
  signal N1629 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_13_CLKINV_36266 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_493_F5MUX_36810 : STD_LOGIC; 
  signal N2110 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_493_BXINV_36802 : STD_LOGIC; 
  signal N2109 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_789_F5MUX_36735 : STD_LOGIC; 
  signal N2036 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_789_BXINV_36728 : STD_LOGIC; 
  signal N2035 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_813_F5MUX_36835 : STD_LOGIC; 
  signal N2006 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_813_BXINVNOT : STD_LOGIC; 
  signal N2005 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_263_F5MUX_36860 : STD_LOGIC; 
  signal N2068 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_263_BXINV_36853 : STD_LOGIC; 
  signal N2067 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_374_F5MUX_36660 : STD_LOGIC; 
  signal N2054 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_374_BXINV_36652 : STD_LOGIC; 
  signal N2053 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_904_F5MUX_36885 : STD_LOGIC; 
  signal N2048 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_904_BXINV_36878 : STD_LOGIC; 
  signal N2047 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_288_F5MUX_36685 : STD_LOGIC; 
  signal N2092 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_288_BXINV_36677 : STD_LOGIC; 
  signal N2091 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_381_F5MUX_36785 : STD_LOGIC; 
  signal N1656 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_381_BXINV_36777 : STD_LOGIC; 
  signal N1655 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_613_F5MUX_36635 : STD_LOGIC; 
  signal N2034 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_613_BXINV_36628 : STD_LOGIC; 
  signal N2033 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_561_F5MUX_36710 : STD_LOGIC; 
  signal N2074 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_561_BXINV_36703 : STD_LOGIC; 
  signal N2073 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_754_F5MUX_36760 : STD_LOGIC; 
  signal N2094 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_754_BXINV_36752 : STD_LOGIC; 
  signal N2093 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_100_F5MUX_36585 : STD_LOGIC; 
  signal N2044 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_100_BXINV_36578 : STD_LOGIC; 
  signal N2043 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_364_F5MUX_36910 : STD_LOGIC; 
  signal N2108 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_364_BXINV_36903 : STD_LOGIC; 
  signal N2107 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_417_F5MUX_36610 : STD_LOGIC; 
  signal N2038 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_417_BXINV_36603 : STD_LOGIC; 
  signal N2037 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_977_F5MUX_37160 : STD_LOGIC; 
  signal N2088 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_977_BXINV_37152 : STD_LOGIC; 
  signal N2087 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_22_F5MUX_37210 : STD_LOGIC; 
  signal N2084 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_22_BXINVNOT : STD_LOGIC; 
  signal N2083 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_713_F5MUX_36960 : STD_LOGIC; 
  signal N2012 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_713_BXINV_36952 : STD_LOGIC; 
  signal N2011 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_244_F5MUX_36985 : STD_LOGIC; 
  signal N2090 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_244_BXINV_36977 : STD_LOGIC; 
  signal N2089 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_569_F5MUX_37035 : STD_LOGIC; 
  signal N2100 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_569_BXINV_37028 : STD_LOGIC; 
  signal N2099 : STD_LOGIC; 
  signal N1451_F5MUX_37235 : STD_LOGIC; 
  signal N2000 : STD_LOGIC; 
  signal N1451_BXINV_37228 : STD_LOGIC; 
  signal N1999 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_598_F5MUX_37060 : STD_LOGIC; 
  signal N2096 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_598_BXINV_37052 : STD_LOGIC; 
  signal N2095 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_429_F5MUX_37010 : STD_LOGIC; 
  signal N2104 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_429_BXINV_37003 : STD_LOGIC; 
  signal N2103 : STD_LOGIC; 
  signal N939_F5MUX_37260 : STD_LOGIC; 
  signal N1960 : STD_LOGIC; 
  signal N939_BXINV_37252 : STD_LOGIC; 
  signal N1959 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_876_F5MUX_37135 : STD_LOGIC; 
  signal N2040 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_876_BXINV_37128 : STD_LOGIC; 
  signal N2039 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_774_F5MUX_37085 : STD_LOGIC; 
  signal N2042 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_774_BXINV_37078 : STD_LOGIC; 
  signal N2041 : STD_LOGIC; 
  signal N1293_F5MUX_37185 : STD_LOGIC; 
  signal N1624 : STD_LOGIC; 
  signal N1293_BXINV_37178 : STD_LOGIC; 
  signal N1623 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_849_F5MUX_37110 : STD_LOGIC; 
  signal N2112 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_849_BXINV_37103 : STD_LOGIC; 
  signal N2111 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_401_F5MUX_36935 : STD_LOGIC; 
  signal N2050 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_401_BXINV_36928 : STD_LOGIC; 
  signal N2049 : STD_LOGIC; 
  signal N396_F5MUX_37285 : STD_LOGIC; 
  signal N2020 : STD_LOGIC; 
  signal N396_BXINV_37278 : STD_LOGIC; 
  signal N2019 : STD_LOGIC; 
  signal ALU_imp_N5_F5MUX_37310 : STD_LOGIC; 
  signal N1530 : STD_LOGIC; 
  signal ALU_imp_N5_BXINV_37302 : STD_LOGIC; 
  signal N1529 : STD_LOGIC; 
  signal N1041_F5MUX_37385 : STD_LOGIC; 
  signal N1564 : STD_LOGIC; 
  signal N1041_BXINV_37378 : STD_LOGIC; 
  signal N1563 : STD_LOGIC; 
  signal N1056_F5MUX_37535 : STD_LOGIC; 
  signal N1574 : STD_LOGIC; 
  signal N1056_BXINV_37528 : STD_LOGIC; 
  signal N1573 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N01_F5MUX_37335 : STD_LOGIC; 
  signal N1962 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N01_BXINV_37328 : STD_LOGIC; 
  signal N1961 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f57_F5MUX_37510 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_515_37508 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_4_f57_BXINV_37502 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_67_37500 : STD_LOGIC; 
  signal N1047_F5MUX_37585 : STD_LOGIC; 
  signal N1568 : STD_LOGIC; 
  signal N1047_BXINV_37578 : STD_LOGIC; 
  signal N1567 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_149_F5MUX_37460 : STD_LOGIC; 
  signal N2014 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_149_BXINV_37453 : STD_LOGIC; 
  signal N2013 : STD_LOGIC; 
  signal N1741_F5MUX_37610 : STD_LOGIC; 
  signal N1741_F : STD_LOGIC; 
  signal N1741_BXINV_37599 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux0000168_SW0 : STD_LOGIC; 
  signal N754_F5MUX_37560 : STD_LOGIC; 
  signal N1640 : STD_LOGIC; 
  signal N754_BXINV_37553 : STD_LOGIC; 
  signal N1639 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f57_F5MUX_37485 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_47_37483 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_3_f57_BXINV_37477 : STD_LOGIC; 
  signal register_module_imp_registers_imp_Mmux_varindex0001_514_37475 : STD_LOGIC; 
  signal ALU_imp_N4_F5MUX_37360 : STD_LOGIC; 
  signal N1558 : STD_LOGIC; 
  signal ALU_imp_N4_BXINV_37352 : STD_LOGIC; 
  signal N1557 : STD_LOGIC; 
  signal N750_F5MUX_37410 : STD_LOGIC; 
  signal N1642 : STD_LOGIC; 
  signal N750_BXINV_37403 : STD_LOGIC; 
  signal N1641 : STD_LOGIC; 
  signal N1044_F5MUX_37435 : STD_LOGIC; 
  signal N1566 : STD_LOGIC; 
  signal N1044_BXINV_37428 : STD_LOGIC; 
  signal N1565 : STD_LOGIC; 
  signal N1147_F5MUX_37885 : STD_LOGIC; 
  signal N1604 : STD_LOGIC; 
  signal N1147_BXINV_37877 : STD_LOGIC; 
  signal N1603 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1553_F5MUX_37860 : STD_LOGIC; 
  signal N2028 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1553_BXINV_37853 : STD_LOGIC; 
  signal N2027 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1642_F5MUX_37935 : STD_LOGIC; 
  signal N2030 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1642_BXINV_37928 : STD_LOGIC; 
  signal N2029 : STD_LOGIC; 
  signal N1059_F5MUX_37735 : STD_LOGIC; 
  signal N1576 : STD_LOGIC; 
  signal N1059_BXINV_37728 : STD_LOGIC; 
  signal N1575 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux000021_F5MUX_37760 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux0000211_37758 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux000021_BXINV_37753 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux0000212_37751 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1193_F5MUX_37835 : STD_LOGIC; 
  signal N1660 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1193_BXINV_37828 : STD_LOGIC; 
  signal N1659 : STD_LOGIC; 
  signal N760_F5MUX_37710 : STD_LOGIC; 
  signal N1636 : STD_LOGIC; 
  signal N760_BXINV_37703 : STD_LOGIC; 
  signal N1635 : STD_LOGIC; 
  signal N1053_F5MUX_37685 : STD_LOGIC; 
  signal N1572 : STD_LOGIC; 
  signal N1053_BXINV_37678 : STD_LOGIC; 
  signal N1571 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1018_F5MUX_37810 : STD_LOGIC; 
  signal N2032 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1018_BXINV_37802 : STD_LOGIC; 
  signal N2031 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1373_F5MUX_37910 : STD_LOGIC; 
  signal N1994 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1373_BXINV_37903 : STD_LOGIC; 
  signal N1993 : STD_LOGIC; 
  signal N1050_F5MUX_37660 : STD_LOGIC; 
  signal N1570 : STD_LOGIC; 
  signal N1050_BXINV_37653 : STD_LOGIC; 
  signal N1569 : STD_LOGIC; 
  signal N756_F5MUX_37635 : STD_LOGIC; 
  signal N1638 : STD_LOGIC; 
  signal N756_BXINV_37628 : STD_LOGIC; 
  signal N1637 : STD_LOGIC; 
  signal N1062_F5MUX_37785 : STD_LOGIC; 
  signal N1578 : STD_LOGIC; 
  signal N1062_BXINV_37778 : STD_LOGIC; 
  signal N1577 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_3_53_F5MUX_38212 : STD_LOGIC; 
  signal N1978 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_3_53_BXINV_38205 : STD_LOGIC; 
  signal N1977 : STD_LOGIC; 
  signal VGA_N242_F5MUX_37960 : STD_LOGIC; 
  signal N2098 : STD_LOGIC; 
  signal VGA_N242_BXINV_37952 : STD_LOGIC; 
  signal N2097 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000232_F5MUX_38112 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux00002321_38110 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux0000232_BXINV_38105 : STD_LOGIC; 
  signal keyboard_imp_key_value_4_mux00002322_38103 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_4_53_F5MUX_38262 : STD_LOGIC; 
  signal N1976 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_4_53_BXINV_38255 : STD_LOGIC; 
  signal N1975 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_1_53_F5MUX_38162 : STD_LOGIC; 
  signal N1626 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_1_53_BXINV_38155 : STD_LOGIC; 
  signal N1625 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux0000108_F5MUX_38010 : STD_LOGIC; 
  signal N1972 : STD_LOGIC; 
  signal keyboard_imp_key_value_0_mux0000108_BXINV_38002 : STD_LOGIC; 
  signal N1971 : STD_LOGIC; 
  signal N544_F5MUX_38035 : STD_LOGIC; 
  signal N1500 : STD_LOGIC; 
  signal N544_BXINV_38028 : STD_LOGIC; 
  signal N1499 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1046_F5MUX_37985 : STD_LOGIC; 
  signal N2106 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1046_BXINV_37978 : STD_LOGIC; 
  signal N2105 : STD_LOGIC; 
  signal N538_F5MUX_38060 : STD_LOGIC; 
  signal N1496 : STD_LOGIC; 
  signal N538_BXINV_38053 : STD_LOGIC; 
  signal N1495 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_17_F5MUX_38287 : STD_LOGIC; 
  signal N2086 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_17_BXINV_38279 : STD_LOGIC; 
  signal N2085 : STD_LOGIC; 
  signal N541_F5MUX_38087 : STD_LOGIC; 
  signal N1498 : STD_LOGIC; 
  signal N541_BXINV_38080 : STD_LOGIC; 
  signal VGA_bt_not000140_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_53_F5MUX_38137 : STD_LOGIC; 
  signal N1590 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_53_BXINV_38130 : STD_LOGIC; 
  signal N1589 : STD_LOGIC; 
  signal ram1_data_0_IOBUF_F5MUX_38237 : STD_LOGIC; 
  signal DM_imp_Ram1Data_mux0000_0_1 : STD_LOGIC; 
  signal ram1_data_0_IOBUF_BXINV_38230 : STD_LOGIC; 
  signal DM_imp_Ram1Data_mux0000_0_11_38228 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_2_53_F5MUX_38187 : STD_LOGIC; 
  signal N1980 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_2_53_BXINV_38180 : STD_LOGIC; 
  signal N1979 : STD_LOGIC; 
  signal N1128_F5MUX_38462 : STD_LOGIC; 
  signal N2016 : STD_LOGIC; 
  signal N1128_BXINV_38455 : STD_LOGIC; 
  signal N2015 : STD_LOGIC; 
  signal ALU_imp_Sh101_F5MUX_38512 : STD_LOGIC; 
  signal N1614 : STD_LOGIC; 
  signal ALU_imp_Sh101_BXINV_38504 : STD_LOGIC; 
  signal N1613 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_5_53_F5MUX_38312 : STD_LOGIC; 
  signal N1992 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_5_53_BXINV_38305 : STD_LOGIC; 
  signal N1991 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_7_53_F5MUX_38362 : STD_LOGIC; 
  signal N1988 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_7_53_BXINV_38355 : STD_LOGIC; 
  signal N1987 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_6_53_F5MUX_38337 : STD_LOGIC; 
  signal N1990 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_6_53_BXINV_38330 : STD_LOGIC; 
  signal N1989 : STD_LOGIC; 
  signal ALU_imp_Sh102_F5MUX_38537 : STD_LOGIC; 
  signal N1612 : STD_LOGIC; 
  signal ALU_imp_Sh102_BXINV_38529 : STD_LOGIC; 
  signal N1611 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_8_53_F5MUX_38387 : STD_LOGIC; 
  signal N1986 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_8_53_BXINV_38380 : STD_LOGIC; 
  signal N1985 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_9_53_F5MUX_38412 : STD_LOGIC; 
  signal N1982 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_9_53_BXINV_38405 : STD_LOGIC; 
  signal N1981 : STD_LOGIC; 
  signal ALU_imp_Sh105_F5MUX_38612 : STD_LOGIC; 
  signal N1596 : STD_LOGIC; 
  signal ALU_imp_Sh105_BXINV_38604 : STD_LOGIC; 
  signal N1595 : STD_LOGIC; 
  signal ALU_imp_Sh106_F5MUX_38637 : STD_LOGIC; 
  signal N1550 : STD_LOGIC; 
  signal ALU_imp_Sh106_BXINV_38629 : STD_LOGIC; 
  signal N1549 : STD_LOGIC; 
  signal ALU_imp_Sh111_F5MUX_38587 : STD_LOGIC; 
  signal N1560 : STD_LOGIC; 
  signal ALU_imp_Sh111_BXINV_38579 : STD_LOGIC; 
  signal N1559 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_mux0001_0_23_F5MUX_38487 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_mux0001_0_231_38485 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_mux0001_0_23_BXINV_38480 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_mux0001_0_232_38478 : STD_LOGIC; 
  signal ALU_imp_Sh110_F5MUX_38562 : STD_LOGIC; 
  signal N1548 : STD_LOGIC; 
  signal ALU_imp_Sh110_BXINV_38554 : STD_LOGIC; 
  signal N1547 : STD_LOGIC; 
  signal keyboard_imp_N8_F5MUX_38437 : STD_LOGIC; 
  signal N1970 : STD_LOGIC; 
  signal keyboard_imp_N8_BXINV_38430 : STD_LOGIC; 
  signal N1969 : STD_LOGIC; 
  signal N1755_F5MUX_38862 : STD_LOGIC; 
  signal DM_imp_judge_and0000239_SW0 : STD_LOGIC; 
  signal N1755_BXINV_38855 : STD_LOGIC; 
  signal N1755_G : STD_LOGIC; 
  signal N423_F5MUX_38887 : STD_LOGIC; 
  signal N1494 : STD_LOGIC; 
  signal N423_BXINV_38880 : STD_LOGIC; 
  signal N1493 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_4_DXMUX_38976 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_4_60_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_4_CLKINV_38960 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_3_DXMUX_39011 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_60_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_3_CLKINV_38995 : STD_LOGIC; 
  signal VGA_bt_and0147_F5MUX_38812 : STD_LOGIC; 
  signal N1598 : STD_LOGIC; 
  signal VGA_bt_and0147_BXINV_38805 : STD_LOGIC; 
  signal N1597 : STD_LOGIC; 
  signal ALU_imp_Sh107_F5MUX_38662 : STD_LOGIC; 
  signal N1562 : STD_LOGIC; 
  signal ALU_imp_Sh107_BXINV_38654 : STD_LOGIC; 
  signal N1561 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux0000101_F5MUX_38737 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux00001011_38735 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux0000101_BXINV_38730 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux00001012_38728 : STD_LOGIC; 
  signal ALU_imp_Sh109_F5MUX_38712 : STD_LOGIC; 
  signal N1586 : STD_LOGIC; 
  signal ALU_imp_Sh109_BXINV_38704 : STD_LOGIC; 
  signal N1585 : STD_LOGIC; 
  signal VGA_bt_and0004 : STD_LOGIC; 
  signal N1284_pack_1 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux0000192_F5MUX_38762 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux00001921_38760 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux0000192_BXINV_38755 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux00001922_38753 : STD_LOGIC; 
  signal N1290_F5MUX_38837 : STD_LOGIC; 
  signal N1622 : STD_LOGIC; 
  signal N1290_BXINV_38830 : STD_LOGIC; 
  signal N1621 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_5_DXMUX_38941 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_5_60_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_5_CLKINV_38925 : STD_LOGIC; 
  signal ALU_imp_Sh108_F5MUX_38687 : STD_LOGIC; 
  signal N1540 : STD_LOGIC; 
  signal ALU_imp_Sh108_BXINV_38679 : STD_LOGIC; 
  signal N1539 : STD_LOGIC; 
  signal N143_F5MUX_38787 : STD_LOGIC; 
  signal N2118 : STD_LOGIC; 
  signal N143_BXINV_38779 : STD_LOGIC; 
  signal N2117 : STD_LOGIC; 
  signal ALU_imp_Sh11_F5MUX_35893 : STD_LOGIC; 
  signal N1652 : STD_LOGIC; 
  signal ALU_imp_Sh11_BXINV_35885 : STD_LOGIC; 
  signal N1651 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_41_F5MUX_35843 : STD_LOGIC; 
  signal N2080 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_41_BXINV_35836 : STD_LOGIC; 
  signal N2079 : STD_LOGIC; 
  signal ALU_imp_Sh98_F5MUX_36043 : STD_LOGIC; 
  signal N1518 : STD_LOGIC; 
  signal ALU_imp_Sh98_BXINV_36035 : STD_LOGIC; 
  signal N1517 : STD_LOGIC; 
  signal ALU_imp_Sh72_F5MUX_35943 : STD_LOGIC; 
  signal N1610 : STD_LOGIC; 
  signal ALU_imp_Sh72_BXINV_35935 : STD_LOGIC; 
  signal N1609 : STD_LOGIC; 
  signal ALU_imp_Sh96_F5MUX_35993 : STD_LOGIC; 
  signal N1588 : STD_LOGIC; 
  signal ALU_imp_Sh96_BXINV_35985 : STD_LOGIC; 
  signal N1587 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_0_59_F5MUX_36105 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_0_591_36103 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_0_59_BXINV_36096 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_0_592_36094 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_11_FFX_RST : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_11_DXMUX_36075 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_11_FXMUX_36074 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_11_F5MUX_36073 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_11_18 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_11_BXINV_36066 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_11_181_36064 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_11_CLKINV_36058 : STD_LOGIC; 
  signal ALU_imp_Sh73_F5MUX_35968 : STD_LOGIC; 
  signal N1542 : STD_LOGIC; 
  signal ALU_imp_Sh73_BXINV_35960 : STD_LOGIC; 
  signal N1541 : STD_LOGIC; 
  signal ALU_imp_Sh97_F5MUX_36018 : STD_LOGIC; 
  signal N1608 : STD_LOGIC; 
  signal ALU_imp_Sh97_BXINV_36010 : STD_LOGIC; 
  signal N1607 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_53_F5MUX_35818 : STD_LOGIC; 
  signal N1662 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_53_BXINV_35811 : STD_LOGIC; 
  signal N1661 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_53_F5MUX_35768 : STD_LOGIC; 
  signal N1648 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_53_BXINV_35761 : STD_LOGIC; 
  signal N1647 : STD_LOGIC; 
  signal N1223_F5MUX_36130 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1702_rt_36128 : STD_LOGIC; 
  signal N1223_BXINV_36120 : STD_LOGIC; 
  signal N1605 : STD_LOGIC; 
  signal ALU_imp_Sh10_F5MUX_35868 : STD_LOGIC; 
  signal N1538 : STD_LOGIC; 
  signal ALU_imp_Sh10_BXINV_35860 : STD_LOGIC; 
  signal N1537 : STD_LOGIC; 
  signal ALU_imp_Sh12_F5MUX_35918 : STD_LOGIC; 
  signal N1520 : STD_LOGIC; 
  signal ALU_imp_Sh12_BXINV_35910 : STD_LOGIC; 
  signal N1519 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_53_F5MUX_35793 : STD_LOGIC; 
  signal N1646 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_53_BXINV_35786 : STD_LOGIC; 
  signal N1645 : STD_LOGIC; 
  signal N1246_F5MUX_36155 : STD_LOGIC; 
  signal N230_rt_36153 : STD_LOGIC; 
  signal N1246_BXINV_36145 : STD_LOGIC; 
  signal N1617 : STD_LOGIC; 
  signal N1248_F5MUX_36180 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1311_rt_36178 : STD_LOGIC; 
  signal N1248_BXINV_36170 : STD_LOGIC; 
  signal N1619 : STD_LOGIC; 
  signal N1349 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_17_pack_1 : STD_LOGIC; 
  signal N824 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_4_SW2_O_pack_1 : STD_LOGIC; 
  signal N708 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1357_SW0_SW1_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_7_DXMUX_41905 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_8_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_7_CLKINV_41889 : STD_LOGIC; 
  signal N951 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_17_pack_1 : STD_LOGIC; 
  signal N786 : STD_LOGIC; 
  signal ALU_imp_tmp_15_8_O_pack_2 : STD_LOGIC; 
  signal N853 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_17_pack_1 : STD_LOGIC; 
  signal N736 : STD_LOGIC; 
  signal ALU_imp_tmp_0_143_SW0_SW1_O_pack_1 : STD_LOGIC; 
  signal N766 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_41_O_pack_1 : STD_LOGIC; 
  signal N847 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_17_pack_1 : STD_LOGIC; 
  signal N1260 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_9_pack_1 : STD_LOGIC; 
  signal N1322 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_1_O_pack_1 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal N1167_pack_1 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_125_42328 : STD_LOGIC; 
  signal VGA_N12_pack_1 : STD_LOGIC; 
  signal N1262 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_9_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_6_DXMUX_41940 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_9_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_6_CLKINV_41924 : STD_LOGIC; 
  signal N1360 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0006_pack_1 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable_cmp_eq0001 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_or000231_O_pack_1 : STD_LOGIC; 
  signal N832 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N35_pack_1 : STD_LOGIC; 
  signal N835 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_17_pack_1 : STD_LOGIC; 
  signal N836 : STD_LOGIC; 
  signal register_module_imp_controller_imp_is_jump_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_225_42376 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_202_O_pack_2 : STD_LOGIC; 
  signal N1243 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_499_pack_2 : STD_LOGIC; 
  signal VGA_bt_0_DXMUX_42457 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_145_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_0_CLKINV_42441 : STD_LOGIC; 
  signal VGA_bt_0_CEINV_42440 : STD_LOGIC; 
  signal VGA_bt_and0005 : STD_LOGIC; 
  signal VGA_N276_pack_1 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_120_42352 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_76_O_pack_1 : STD_LOGIC; 
  signal N1254 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_9_pack_1 : STD_LOGIC; 
  signal VGA_N30 : STD_LOGIC; 
  signal VGA_N311_pack_1 : STD_LOGIC; 
  signal N486 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_727_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal N1387 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_240_pack_1 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_cmp_eq0003_pack_2 : STD_LOGIC; 
  signal VGA_SF691128_42846 : STD_LOGIC; 
  signal VGA_SF691116_SW0_O_pack_1 : STD_LOGIC; 
  signal N653 : STD_LOGIC; 
  signal VGA_bt_and01511_SW3_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_186_42400 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1101_O_pack_1 : STD_LOGIC; 
  signal N1256 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_9_pack_1 : STD_LOGIC; 
  signal N705 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1016_SW0_SW1_O_pack_1 : STD_LOGIC; 
  signal N1086 : STD_LOGIC; 
  signal ALU_imp_tmp_0_157_SW0_O_pack_1 : STD_LOGIC; 
  signal N1258 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_9_pack_1 : STD_LOGIC; 
  signal N841 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_17_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000243_43134 : STD_LOGIC; 
  signal VGA_romAddr_and0000231_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_not000151 : STD_LOGIC; 
  signal VGA_romAddr_and0000172_SW0_O_pack_2 : STD_LOGIC; 
  signal VGA_romAddr_and0000159_43230 : STD_LOGIC; 
  signal VGA_N202_pack_1 : STD_LOGIC; 
  signal VGA_bt_not0001212 : STD_LOGIC; 
  signal VGA_bt_cmp_ge0018_pack_2 : STD_LOGIC; 
  signal N1845 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1942_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000215_42966 : STD_LOGIC; 
  signal VGA_romAddr_and0000215_SW0_O_pack_1 : STD_LOGIC; 
  signal N827 : STD_LOGIC; 
  signal register_module_imp_operand2_src_tmp_0_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000283_43278 : STD_LOGIC; 
  signal VGA_romAddr_and0000282_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000340_43182 : STD_LOGIC; 
  signal VGA_romAddr_and0000340_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000427_43302 : STD_LOGIC; 
  signal VGA_romAddr_and0000424_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_not0001128 : STD_LOGIC; 
  signal VGA_bt_cmp_ge0015_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000145_43014 : STD_LOGIC; 
  signal VGA_N2391_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000194_43254 : STD_LOGIC; 
  signal VGA_romAddr_and0000180_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000406_43206 : STD_LOGIC; 
  signal VGA_N386_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000542_43326 : STD_LOGIC; 
  signal VGA_romAddr_and0000509_SW1_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000471_43350 : STD_LOGIC; 
  signal VGA_romAddr_and0000471_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_not000171 : STD_LOGIC; 
  signal VGA_romAddr_and0000201_SW1_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000312_42990 : STD_LOGIC; 
  signal VGA_romAddr_and0000312_SW1_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000129_43038 : STD_LOGIC; 
  signal VGA_romAddr_and0000118_O_pack_2 : STD_LOGIC; 
  signal VGA_romAddr_and0000226_43062 : STD_LOGIC; 
  signal VGA_N260_pack_2 : STD_LOGIC; 
  signal VGA_bt_not0001104 : STD_LOGIC; 
  signal VGA_bt_cmp_ge0014_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_6_12_39397 : STD_LOGIC; 
  signal ALU_imp_tmp_6_12_SW0_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_2_DXMUX_39046 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_2_60_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_2_CLKINV_39030 : STD_LOGIC; 
  signal ALU_imp_tmp_0_86_39253 : STD_LOGIC; 
  signal ALU_imp_tmp_0_76_SW1_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_1_49_39301 : STD_LOGIC; 
  signal ALU_imp_N25_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_4_95_39445 : STD_LOGIC; 
  signal ALU_imp_tmp_4_72_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_4_10_39349 : STD_LOGIC; 
  signal ALU_imp_Sh16160_O_pack_1 : STD_LOGIC; 
  signal N807 : STD_LOGIC; 
  signal ALU_imp_tmp_1_12_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_6_41_39469 : STD_LOGIC; 
  signal ALU_imp_Sh78_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_1_43_39205 : STD_LOGIC; 
  signal ALU_imp_Sh33_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_4_89_39493 : STD_LOGIC; 
  signal ALU_imp_N12_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_6_46_39517 : STD_LOGIC; 
  signal ALU_imp_tmp_6_34_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_0_DXMUX_39105 : STD_LOGIC; 
  signal register_module_imp_read_data2_tmp_0_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_0_CLKINV_39089 : STD_LOGIC; 
  signal ALU_imp_tmp_1_34_39181 : STD_LOGIC; 
  signal N1339_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_3_68_39373 : STD_LOGIC; 
  signal ALU_imp_Sh79_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_and0000 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N37_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_5_45_39421 : STD_LOGIC; 
  signal ALU_imp_tmp_5_43_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_3_23_39325 : STD_LOGIC; 
  signal ALU_imp_tmp_3_23_SW0_O_pack_1 : STD_LOGIC; 
  signal N925 : STD_LOGIC; 
  signal ALU_imp_tmp_1_84_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_2_12_39229 : STD_LOGIC; 
  signal ALU_imp_tmp_2_12_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_N27 : STD_LOGIC; 
  signal N797_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_8_26_39661 : STD_LOGIC; 
  signal ALU_imp_Sh32_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_1_DXMUX_39880 : STD_LOGIC; 
  signal register_module_imp_read_data2_tmp_1_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_1_CLKINV_39864 : STD_LOGIC; 
  signal ALU_imp_tmp_10_12_39932 : STD_LOGIC; 
  signal ALU_imp_tmp_10_12_SW0_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_3_DXMUX_39810 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_12_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_3_CLKINV_39794 : STD_LOGIC; 
  signal ALU_imp_tmp_6_69_39637 : STD_LOGIC; 
  signal ALU_imp_Sh14_pack_2 : STD_LOGIC; 
  signal ALU_imp_tmp_9_12_39685 : STD_LOGIC; 
  signal ALU_imp_tmp_9_12_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_5_74 : STD_LOGIC; 
  signal ALU_imp_N17_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_7_26_39613 : STD_LOGIC; 
  signal ALU_imp_N72_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_5_79_39541 : STD_LOGIC; 
  signal ALU_imp_tmp_5_69_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_8_57_39709 : STD_LOGIC; 
  signal ALU_imp_tmp_8_50_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_2_DXMUX_39845 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_13_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_2_CLKINV_39829 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_or0000 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq00051_O_pack_1 : STD_LOGIC; 
  signal N818 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_10_5_pack_2 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_4_DXMUX_39775 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_11_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_4_CLKINV_39759 : STD_LOGIC; 
  signal N1437 : STD_LOGIC; 
  signal ALU_imp_tmp_3_9_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_5_DXMUX_39740 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_10_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_5_CLKINV_39724 : STD_LOGIC; 
  signal ALU_imp_tmp_0_132_40220 : STD_LOGIC; 
  signal ALU_imp_tmp_0_132_SW1_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_15_48_40268 : STD_LOGIC; 
  signal ALU_imp_N46_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_10_67_40028 : STD_LOGIC; 
  signal ALU_imp_N28_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_1_165_40292 : STD_LOGIC; 
  signal ALU_imp_tmp_1_165_SW0_O_pack_2 : STD_LOGIC; 
  signal ALU_imp_tmp_15_71_40244 : STD_LOGIC; 
  signal ALU_imp_tmp_15_63_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_1_191_40316 : STD_LOGIC; 
  signal ALU_imp_tmp_1_191_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_2_137_40340 : STD_LOGIC; 
  signal ALU_imp_tmp_2_137_SW1_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_10_61 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0010_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_5_136_40412 : STD_LOGIC; 
  signal ALU_imp_tmp_5_136_SW1_O_pack_1 : STD_LOGIC; 
  signal N1351 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1581_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_11_42_40004 : STD_LOGIC; 
  signal ALU_imp_tmp_11_22_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_3_220_40364 : STD_LOGIC; 
  signal ALU_imp_tmp_3_220_SW0_O_pack_2 : STD_LOGIC; 
  signal ALU_imp_tmp_3_247_40388 : STD_LOGIC; 
  signal ALU_imp_tmp_3_117_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_0_91 : STD_LOGIC; 
  signal ALU_imp_tmp_7_103_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_11_37_40052 : STD_LOGIC; 
  signal ALU_imp_N22_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_7_131_40460 : STD_LOGIC; 
  signal ALU_imp_tmp_7_102_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_10_48_39980 : STD_LOGIC; 
  signal ALU_imp_N13_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_12_76_40148 : STD_LOGIC; 
  signal ALU_imp_tmp_12_70_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_13_62_40172 : STD_LOGIC; 
  signal ALU_imp_tmp_13_62_SW1_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_11_73_40076 : STD_LOGIC; 
  signal ALU_imp_tmp_11_61_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_13_20_40100 : STD_LOGIC; 
  signal ALU_imp_tmp_11_2_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_9_122_40544 : STD_LOGIC; 
  signal ALU_imp_tmp_9_110_O_pack_1 : STD_LOGIC; 
  signal N907 : STD_LOGIC; 
  signal N1219_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_8_130_40520 : STD_LOGIC; 
  signal ALU_imp_tmp_8_113_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_9_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_9_DXMUX_40624 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_9_FXMUX_40623 : STD_LOGIC; 
  signal ALU_imp_tmp_9_48_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_9_CLKINV_40608 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or000468_40724 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or000468_SW0_O_pack_1 : STD_LOGIC; 
  signal N1843 : STD_LOGIC; 
  signal VGA_bt_or0000_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and000028_40796 : STD_LOGIC; 
  signal VGA_romAddr_and00009_O_pack_2 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or0004 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or000410_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_not000128 : STD_LOGIC; 
  signal VGA_bt_not000132_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and000074_40844 : STD_LOGIC; 
  signal VGA_romAddr_and000062_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_not000132_40868 : STD_LOGIC; 
  signal VGA_bt_cmp_ge00102_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_10_117 : STD_LOGIC; 
  signal ALU_imp_N24_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_10_122_40916 : STD_LOGIC; 
  signal ALU_imp_tmp_10_110_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_10_155_40940 : STD_LOGIC; 
  signal ALU_imp_tmp_10_148_pack_1 : STD_LOGIC; 
  signal N1847 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_912_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_10_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_10_DXMUX_40972 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_10_FXMUX_40971 : STD_LOGIC; 
  signal ALU_imp_tmp_10_165_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_10_CLKINV_40955 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_7_FFX_RSTAND_41910 : STD_LOGIC; 
  signal ALU_imp_tmp_9_155_40592 : STD_LOGIC; 
  signal ALU_imp_tmp_13_10_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_7_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_7_DXMUX_40492 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_7_FXMUX_40491 : STD_LOGIC; 
  signal ALU_imp_tmp_7_140_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_7_CLKINV_40476 : STD_LOGIC; 
  signal VGA_N29 : STD_LOGIC; 
  signal VGA_N175_pack_1 : STD_LOGIC; 
  signal VGA_N37 : STD_LOGIC; 
  signal VGA_N289_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_2_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_2_DXMUX_41343 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_2_5_pack_2 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_2_CLKINV_41326 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_4_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_4_DXMUX_41378 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_4_5_pack_2 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_4_CLKINV_41361 : STD_LOGIC; 
  signal N1343 : STD_LOGIC; 
  signal VGA_N413_pack_1 : STD_LOGIC; 
  signal N606 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_0_8_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_12_127_41072 : STD_LOGIC; 
  signal ALU_imp_tmp_12_58_O_pack_1 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_12_41240 : STD_LOGIC; 
  signal ALU_imp_tmp_6_163_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_5_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_5_DXMUX_41413 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_5_5_pack_2 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_5_CLKINV_41396 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_47_41264 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_47_SW0_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_0_76_41312 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_0_60_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_14_111_41144 : STD_LOGIC; 
  signal ALU_imp_tmp_14_62_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_14_102_41120 : STD_LOGIC; 
  signal ALU_imp_N111_pack_2 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_11_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_11_DXMUX_41008 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_11_FXMUX_41007 : STD_LOGIC; 
  signal ALU_imp_tmp_11_15_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_11_CLKINV_40992 : STD_LOGIC; 
  signal ALU_imp_tmp_15_101_41192 : STD_LOGIC; 
  signal ALU_imp_tmp_10_22_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_13_111_41096 : STD_LOGIC; 
  signal ALU_imp_tmp_13_80_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_12_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_12_DXMUX_41044 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_12_FXMUX_41043 : STD_LOGIC; 
  signal ALU_imp_tmp_12_15_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_12_CLKINV_41028 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_92_41288 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_92_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_7_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_7_DXMUX_41472 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_7_26_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_7_CLKINV_41456 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_12_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_12_DXMUX_41706 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_3_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_12_CLKINV_41690 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_13_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_13_DXMUX_41671 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_2_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_13_CLKINV_41655 : STD_LOGIC; 
  signal N919 : STD_LOGIC; 
  signal N687_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_10_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_10_DXMUX_41800 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_5_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_10_CLKINV_41784 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_9_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_9_DXMUX_41542 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_9_26_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_9_CLKINV_41526 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_14_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_14_DXMUX_41636 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_1_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_14_CLKINV_41620 : STD_LOGIC; 
  signal N1159 : STD_LOGIC; 
  signal ALU_imp_tmp_3_109_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_6_FFX_RSTAND_41945 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_8_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_8_DXMUX_41507 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_8_26_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_8_CLKINV_41491 : STD_LOGIC; 
  signal N1358 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0003_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_15_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_15_DXMUX_41601 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_0_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_15_CLKINV_41585 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_11_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_11_DXMUX_41765 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_4_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_11_CLKINV_41749 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_8_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_8_DXMUX_41870 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_7_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_8_CLKINV_41854 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_9_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_9_DXMUX_41835 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_mux0001_6_SW3_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_9_CLKINV_41819 : STD_LOGIC; 
  signal N1144 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_219_pack_1 : STD_LOGIC; 
  signal VGA_bt_cmp_le0010 : STD_LOGIC; 
  signal VGA_bt_cmp_le00102_SW1_O_pack_1 : STD_LOGIC; 
  signal N1009 : STD_LOGIC; 
  signal ALU_imp_tmp_4_160_O_pack_1 : STD_LOGIC; 
  signal N1229 : STD_LOGIC; 
  signal N615_pack_1 : STD_LOGIC; 
  signal N1230 : STD_LOGIC; 
  signal N614_pack_1 : STD_LOGIC; 
  signal VGA_bt_cmp_le0014 : STD_LOGIC; 
  signal VGA_bt_cmp_le00142_SW0_O_pack_1 : STD_LOGIC; 
  signal N386 : STD_LOGIC; 
  signal ALU_imp_tmp_5_99_O_pack_1 : STD_LOGIC; 
  signal N1481 : STD_LOGIC; 
  signal ALU_imp_tmp_4_131_SW0_O_pack_1 : STD_LOGIC; 
  signal N809 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_6_5_pack_2 : STD_LOGIC; 
  signal N398 : STD_LOGIC; 
  signal ALU_imp_tmp_or000414_pack_1 : STD_LOGIC; 
  signal N693 : STD_LOGIC; 
  signal ALU_imp_tmp_5_86_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_14_DXMUX_44038 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_14_FXMUX_44037 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_14_5_pack_2 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_14_CLKINV_44021 : STD_LOGIC; 
  signal N576 : STD_LOGIC; 
  signal VGA_N239_pack_1 : STD_LOGIC; 
  signal N1473 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_213_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_cmp_le0017 : STD_LOGIC; 
  signal VGA_bt_cmp_le00171_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_13_DXMUX_43954 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_13_FXMUX_43953 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_13_5_pack_2 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_13_CLKINV_43937 : STD_LOGIC; 
  signal N1305 : STD_LOGIC; 
  signal register_module_imp_controller_imp_mem_write_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal N1143 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_425_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000044_44618 : STD_LOGIC; 
  signal N1118_pack_1 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000026_SW0_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_3_16_pack_1 : STD_LOGIC; 
  signal VGA_bt_not000125_44474 : STD_LOGIC; 
  signal VGA_N384_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_1_44810 : STD_LOGIC; 
  signal is_hazard_2_to_id_tmp_pack_1 : STD_LOGIC; 
  signal VGA_bt_not000147_44498 : STD_LOGIC; 
  signal VGA_N206_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_17_44834 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_9_O_pack_1 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000055_44666 : STD_LOGIC; 
  signal register_module_imp_N15_pack_1 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_cmp_eq0002 : STD_LOGIC; 
  signal register_module_imp_N23_pack_1 : STD_LOGIC; 
  signal register_module_imp_N47 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable21_SW1_O_pack_1 : STD_LOGIC; 
  signal N1431 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_666_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_not000114_44450 : STD_LOGIC; 
  signal VGA_bt_not000113_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_0_8_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_1_44786 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_4_SW0_O_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_DXMUX_44892 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_FXMUX_44891 : STD_LOGIC; 
  signal N1190_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_CLKINV_44875 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_CEINV_44874 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1217_44738 : STD_LOGIC; 
  signal VGA_N407_pack_1 : STD_LOGIC; 
  signal VGA_N115 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1249_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_not000139_44522 : STD_LOGIC; 
  signal VGA_N105_pack_1 : STD_LOGIC; 
  signal VGA_bt_not000198_44546 : STD_LOGIC; 
  signal VGA_bt_not000198_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_N156 : STD_LOGIC; 
  signal VGA_bt_not000122_SW1_O_pack_1 : STD_LOGIC; 
  signal N563 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_390_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable10_44570 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq0001_pack_2 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_53_45212 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_41_O_pack_2 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_53_45236 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_41_O_pack_2 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_53_45164 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_41_O_pack_2 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_DXMUX_44955 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_FXMUX_44954 : STD_LOGIC; 
  signal N1443_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_CLKINV_44938 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_CEINV_44937 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_41_45260 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_N01_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_DXMUX_45033 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_FXMUX_45032 : STD_LOGIC; 
  signal N1328_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_CLKINV_45016 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_CEINV_45015 : STD_LOGIC; 
  signal N1016 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0004_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_53_45188 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_41_O_pack_2 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N47 : STD_LOGIC; 
  signal read_reg_2_from_id_0_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_17_44921 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_9_O_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_DXMUX_45135 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_FXMUX_45134 : STD_LOGIC; 
  signal N1332_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_CLKINV_45118 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_CEINV_45117 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_41_45308 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_33_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_5_DXMUX_45339 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_5_17_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_5_CLKINV_45323 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_DXMUX_44994 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_FXMUX_44993 : STD_LOGIC; 
  signal N1445_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_CLKINV_44977 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_CEINV_44976 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_DXMUX_45072 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_FXMUX_45071 : STD_LOGIC; 
  signal N1330_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_CLKINV_45055 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_CEINV_45054 : STD_LOGIC; 
  signal N1169 : STD_LOGIC; 
  signal register_module_imp_N58_pack_1 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000055_45614 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000044_O_pack_1 : STD_LOGIC; 
  signal N569 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_331_SW0_O_pack_1 : STD_LOGIC; 
  signal ALU_imp_Sh34_45542 : STD_LOGIC; 
  signal ALU_imp_Sh34_SW0_O_pack_2 : STD_LOGIC; 
  signal N1797 : STD_LOGIC; 
  signal VGA_N109_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_4_DXMUX_45374 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_4_17_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_4_CLKINV_45358 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_0_DXMUX_45514 : STD_LOGIC; 
  signal bubble_to_id_alu_tmp150_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_0_CLKINV_45497 : STD_LOGIC; 
  signal N1074 : STD_LOGIC; 
  signal ALU_imp_tmp_0_43_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_1_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_1_DXMUX_45479 : STD_LOGIC; 
  signal bubble_to_id_alu_tmp_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_1_CLKINV_45463 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000026_SW0_O_pack_1 : STD_LOGIC; 
  signal N273 : STD_LOGIC; 
  signal VGA_N298_pack_1 : STD_LOGIC; 
  signal N1288 : STD_LOGIC; 
  signal N394_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_3_DXMUX_45409 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_3_17_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_3_CLKINV_45393 : STD_LOGIC; 
  signal N573 : STD_LOGIC; 
  signal VGA_N126_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_2_DXMUX_45444 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_2_17_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_2_CLKINV_45428 : STD_LOGIC; 
  signal N547 : STD_LOGIC; 
  signal VGA_N435_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_2_FFX_RSTAND_45449 : STD_LOGIC; 
  signal N1465 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_198_pack_1 : STD_LOGIC; 
  signal N525 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_14_4_pack_1 : STD_LOGIC; 
  signal N522 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_13_4_pack_1 : STD_LOGIC; 
  signal N519 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_12_4_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_7_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_7_DXMUX_45883 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_7_60_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_7_CLKINV_45867 : STD_LOGIC; 
  signal N1464 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_252_O_pack_1 : STD_LOGIC; 
  signal N1141 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_5_pack_2 : STD_LOGIC; 
  signal N513 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_4_pack_1 : STD_LOGIC; 
  signal N1441 : STD_LOGIC; 
  signal ALU_imp_tmp_2_49_O_pack_1 : STD_LOGIC; 
  signal N528 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_60_SW0_O_pack_1 : STD_LOGIC; 
  signal N510 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_9_4_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_not0001 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N36_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_8_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_8_DXMUX_45848 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_60_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_8_CLKINV_45832 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060_46090 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000055_pack_1 : STD_LOGIC; 
  signal N516 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_4_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_10_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_10_DXMUX_45813 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_60_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_10_CLKINV_45797 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_6_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_6_DXMUX_45918 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_60_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_6_CLKINV_45902 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_614_46522 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_603_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_304_46330 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_304_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_837_46498 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_794_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_629_46666 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_526_O_pack_1 : STD_LOGIC; 
  signal N507 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_4_pack_1 : STD_LOGIC; 
  signal N501 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_4_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_126_46546 : STD_LOGIC; 
  signal VGA_N398_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_148_46642 : STD_LOGIC; 
  signal VGA_N322_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_182_46690 : STD_LOGIC; 
  signal VGA_N301_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_875_46714 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_865_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_333_46738 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_204_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_593_46474 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_593_SW0_O_pack_2 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_752_46450 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_727_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_422_46354 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_157_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_890_46594 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_862_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_338_46402 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_290_O_pack_1 : STD_LOGIC; 
  signal VGA_N412 : STD_LOGIC; 
  signal VGA_N272_pack_1 : STD_LOGIC; 
  signal N504 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_7_4_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_131_46426 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_102_O_pack_2 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_481_46570 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_373_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_282_46378 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_22111_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_305_46930 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_296_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_190_47170 : STD_LOGIC; 
  signal VGA_N402_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_752_47194 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_752_SW1_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_650_47074 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_649_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_230_47026 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_5_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_777_47050 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_21231_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_166_46810 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_139_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_885_47146 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_602_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_657_47218 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_557_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_186_47242 : STD_LOGIC; 
  signal VGA_N11_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_267 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_524_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_478_46786 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_461_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_453_46834 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_409_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_cmp_ge0005 : STD_LOGIC; 
  signal VGA_N410_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_165_46762 : STD_LOGIC; 
  signal VGA_N319_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_844_47002 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_809_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_839_46858 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_829_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_624_46906 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_624_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_180_46954 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_180_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_139_47098 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_109_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_275_46978 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_275_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_947_47122 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_361_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_724_47698 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_710_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_803_47290 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_729_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_149_47386 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_5_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_179_47530 : STD_LOGIC; 
  signal VGA_N274_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_613_47578 : STD_LOGIC; 
  signal N1831_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_692_47746 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_651_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_487_47434 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_487_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_624_47602 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_348_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_947_47770 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_943_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_275_47482 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_275_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_814_47722 : STD_LOGIC; 
  signal VGA_N320_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_646_47410 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_608_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_472_47626 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_472_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_875_47338 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_845_SW1_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_595_47506 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_571_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_N428 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_411_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_168_47458 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_168_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_924_47554 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_924_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_539_47650 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_526_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_501_47362 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_493_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_875_47674 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_855_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0007 : STD_LOGIC; 
  signal N598_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_85_43527 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_71_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_58_43503 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_3_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_90_43575 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_41_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000476_43398 : STD_LOGIC; 
  signal VGA_romAddr_and0000382_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0012 : STD_LOGIC; 
  signal VGA_N420_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_0_FFX_RSTAND_45519 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_10_DXMUX_43822 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_10_26_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_10_CLKINV_43806 : STD_LOGIC; 
  signal VGA_romAddr_10_DXMUX_43477 : STD_LOGIC; 
  signal VGA_N277_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_10_CLKINV_43461 : STD_LOGIC; 
  signal VGA_romAddr_10_CEINV_43460 : STD_LOGIC; 
  signal VGA_bt_not0001208 : STD_LOGIC; 
  signal VGA_bt_cmp_ge0017_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_11_DXMUX_43858 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_11_FXMUX_43857 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_11_26_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_11_CLKINV_43842 : STD_LOGIC; 
  signal N382 : STD_LOGIC; 
  signal ALU_imp_tmp_3_57_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_13_43623 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_13_SW1_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0010 : STD_LOGIC; 
  signal VGA_N399_pack_1 : STD_LOGIC; 
  signal VGA_N293 : STD_LOGIC; 
  signal VGA_N299_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_33_43599 : STD_LOGIC; 
  signal VGA_N149_pack_1 : STD_LOGIC; 
  signal N1729 : STD_LOGIC; 
  signal VGA_N279_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_and0000 : STD_LOGIC; 
  signal VGA_romAddr_and0000608_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_70_43551 : STD_LOGIC; 
  signal VGA_romAddr_mux0055_5_111_O_pack_1 : STD_LOGIC; 
  signal N1429 : STD_LOGIC; 
  signal N202_pack_1 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0011 : STD_LOGIC; 
  signal VGA_N4311_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_12_DXMUX_43894 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_12_FXMUX_43893 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_12_26_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_12_CLKINV_43878 : STD_LOGIC; 
  signal ALU_imp_tmp_6_100_56201 : STD_LOGIC; 
  signal ALU_imp_tmp_14_80_56194 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_write_out_DYMUX_56211 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_write_out_CLKINV_56208 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_3_DYMUX_56291 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_3_CLKINV_56288 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_3_CEINV_56287 : STD_LOGIC; 
  signal ALU_imp_tmp_14_20_56177 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_2_DYMUX_56307 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_2_CLKINV_56304 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_2_CEINV_56303 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_DXMUX_56089 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux0000 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000084_pack_2 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_CLKINV_56072 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_CEINV_56071 : STD_LOGIC; 
  signal ALU_imp_tmp_10_76_55948 : STD_LOGIC; 
  signal ALU_imp_tmp_9_76_55941 : STD_LOGIC; 
  signal N1355 : STD_LOGIC; 
  signal N1369 : STD_LOGIC; 
  signal ALU_imp_tmp_1_1_56263 : STD_LOGIC; 
  signal ALU_imp_tmp_cmp_eq0005_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_3_DYMUX_56324 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_3_CLKINV_56321 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_3_CEINV_56320 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_2_DYMUX_56341 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_2_CLKINV_56338 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_2_CEINV_56337 : STD_LOGIC; 
  signal ALU_imp_tmp_6_103_55924 : STD_LOGIC; 
  signal N388 : STD_LOGIC; 
  signal N816 : STD_LOGIC; 
  signal N819 : STD_LOGIC; 
  signal ALU_imp_tmp_4_115_56375 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_2_DYMUX_56358 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_2_CLKINV_56355 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_2_CEINV_56354 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000057_56032 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_mux000012_56025 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0004 : STD_LOGIC; 
  signal N1685 : STD_LOGIC; 
  signal ALU_imp_tmp_5_121_56239 : STD_LOGIC; 
  signal ALU_imp_tmp_1_255_56231 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_mux0001_0_5_56056 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N7_pack_1 : STD_LOGIC; 
  signal N1354 : STD_LOGIC; 
  signal ALU_imp_tmp_11_30_56158 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_2_DYMUX_56275 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_2_CLKINV_56272 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_2_CEINV_56271 : STD_LOGIC; 
  signal VGA_x_1_1_DXMUX_55980 : STD_LOGIC; 
  signal VGA_x_1_1_FXMUX_55979 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_1 : STD_LOGIC; 
  signal VGA_x_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal VGA_x_1_1_CLKINV_55962 : STD_LOGIC; 
  signal N744 : STD_LOGIC; 
  signal ALU_imp_tmp_10_37_56134 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_11_DXMUX_48235 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_11_59_SW1_O_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_11_CLKINV_48219 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_11_CEINV_48218 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_12_DXMUX_48273 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_12_59_SW1_O_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_12_CLKINV_48257 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_12_CEINV_48256 : STD_LOGIC; 
  signal N909 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_957_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_52_48010 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_49_O_pack_1 : STD_LOGIC; 
  signal VGA_N2381 : STD_LOGIC; 
  signal VGA_bt_cmp_le0005_pack_1 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_86_48034 : STD_LOGIC; 
  signal VGA_bt_and01522_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_N12 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal VGA_N110 : STD_LOGIC; 
  signal VGA_SF67111_SW0_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_or000014_pack_1 : STD_LOGIC; 
  signal N580 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N40_pack_1 : STD_LOGIC; 
  signal VGA_bt_cmp_le0015 : STD_LOGIC; 
  signal VGA_N294_pack_1 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000026_SW0_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_4_6_47890 : STD_LOGIC; 
  signal register_module_imp_N20_pack_2 : STD_LOGIC; 
  signal N1155 : STD_LOGIC; 
  signal N553_pack_2 : STD_LOGIC; 
  signal register_module_imp_N0_pack_1 : STD_LOGIC; 
  signal register_module_imp_N17_pack_1 : STD_LOGIC; 
  signal VGA_N417 : STD_LOGIC; 
  signal VGA_N1051_pack_1 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000044_47794 : STD_LOGIC; 
  signal N1411_pack_1 : STD_LOGIC; 
  signal N793 : STD_LOGIC; 
  signal ALU_imp_tmp_8_33_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_N3311 : STD_LOGIC; 
  signal VGA_SF25131_SW1_O_pack_1 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_1_DXMUX_48700 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_1_FXMUX_48699 : STD_LOGIC; 
  signal write_back_data_from_mem_tmp_1_SW2_O_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_1_CLKINV_48683 : STD_LOGIC; 
  signal N1116 : STD_LOGIC; 
  signal N1005_pack_2 : STD_LOGIC; 
  signal N748 : STD_LOGIC; 
  signal ALU_imp_tmp_0_49_SW0_SW1_O_pack_1 : STD_LOGIC; 
  signal N669 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_17_SW0_O_pack_1 : STD_LOGIC; 
  signal N670 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_17_O_pack_1 : STD_LOGIC; 
  signal N937 : STD_LOGIC; 
  signal ALU_imp_tmp_2_43_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal N1397 : STD_LOGIC; 
  signal N265_pack_1 : STD_LOGIC; 
  signal N1042 : STD_LOGIC; 
  signal immediate_from_id_tmp_2_pack_1 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_0_DXMUX_48664 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_0_FXMUX_48663 : STD_LOGIC; 
  signal N1721_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_0_CLKINV_48647 : STD_LOGIC; 
  signal N752 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_41_O_pack_1 : STD_LOGIC; 
  signal N943 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_17_pack_1 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0009_48488 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0009_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_13_DXMUX_48311 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_17_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_13_CLKINV_48295 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_13_CEINV_48294 : STD_LOGIC; 
  signal N1931 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_244_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_14_DXMUX_48349 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_17_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_14_CLKINV_48333 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_14_CEINV_48332 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_15_DXMUX_48387 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_17_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_15_CLKINV_48371 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_15_CEINV_48370 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0006_48464 : STD_LOGIC; 
  signal VGA_bt_cmp_eq0006_SW0_O_pack_1 : STD_LOGIC; 
  signal N402 : STD_LOGIC; 
  signal ALU_imp_tmp_7_33_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_not0001149_49088 : STD_LOGIC; 
  signal VGA_N327_pack_1 : STD_LOGIC; 
  signal VGA_bt_not0001175_49136 : STD_LOGIC; 
  signal VGA_bt_cmp_le0016_pack_1 : STD_LOGIC; 
  signal VGA_bt_not0001452_49160 : STD_LOGIC; 
  signal VGA_bt_not0001380_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_N22 : STD_LOGIC; 
  signal register_module_imp_controller_imp_is_jump_cmp_eq00011_SW0_O_pack_1 : STD_LOGIC; 
  signal N758 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_41_O_pack_1 : STD_LOGIC; 
  signal VGA_bt_not0001292_49184 : STD_LOGIC; 
  signal VGA_N418_pack_1 : STD_LOGIC; 
  signal VGA_N339 : STD_LOGIC; 
  signal VGA_bt_cmp_ge0008_pack_2 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_1_39_pack_1 : STD_LOGIC; 
  signal VGA_bt_not0001 : STD_LOGIC; 
  signal VGA_bt_not0001520_O_pack_1 : STD_LOGIC; 
  signal N1048 : STD_LOGIC; 
  signal immediate_from_id_tmp_5_pack_1 : STD_LOGIC; 
  signal N945 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_17_pack_1 : STD_LOGIC; 
  signal N780 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_5_17_pack_1 : STD_LOGIC; 
  signal N1068 : STD_LOGIC; 
  signal ALU_imp_tmp_6_79_pack_1 : STD_LOGIC; 
  signal VGA_bt_not0001341_49112 : STD_LOGIC; 
  signal VGA_bt_not0001308_O_pack_1 : STD_LOGIC; 
  signal N1051 : STD_LOGIC; 
  signal immediate_from_id_tmp_6_pack_1 : STD_LOGIC; 
  signal N1151 : STD_LOGIC; 
  signal ALU_imp_tmp_7_57_O_pack_1 : STD_LOGIC; 
  signal N1479 : STD_LOGIC; 
  signal VGA_bt_not0001184_pack_1 : STD_LOGIC; 
  signal N1439 : STD_LOGIC; 
  signal ALU_imp_tmp_or0000_pack_1 : STD_LOGIC; 
  signal VGA_bt_not0001205_49064 : STD_LOGIC; 
  signal VGA_bt_not0001205_SW0_O_pack_1 : STD_LOGIC; 
  signal N784 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_4_17_pack_1 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_9_48800 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_9_SW0_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal N596 : STD_LOGIC; 
  signal N304_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1500_49688 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1500_SW0_O_pack_1 : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal VGA_N219_pack_1 : STD_LOGIC; 
  signal N1060 : STD_LOGIC; 
  signal immediate_from_id_tmp_8_pack_1 : STD_LOGIC; 
  signal N947 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_17_pack_1 : STD_LOGIC; 
  signal N1063 : STD_LOGIC; 
  signal immediate_from_id_tmp_9_pack_1 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_0_20_49304 : STD_LOGIC; 
  signal N917_pack_1 : STD_LOGIC; 
  signal N299 : STD_LOGIC; 
  signal VGA_N437_pack_1 : STD_LOGIC; 
  signal VGA_bt_mux0000_1_2_49760 : STD_LOGIC; 
  signal VGA_bt_and0140_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1176_49736 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1148_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1364_49784 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1326_O_pack_1 : STD_LOGIC; 
  signal N1769 : STD_LOGIC; 
  signal bubble_to_id_alu_tmp26_O_pack_1 : STD_LOGIC; 
  signal N983 : STD_LOGIC; 
  signal ALU_imp_tmp_8_79_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal N949 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_9_17_pack_1 : STD_LOGIC; 
  signal N782 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_7_17_pack_1 : STD_LOGIC; 
  signal N233 : STD_LOGIC; 
  signal VGA_N267_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1071_49664 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1040_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1260_49712 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1250_O_pack_1 : STD_LOGIC; 
  signal N764 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_9_41_O_pack_1 : STD_LOGIC; 
  signal N762 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_41_O_pack_1 : STD_LOGIC; 
  signal N1326 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_1_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1293_50249 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1252_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1536_49856 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_963_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1723_50048 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1681_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1735_50273 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1713_SW0_O_pack_1 : STD_LOGIC; 
  signal N1146 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_321_pack_1 : STD_LOGIC; 
  signal N1677 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_22111_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_2013_50168 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1828_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1429_49808 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_12311_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1390_49832 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1270_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1474_49880 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1203_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1640_50000 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1460_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1168_49952 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1168_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_4_DXMUX_50223 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1816_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_4_CLKINV_50208 : STD_LOGIC; 
  signal VGA_romAddr_4_CEINV_50207 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1420_49928 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1402_O_pack_1 : STD_LOGIC; 
  signal VGA_N96 : STD_LOGIC; 
  signal N1467_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1397_50072 : STD_LOGIC; 
  signal VGA_bt_and015026_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1603_49976 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1572_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1386_50024 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1216_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1035_50144 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_994_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1147_50192 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1118_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1767_50345 : STD_LOGIC; 
  signal VGA_N288_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_7_DXMUX_50640 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_534_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_7_CLKINV_50625 : STD_LOGIC; 
  signal VGA_romAddr_7_CEINV_50624 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1114_50537 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_1062_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1635_50489 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1635_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_3261_50666 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_7_3261_SW0_O_pack_2 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1974_50417 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1974_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_8_DXMUX_50697 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_1061_SW1_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_8_CLKINV_50681 : STD_LOGIC; 
  signal VGA_romAddr_8_CEINV_50680 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_1014_50723 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_181_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1133_50321 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1133_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_1017_50747 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_970_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1792_50369 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1774_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1138_50771 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1095_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1905_50513 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1400_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1301_50297 : STD_LOGIC; 
  signal VGA_bt_and015026_SW3_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1354_50465 : STD_LOGIC; 
  signal VGA_bt_and015026_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1864_50585 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1660_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1599_50561 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1434_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1769_50393 : STD_LOGIC; 
  signal VGA_bt_and015026_SW1_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1175_50441 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_1003_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal VGA_N2091 : STD_LOGIC; 
  signal VGA_bt_and01431_pack_1 : STD_LOGIC; 
  signal VGA_bt_and01451_50972 : STD_LOGIC; 
  signal VGA_N313_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_FFX_RST : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_DXMUX_51078 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_FXMUX_51077 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_53_SW1_O_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_CLKINV_51062 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_CEINV_51061 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1083_50795 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1021_O_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_FFX_RST : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_DXMUX_51117 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_FXMUX_51116 : STD_LOGIC; 
  signal N1174_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_CLKINV_51100 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_CEINV_51099 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_FFX_RST : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_DXMUX_51180 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_FXMUX_51179 : STD_LOGIC; 
  signal N1176_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_CLKINV_51163 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_CEINV_51162 : STD_LOGIC; 
  signal VGA_romAddr_9_DXMUX_50826 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_1315_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_9_CLKINV_50811 : STD_LOGIC; 
  signal VGA_romAddr_9_CEINV_50810 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_50924 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_2_1_1_pack_1 : STD_LOGIC; 
  signal VGA_N438 : STD_LOGIC; 
  signal VGA_N306_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_1_17_51044 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N34_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N43 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N46 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000060_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_24_50996 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_17_pack_1 : STD_LOGIC; 
  signal N2121 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1779_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_41_51233 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_33_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_4_51146 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N39_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_FFX_RST : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_DXMUX_51267 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_FXMUX_51266 : STD_LOGIC; 
  signal N1178_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_CLKINV_51250 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_CEINV_51249 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_50948 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000044_O_pack_1 : STD_LOGIC; 
  signal N1395 : STD_LOGIC; 
  signal VGA_SF28111_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_10_DXMUX_51580 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_10_17_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_10_CLKINV_51564 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_2_17_51366 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_31_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_9_DXMUX_51654 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_9_17_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_9_CLKINV_51638 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_DXMUX_51509 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_FXMUX_51508 : STD_LOGIC; 
  signal N1182_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_CLKINV_51492 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_CEINV_51491 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_12_DXMUX_51471 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_3_1_SW0_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_12_CLKINV_51455 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_DXMUX_51618 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_FXMUX_51617 : STD_LOGIC; 
  signal N1184_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_CLKINV_51601 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_CEINV_51600 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_15_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_15_DXMUX_51303 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_15_59_SW0_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_15_CLKINV_51287 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_13_DXMUX_51436 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_13_59_SW0_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_13_CLKINV_51420 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_14_DXMUX_51338 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_59_SW0_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_14_CLKINV_51322 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_DXMUX_51400 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_FXMUX_51399 : STD_LOGIC; 
  signal N1180_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_CLKINV_51383 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_CEINV_51382 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_11_DXMUX_51545 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_4_1_SW0_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_11_CLKINV_51529 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_6_DXMUX_51798 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_6_17_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_6_CLKINV_51782 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_DXMUX_51727 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_FXMUX_51726 : STD_LOGIC; 
  signal N1186_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_CLKINV_51710 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_CEINV_51709 : STD_LOGIC; 
  signal ALU_imp_Sh104_52057 : STD_LOGIC; 
  signal N256_pack_1 : STD_LOGIC; 
  signal VGA_bt_and015011_52105 : STD_LOGIC; 
  signal VGA_bt_and015011_SW0_O_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_7_DXMUX_51763 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_7_17_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_7_CLKINV_51747 : STD_LOGIC; 
  signal N1391 : STD_LOGIC; 
  signal ALU_imp_tmp_9_67_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand1_src_cmp_eq0006 : STD_LOGIC; 
  signal register_module_imp_N26_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_8_DXMUX_51689 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_8_17_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_8_CLKINV_51673 : STD_LOGIC; 
  signal N1827 : STD_LOGIC; 
  signal VGA_bt_and0148_pack_1 : STD_LOGIC; 
  signal N1837 : STD_LOGIC; 
  signal ALU_imp_tmp_8_12_SW0_O_pack_2 : STD_LOGIC; 
  signal N1126 : STD_LOGIC; 
  signal VGA_bt_and0145_pack_1 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_immediate_4_18_O_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_and0000 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N38_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_DXMUX_51836 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_FXMUX_51835 : STD_LOGIC; 
  signal N1188_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_CLKINV_51819 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_CEINV_51818 : STD_LOGIC; 
  signal ALU_imp_Sh13 : STD_LOGIC; 
  signal ALU_imp_N01_pack_1 : STD_LOGIC; 
  signal ALU_imp_Sh103_52033 : STD_LOGIC; 
  signal N262_pack_1 : STD_LOGIC; 
  signal VGA_bt_and0141 : STD_LOGIC; 
  signal VGA_N315_pack_1 : STD_LOGIC; 
  signal register_module_imp_N63_pack_1 : STD_LOGIC; 
  signal VGA_bt_and0149 : STD_LOGIC; 
  signal N1165_pack_1 : STD_LOGIC; 
  signal N290 : STD_LOGIC; 
  signal N430_pack_1 : STD_LOGIC; 
  signal N492 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_2_4_pack_1 : STD_LOGIC; 
  signal N291 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_59_SW2_SW2_O_pack_1 : STD_LOGIC; 
  signal N1301 : STD_LOGIC; 
  signal VGA_N273_pack_1 : STD_LOGIC; 
  signal VGA_N416 : STD_LOGIC; 
  signal VGA_N247_pack_1 : STD_LOGIC; 
  signal N427 : STD_LOGIC; 
  signal VGA_bt_not0001123_pack_1 : STD_LOGIC; 
  signal VGA_bt_and0002 : STD_LOGIC; 
  signal VGA_N400_pack_1 : STD_LOGIC; 
  signal N1217 : STD_LOGIC; 
  signal VGA_bt_and015023_pack_1 : STD_LOGIC; 
  signal N531 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_4_4_pack_1 : STD_LOGIC; 
  signal VGA_bt_and0142_52585 : STD_LOGIC; 
  signal VGA_N13_pack_1 : STD_LOGIC; 
  signal N495 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_4_pack_1 : STD_LOGIC; 
  signal N1172 : STD_LOGIC; 
  signal N536_pack_1 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_1_59_SW3_SW0_O_pack_1 : STD_LOGIC; 
  signal N1324 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_14_1_O_pack_1 : STD_LOGIC; 
  signal N498 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_5_4_pack_1 : STD_LOGIC; 
  signal N637 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_0_223_SW0_SW2_O_pack_1 : STD_LOGIC; 
  signal N1503 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_756_pack_2 : STD_LOGIC; 
  signal VGA_bt_and0151 : STD_LOGIC; 
  signal N600_pack_1 : STD_LOGIC; 
  signal N968 : STD_LOGIC; 
  signal ALU_imp_Sh16128_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_1_DXMUX_52789 : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_1_DYMUX_52775 : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_1_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_1_CLKINV_52766 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_11_5_52930 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_6_DYMUX_52918 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_6_CLKINV_52909 : STD_LOGIC; 
  signal VGA_N270 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_1_DYMUX_52957 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_1_GYMUX_52956 : STD_LOGIC; 
  signal instruction_from_if_tmp_11_pack_2 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_1_CLKINV_52946 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_1_CEINV_52945 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_0_DXMUX_52746 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_0_DYMUX_52731 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_0_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_0_CLKINV_52721 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_0_CEINV_52720 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_14_1_DXMUX_53017 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_14_1_FXMUX_53016 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_14_1_CLKINV_53006 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_14_1_CEINV_53005 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_1_DXMUX_52990 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_1_FXMUX_52989 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_1_CLKINV_52979 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_1_CEINV_52978 : STD_LOGIC; 
  signal VGA_N251 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_1_DYMUX_53049 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_1_GYMUX_53048 : STD_LOGIC; 
  signal instruction_from_if_tmp_15_pack_2 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_1_CLKINV_53038 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_1_CEINV_53037 : STD_LOGIC; 
  signal N969 : STD_LOGIC; 
  signal ALU_imp_Sh16113_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_3_DXMUX_52831 : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_3_DYMUX_52817 : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_3_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_write_back_reg_out_3_CLKINV_52808 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_1_53_52895 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_1_DYMUX_52884 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_1_GYMUX_52883 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_1_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_1_CLKINV_52875 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_not0002 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_last_kclk_DYMUX_53087 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_kclk : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_last_kclk_CLKINV_53075 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_0_DXMUX_52855 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_0_FXMUX_52854 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_0_CLKINV_52846 : STD_LOGIC; 
  signal N723 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_0_4_SW1_O_pack_1 : STD_LOGIC; 
  signal N418 : STD_LOGIC; 
  signal VGA_bt_not0001553_SW1_SW0_O_pack_1 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_15_DXMUX_53510 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_15_DYMUX_53495 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_15_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_15_CLKINV_53486 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_15_CEINV_53485 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_13_DXMUX_53464 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_13_DYMUX_53449 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_13_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_13_CLKINV_53440 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_13_CEINV_53439 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_4_26_53281 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_4_DYMUX_53270 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_4_GYMUX_53269 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_4_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_4_CLKINV_53261 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_3_26_53245 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_3_DYMUX_53234 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_3_GYMUX_53233 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_3_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_3_CLKINV_53225 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_5_26_53317 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_5_DYMUX_53306 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_5_GYMUX_53305 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_5_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_5_CLKINV_53297 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_0_DYMUX_53126 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_0_GYMUX_53125 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_0_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_0_CLKINV_53117 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_2_26_53209 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_2_DYMUX_53198 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_2_GYMUX_53197 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_2_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_2_CLKINV_53189 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_6_26_53353 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_6_DYMUX_53342 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_6_GYMUX_53341 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_6_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_6_CLKINV_53333 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_11_DXMUX_53418 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_11_DYMUX_53403 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_11_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_11_CLKINV_53394 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_11_CEINV_53393 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_8_DXMUX_53373 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_8_FXMUX_53372 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_8_CLKINV_53364 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_1_26_53173 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_1_DYMUX_53162 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_1_GYMUX_53161 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_1_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_1_CLKINV_53153 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_3_DXMUX_53977 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_3_FXMUX_53976 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_3_DYMUX_53963 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_3_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_3_CLKINV_53954 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_9_DXMUX_53786 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_9_DYMUX_53770 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_9_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_9_CLKINV_53760 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_9_CEINV_53759 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_1_DXMUX_53891 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_1_FXMUX_53890 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_1_CLKINV_53880 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_1_CEINV_53879 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_19_DXMUX_53602 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_19_DYMUX_53587 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_19_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_19_CLKINV_53578 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_19_CEINV_53577 : STD_LOGIC; 
  signal VGA_N224 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_1_DYMUX_53857 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_1_GYMUX_53856 : STD_LOGIC; 
  signal instruction_from_if_tmp_3_pack_2 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_1_CLKINV_53846 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_1_CEINV_53845 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_17_DXMUX_53556 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_17_DYMUX_53541 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_17_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_17_CLKINV_53532 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_17_CEINV_53531 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_7_DXMUX_53740 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_7_DYMUX_53724 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_7_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_7_CLKINV_53714 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_7_CEINV_53713 : STD_LOGIC; 
  signal disp0_0_OBUF_53830 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_2_1_DYMUX_53818 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_2_1_GYMUX_53817 : STD_LOGIC; 
  signal instruction_from_if_tmp_2_pack_2 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_2_1_CLKINV_53807 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_2_1_CEINV_53806 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_1_DXMUX_53934 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_1_DYMUX_53920 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_1_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_1_CLKINV_53911 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_3_DXMUX_53648 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_3_DYMUX_53632 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_3_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_3_CLKINV_53622 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_3_CEINV_53621 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_5_DXMUX_53694 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_5_DYMUX_53678 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_5_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_5_CLKINV_53668 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_5_CEINV_53667 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_enable_out_DXMUX_54104 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_enable_out_mux0001 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_enable_out_DYMUX_54090 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_read_out_mux0001 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_enable_out_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_enable_out_CLKINV_54081 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_0_DXMUX_54349 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_0_DYMUX_54335 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_0_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_0_CLKINV_54326 : STD_LOGIC; 
  signal VGA_N262 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_7_DYMUX_54261 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_7_GYMUX_54260 : STD_LOGIC; 
  signal instruction_from_if_tmp_7_pack_2 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_7_CLKINV_54250 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_7_CEINV_54249 : STD_LOGIC; 
  signal VGA_romAddr_6_DXMUX_54017 : STD_LOGIC; 
  signal VGA_romAddr_6_DYMUX_54005 : STD_LOGIC; 
  signal VGA_romAddr_6_CLKINV_53997 : STD_LOGIC; 
  signal VGA_romAddr_6_CEINV_53996 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_1_DXMUX_54061 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_1_DYMUX_54045 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_1_GYMUX_54044 : STD_LOGIC; 
  signal branch_relative_reg_data_from_id_tmp_1_pack_1 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_1_SRINVNOT : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_1_CLKINV_54035 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_1_CEINV_54034 : STD_LOGIC; 
  signal mem_write_from_id_tmp : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_type_out_DYMUX_54299 : STD_LOGIC; 
  signal branch_type_from_id_tmp : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_type_out_CLKINV_54289 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_type_out_CEINV_54288 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_write_out_DXMUX_54391 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_write_out_mux0001 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_write_out_DYMUX_54377 : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_write_out_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_mem_write_out_CLKINV_54368 : STD_LOGIC; 
  signal ID_ALU_regs_imp_reg_write_enable_out_FFY_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_reg_write_enable_out_DYMUX_54414 : STD_LOGIC; 
  signal ID_ALU_regs_imp_reg_write_enable_out_mux0001 : STD_LOGIC; 
  signal ID_ALU_regs_imp_reg_write_enable_out_CLKINV_54405 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_5_DXMUX_54229 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_5_FXMUX_54228 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_5_DYMUX_54212 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_5_GYMUX_54211 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_5_SRINVNOT : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_5_CLKINV_54201 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_5_CEINV_54200 : STD_LOGIC; 
  signal disp0_1_OBUF_54147 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_0_DYMUX_54135 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_0_GYMUX_54134 : STD_LOGIC; 
  signal instruction_from_if_tmp_0_pack_2 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_0_CLKINV_54124 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_0_CEINV_54123 : STD_LOGIC; 
  signal disp0_4_OBUF_54186 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_1_DYMUX_54174 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_1_GYMUX_54173 : STD_LOGIC; 
  signal instruction_from_if_tmp_1_pack_2 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_1_CLKINV_54163 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_1_CEINV_54162 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_3_FFY_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_3_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_3_DXMUX_54682 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_3_DYMUX_54668 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_3_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_3_CLKINV_54659 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_9_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_9_FFY_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_9_DXMUX_54808 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_9_DYMUX_54794 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_9_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_9_CLKINV_54785 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_7_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_7_FFY_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_7_DXMUX_54766 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_7_DYMUX_54752 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_7_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_7_CLKINV_54743 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_14_FFY_RST : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_14_26_54884 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_14_DYMUX_54873 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_14_GYMUX_54872 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_14_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_14_CLKINV_54864 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_7_FFY_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_7_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_7_DXMUX_54597 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_7_DYMUX_54582 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_7_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_7_CLKINV_54573 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_7_CEINV_54572 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_1_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_1_FFY_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_1_DXMUX_54640 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_1_DYMUX_54626 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_1_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_1_CLKINV_54617 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_5_FFY_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_5_FFX_RST : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_5_DXMUX_54724 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_5_DYMUX_54710 : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_5_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_immediate_out_5_CLKINV_54701 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_13_FFY_RST : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_13_26_54848 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_13_DYMUX_54837 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_13_GYMUX_54836 : STD_LOGIC; 
  signal alu_result_from_alu_tmp_13_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_13_CLKINV_54828 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_8_FFY_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_8_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_8_DXMUX_54459 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_8_DYMUX_54444 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_8_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_8_CLKINV_54435 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_8_CEINV_54434 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_3_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_3_FFY_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_3_DXMUX_54505 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_3_DYMUX_54490 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_3_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_3_CLKINV_54481 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_3_CEINV_54480 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_5_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_5_FFY_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_5_DXMUX_54551 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_5_DYMUX_54536 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_5_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_5_CLKINV_54527 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_5_CEINV_54526 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_FFY_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_DXMUX_55133 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_In : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_DYMUX_55117 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9_In : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_CLKINV_55108 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_CEINV_55107 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_FFY_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_DXMUX_54949 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_In : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_DYMUX_54934 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_In : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_CLKINV_54925 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_CEINV_54924 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_FFY_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_DXMUX_55041 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_In : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_DYMUX_55026 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5_In : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_CLKINV_55017 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_CEINV_55016 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_FFY_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_DXMUX_55087 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_In : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_DYMUX_55072 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7_In : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_CLKINV_55063 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_CEINV_55062 : STD_LOGIC; 
  signal VGA_x_0_1_FFY_RST : STD_LOGIC; 
  signal VGA_x_0_1_DYMUX_55236 : STD_LOGIC; 
  signal VGA_x_0_1_GYMUX_55235 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_0 : STD_LOGIC; 
  signal VGA_x_0_1_CLKINV_55225 : STD_LOGIC; 
  signal VGA_x_3_1_FFY_RST : STD_LOGIC; 
  signal VGA_x_3_1_DYMUX_55284 : STD_LOGIC; 
  signal VGA_x_3_1_GYMUX_55283 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_3 : STD_LOGIC; 
  signal VGA_x_3_1_CLKINV_55273 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_FFY_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_DXMUX_54995 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_In : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_DYMUX_54980 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3_In : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_SRINVNOT : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_CLKINV_54971 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_CEINV_54970 : STD_LOGIC; 
  signal VGA_x_6_1_DYMUX_55356 : STD_LOGIC; 
  signal VGA_x_6_1_GYMUX_55355 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_6 : STD_LOGIC; 
  signal VGA_x_6_1_CLKINV_55345 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_is_jump_out_FFY_RST : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable16_55216 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_is_jump_out_DYMUX_55203 : STD_LOGIC; 
  signal is_jump_from_id_tmp : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_is_jump_out_CLKINV_55194 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_is_jump_out_CEINV_55193 : STD_LOGIC; 
  signal VGA_x_5_1_DYMUX_55332 : STD_LOGIC; 
  signal VGA_x_5_1_GYMUX_55331 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_5 : STD_LOGIC; 
  signal VGA_x_5_1_CLKINV_55321 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_1_DXMUX_55175 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_1_DYMUX_55162 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_1_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_1_CLKINV_55153 : STD_LOGIC; 
  signal VGA_x_4_1_DYMUX_55308 : STD_LOGIC; 
  signal VGA_x_4_1_GYMUX_55307 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_4 : STD_LOGIC; 
  signal VGA_x_4_1_CLKINV_55297 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_15_FFX_RST : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_15_DXMUX_54904 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_15_FXMUX_54903 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_15_CLKINV_54895 : STD_LOGIC; 
  signal VGA_x_2_1_FFY_RST : STD_LOGIC; 
  signal VGA_x_2_1_DYMUX_55260 : STD_LOGIC; 
  signal VGA_x_2_1_GYMUX_55259 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_2 : STD_LOGIC; 
  signal VGA_x_2_1_CLKINV_55249 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_5_DXMUX_55584 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_5_FXMUX_55583 : STD_LOGIC; 
  signal N1707_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_5_CLKINV_55567 : STD_LOGIC; 
  signal VGA_x_7_1_DYMUX_55380 : STD_LOGIC; 
  signal VGA_x_7_1_GYMUX_55379 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_7 : STD_LOGIC; 
  signal VGA_x_7_1_CLKINV_55369 : STD_LOGIC; 
  signal N1070 : STD_LOGIC; 
  signal ALU_imp_tmp_1_0_55640 : STD_LOGIC; 
  signal N1805 : STD_LOGIC; 
  signal N1809 : STD_LOGIC; 
  signal VGA_x_9_1_DYMUX_55428 : STD_LOGIC; 
  signal VGA_x_9_1_GYMUX_55427 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_9 : STD_LOGIC; 
  signal VGA_x_9_1_CLKINV_55417 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_7_DXMUX_55680 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_7_FXMUX_55679 : STD_LOGIC; 
  signal N1705_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_7_CLKINV_55663 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_4_DXMUX_55548 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_4_FXMUX_55547 : STD_LOGIC; 
  signal N1709_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_4_CLKINV_55531 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_3_DXMUX_55464 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_3_FXMUX_55463 : STD_LOGIC; 
  signal N1699_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_3_CLKINV_55447 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_8_DXMUX_55716 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_8_FXMUX_55715 : STD_LOGIC; 
  signal N1695_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_8_CLKINV_55699 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_9_DXMUX_55776 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_9_FXMUX_55775 : STD_LOGIC; 
  signal N1693_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_9_CLKINV_55759 : STD_LOGIC; 
  signal VGA_x_8_1_DYMUX_55404 : STD_LOGIC; 
  signal VGA_x_8_1_GYMUX_55403 : STD_LOGIC; 
  signal VGA_Mcount_x_eqn_8 : STD_LOGIC; 
  signal VGA_x_8_1_CLKINV_55393 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_0_65_55492 : STD_LOGIC; 
  signal register_module_imp_controller_imp_op_code_cmp_eq0004 : STD_LOGIC; 
  signal N1789 : STD_LOGIC; 
  signal register_module_imp_controller_imp_op_code_cmp_eq0006_pack_1 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_6_DXMUX_55620 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_6_FXMUX_55619 : STD_LOGIC; 
  signal N1697_pack_2 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_6_CLKINV_55603 : STD_LOGIC; 
  signal N1157 : STD_LOGIC; 
  signal ALU_imp_tmp_3_51_55844 : STD_LOGIC; 
  signal N1357 : STD_LOGIC; 
  signal ALU_imp_tmp_4_80_55869 : STD_LOGIC; 
  signal ALU_imp_tmp_15_90_55900 : STD_LOGIC; 
  signal ALU_imp_tmp_7_64_55893 : STD_LOGIC; 
  signal keyboard_imp_key_value_1_mux0000237_pack_1 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux000035_55828 : STD_LOGIC; 
  signal keyboard_imp_key_value_5_mux00009_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_5_DXMUX_59733 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_5_DYMUX_59724 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_5_CEINV_59720 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_5_DXMUX_59817 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_5_DYMUX_59808 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_5_CEINV_59804 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_15_DXMUX_60045 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_15_DYMUX_60036 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_15_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_15_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_15_CEINV_60032 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_9_DXMUX_59901 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_9_DYMUX_59892 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_9_CEINV_59888 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_mux0001_1_15_59966 : STD_LOGIC; 
  signal register_module_imp_N61_pack_1 : STD_LOGIC; 
  signal VGA_bt_not000168_59942 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_3_DXMUX_59649 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_3_DYMUX_59640 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_3_CEINV_59636 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_7_DXMUX_60157 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_7_DYMUX_60148 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_7_CEINV_60144 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_9_DXMUX_59705 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_9_DYMUX_59696 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_9_CEINV_59692 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_7_DXMUX_59621 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_7_DYMUX_59612 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_7_CEINV_59608 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal VGA_bt_not000146_59923 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_1_DXMUX_59593 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_1_DYMUX_59584 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_1_CEINV_59580 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_7_DXMUX_59789 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_7_DYMUX_59780 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_7_CEINV_59776 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_11_DXMUX_59989 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_11_DYMUX_59980 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_11_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_11_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_11_CEINV_59976 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_13_DXMUX_60017 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_13_DYMUX_60008 : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_13_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_13_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_t_13_CEINV_60004 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_1_DXMUX_59677 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_1_DYMUX_59668 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_1_CEINV_59664 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_3_DXMUX_59761 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_3_DYMUX_59752 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_3_CEINV_59748 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_7_DXMUX_59873 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_7_DYMUX_59864 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_7_7_CEINV_59860 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_1_DXMUX_60073 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_1_DYMUX_60064 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_1_CEINV_60060 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_3_DXMUX_60101 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_3_DYMUX_60092 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_3_CEINV_60088 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_5_DXMUX_60129 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_5_DYMUX_60120 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_5_CEINV_60116 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_9_DXMUX_59845 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_9_DYMUX_59836 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_6_9_CEINV_59832 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1559_60414 : STD_LOGIC; 
  signal address_in_to_if_tmp_11_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_1_DXMUX_60533 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_1_DYMUX_60524 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_1_CEINV_60520 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_5_DXMUX_60613 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_5_DYMUX_60604 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_5_CEINV_60600 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_7_DXMUX_60641 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_7_DYMUX_60632 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_7_CEINV_60628 : STD_LOGIC; 
  signal disp0_6_OBUF_60562 : STD_LOGIC; 
  signal disp0_5_OBUF_60555 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_1102_60390 : STD_LOGIC; 
  signal address_in_to_if_tmp_10_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_9_DXMUX_60669 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_9_DYMUX_60660 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_9_CEINV_60656 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_1_DXMUX_60249 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_1_DYMUX_60240 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_1_CEINV_60236 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_3_DXMUX_60277 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_3_DYMUX_60268 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_3_CEINV_60264 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_3_DXMUX_60585 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_3_DYMUX_60576 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_3_CEINV_60572 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable39_60202 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N41 : STD_LOGIC; 
  signal read_reg_1_from_id_1_pack_1 : STD_LOGIC; 
  signal disp0_3_OBUF_60462 : STD_LOGIC; 
  signal disp0_2_OBUF_60455 : STD_LOGIC; 
  signal reg_write_enable_from_id_tmp : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable76_pack_1 : STD_LOGIC; 
  signal disp1_4_OBUF_60510 : STD_LOGIC; 
  signal disp1_2_OBUF_60503 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_999_60438 : STD_LOGIC; 
  signal address_in_to_if_tmp_14_pack_1 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_7_DXMUX_60333 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_7_DYMUX_60324 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_7_CEINV_60320 : STD_LOGIC; 
  signal disp1_5_OBUF_60486 : STD_LOGIC; 
  signal disp1_0_OBUF_60479 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_5_DXMUX_60305 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_5_DYMUX_60296 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_5_CEINV_60292 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_9_DXMUX_60185 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_9_DYMUX_60176 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ih_9_CEINV_60172 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_9_DXMUX_60361 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_9_DYMUX_60352 : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_ra_9_CEINV_60348 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_11_33_61072 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_10_33_61064 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_12_DXMUX_61106 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_12_FXMUX_61105 : STD_LOGIC; 
  signal N26_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_12_CLKINV_61088 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_12_CEINV_61087 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_13_DXMUX_61145 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_13_FXMUX_61144 : STD_LOGIC; 
  signal N24_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_13_CLKINV_61127 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_13_CEINV_61126 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_5_9_60818 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_5_9_60811 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_4_9_60770 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_4_9_60763 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_7_9_60866 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_7_9_60859 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_14_DXMUX_61184 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_14_FXMUX_61183 : STD_LOGIC; 
  signal N22_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_14_CLKINV_61166 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_14_CEINV_61165 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_2_9_60722 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_2_9_60715 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_8_9_60890 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_8_9_60883 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_6_9_60842 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_6_9_60835 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal register_module_imp_controller_imp_operand2_src_cmp_eq0001_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_DXMUX_60913 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_DYMUX_60904 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_SRINVNOT : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_CLKINV_60901 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_CEINV_60900 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_DXMUX_60941 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_DYMUX_60932 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_SRINVNOT : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_CLKINV_60929 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_CEINV_60928 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_10_DXMUX_61004 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_10_FXMUX_61003 : STD_LOGIC; 
  signal N30_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_10_CLKINV_60986 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_10_CEINV_60985 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_11_DXMUX_61043 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_11_FXMUX_61042 : STD_LOGIC; 
  signal N28_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_11_CLKINV_61025 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_11_CEINV_61024 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_3_9_60746 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data1_3_9_60739 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_9_9_60794 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_0_9_60787 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_15_DXMUX_61223 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_15_FXMUX_61222 : STD_LOGIC; 
  signal N20_pack_1 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_15_CLKINV_61205 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_15_CEINV_61204 : STD_LOGIC; 
  signal VGA_hs_DYMUX_61262 : STD_LOGIC; 
  signal VGA_hs_CLKINV_61259 : STD_LOGIC; 
  signal bubble_to_id_alu_tmp120_61240 : STD_LOGIC; 
  signal N139 : STD_LOGIC; 
  signal VGA_N223 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0021_pack_3 : STD_LOGIC; 
  signal N1781 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0000 : STD_LOGIC; 
  signal ALU_imp_tmp_8_111_56519 : STD_LOGIC; 
  signal ALU_imp_tmp_7_111_56511 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0001 : STD_LOGIC; 
  signal ALU_imp_tmp_8_102_56495 : STD_LOGIC; 
  signal ALU_imp_tmp_6_122_56487 : STD_LOGIC; 
  signal N1206 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0032_pack_1 : STD_LOGIC; 
  signal N1835 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0026_pack_1 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_write_back_reg_1_26_56447 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_2_21_56439 : STD_LOGIC; 
  signal N728 : STD_LOGIC; 
  signal ALU_imp_tmp_10_131 : STD_LOGIC; 
  signal N1821 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0009_pack_1 : STD_LOGIC; 
  signal VGA_N269 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0013_pack_3 : STD_LOGIC; 
  signal N774 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0044 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_0_33_56423 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_0_19_pack_2 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1123_56871 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0037_pack_1 : STD_LOGIC; 
  signal N1320 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0008_pack_2 : STD_LOGIC; 
  signal VGA_N286 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0042_pack_1 : STD_LOGIC; 
  signal VGA_N221 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0005_pack_2 : STD_LOGIC; 
  signal VGA_romAddr_cmp_le0025 : STD_LOGIC; 
  signal VGA_romAddr_and0000674_56895 : STD_LOGIC; 
  signal VGA_romAddr_and000098_56888 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_clk2_DXMUX_56558 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_clk2_DYMUX_56553 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_clk2_CLKINV_56551 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or000454_56583 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_or000424_56576 : STD_LOGIC; 
  signal N1919 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_2_27_56463 : STD_LOGIC; 
  signal register_module_imp_controller_imp_wb_src_cmp_eq0009 : STD_LOGIC; 
  signal register_module_imp_controller_imp_mem_write_cmp_eq0001 : STD_LOGIC; 
  signal VGA_N49 : STD_LOGIC; 
  signal N975 : STD_LOGIC; 
  signal VGA_N51 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal N725 : STD_LOGIC; 
  signal VGA_N1731 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_1_5_57162 : STD_LOGIC; 
  signal N1943 : STD_LOGIC; 
  signal N1689_pack_1 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal N1933 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_cmp_eq000012_56955 : STD_LOGIC; 
  signal VGA_N64 : STD_LOGIC; 
  signal VGA_N1541 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_cmp_eq000025_56967 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_78_56943 : STD_LOGIC; 
  signal N1745_pack_1 : STD_LOGIC; 
  signal N844 : STD_LOGIC; 
  signal N850 : STD_LOGIC; 
  signal N812 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_pack_1 : STD_LOGIC; 
  signal keyboard_imp_key_value_3_mux0000161_57063 : STD_LOGIC; 
  signal N1743_pack_1 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_cmp_eq000062_56979 : STD_LOGIC; 
  signal N1825 : STD_LOGIC; 
  signal N1456 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000044_57279 : STD_LOGIC; 
  signal instruction_fetch_module_imp_is_branch_verified_cmp_eq000049_56991 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_27_56931 : STD_LOGIC; 
  signal VGA_N48 : STD_LOGIC; 
  signal VGA_N1741 : STD_LOGIC; 
  signal ALU_imp_tmp_11_129_56907 : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_mux0001_1_7_57219 : STD_LOGIC; 
  signal register_module_imp_controller_imp_op_code_cmp_eq0007_pack_1 : STD_LOGIC; 
  signal N1749 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux0000189_57464 : STD_LOGIC; 
  signal register_module_imp_N13 : STD_LOGIC; 
  signal N1723_pack_1 : STD_LOGIC; 
  signal N446 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal N1733 : STD_LOGIC; 
  signal VGA_romAddr_and0000709_57661 : STD_LOGIC; 
  signal VGA_romAddr_and0000684_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_22_57709 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_10_57702 : STD_LOGIC; 
  signal VGA_N150 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_58_57724 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_63_57745 : STD_LOGIC; 
  signal N1785 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_24_57785 : STD_LOGIC; 
  signal keyboard_imp_stat_FSM_FFd1_In15_57841 : STD_LOGIC; 
  signal keyboard_imp_key_value_2_mux0000191_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_71_57769 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_6_64_pack_1 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_8_111_57495 : STD_LOGIC; 
  signal N1274 : STD_LOGIC; 
  signal N602 : STD_LOGIC; 
  signal N626 : STD_LOGIC; 
  signal N623 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_mux0001_1_18_57387 : STD_LOGIC; 
  signal register_module_imp_controller_imp_wb_src_and0001_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_108_57817 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_83_pack_1 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal VGA_romAddr_and0000162_pack_1 : STD_LOGIC; 
  signal keyboard_imp_lock_key_code_not00014_57865 : STD_LOGIC; 
  signal keyboard_imp_stat_FSM_FFd1_In44_57858 : STD_LOGIC; 
  signal VGA_romAddr_and0000365_57637 : STD_LOGIC; 
  signal VGA_romAddr_and0000258_57630 : STD_LOGIC; 
  signal N838 : STD_LOGIC; 
  signal N1487 : STD_LOGIC; 
  signal N1771 : STD_LOGIC; 
  signal VGA_hst_DXMUX_57526 : STD_LOGIC; 
  signal VGA_hst_mux0001_57523 : STD_LOGIC; 
  signal N31_pack_1 : STD_LOGIC; 
  signal VGA_hst_CLKINV_57509 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_111_58009 : STD_LOGIC; 
  signal VGA_romAddr_1_DXMUX_58291 : STD_LOGIC; 
  signal VGA_romAddr_1_DYMUX_58285 : STD_LOGIC; 
  signal VGA_romAddr_1_CLKINV_58283 : STD_LOGIC; 
  signal VGA_romAddr_1_CEINV_58282 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_29_57937 : STD_LOGIC; 
  signal N1927_pack_1 : STD_LOGIC; 
  signal ALU_imp_tmp_or00044_57961 : STD_LOGIC; 
  signal N1421 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_0_103_58026 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_5_1872_58249 : STD_LOGIC; 
  signal N1099_pack_2 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_50_58273 : STD_LOGIC; 
  signal N1869_pack_1 : STD_LOGIC; 
  signal N810 : STD_LOGIC; 
  signal N884 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_4_111_58153 : STD_LOGIC; 
  signal ALU_imp_tmp_or00049_57973 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_5_111_58141 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_3_111_58133 : STD_LOGIC; 
  signal VGA_romAddr_3_DXMUX_58332 : STD_LOGIC; 
  signal VGA_romAddr_3_DYMUX_58320 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_3_1676_SW1_O_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_3_CLKINV_58311 : STD_LOGIC; 
  signal VGA_romAddr_3_CEINV_58310 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_4_91_57997 : STD_LOGIC; 
  signal N1915_pack_1 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_7_111_58093 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_1_111_58085 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_6_111_58117 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_2_111_58109 : STD_LOGIC; 
  signal N813 : STD_LOGIC; 
  signal N883 : STD_LOGIC; 
  signal register_module_imp_registers_imp_sp_not0001 : STD_LOGIC; 
  signal disp1_6_OBUF_58225 : STD_LOGIC; 
  signal N665 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_15_DXMUX_58065 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_15_FXMUX_58064 : STD_LOGIC; 
  signal write_back_data_from_alu_tmp_15_26_pack_1 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_15_CLKINV_58049 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_302_58177 : STD_LOGIC; 
  signal N1773_pack_1 : STD_LOGIC; 
  signal VGA_bt_mux0000_0_1234_58201 : STD_LOGIC; 
  signal N1130 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_9_DXMUX_58570 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_9_DYMUX_58562 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_9_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_9_CLKINV_58559 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_0_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_0_DXMUX_58753 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_mux0001_0_11_pack_1 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_0_CLKINV_58735 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_0_CEINV_58734 : STD_LOGIC; 
  signal register_module_imp_registers_imp_read_data2_15_53_58782 : STD_LOGIC; 
  signal N815 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_9_44_58610 : STD_LOGIC; 
  signal N1867_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_3_DXMUX_58498 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_3_DYMUX_58490 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_3_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_3_CLKINV_58487 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_5_DXMUX_58522 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_5_DYMUX_58514 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_5_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_5_CLKINV_58511 : STD_LOGIC; 
  signal RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000055_58454 : STD_LOGIC; 
  signal read_reg_2_from_id_2_pack_1 : STD_LOGIC; 
  signal VGA_romAddr_mux0054_8_87_58682 : STD_LOGIC; 
  signal N1871_pack_1 : STD_LOGIC; 
  signal N1873 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_1_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_1_DXMUX_58817 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_1_DYMUX_58808 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_1_CEINV_58804 : STD_LOGIC; 
  signal register_module_imp_controller_imp_reg_write_enable74_58382 : STD_LOGIC; 
  signal register_module_imp_decoder_imp_read_reg_1_0_0_58375 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_7_DXMUX_58546 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_7_DYMUX_58538 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_7_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_7_CLKINV_58535 : STD_LOGIC; 
  signal register_module_imp_registers_imp_N42 : STD_LOGIC; 
  signal read_reg_2_from_id_1_pack_1 : STD_LOGIC; 
  signal N612 : STD_LOGIC; 
  signal read_reg_1_from_id_2_pack_1 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_1_DXMUX_58474 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_1_DYMUX_58466 : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_1_SRINVNOT : STD_LOGIC; 
  signal ID_ALU_regs_imp_pc_out_1_CLKINV_58463 : STD_LOGIC; 
  signal N1925 : STD_LOGIC; 
  signal N1865_pack_1 : STD_LOGIC; 
  signal N1793 : STD_LOGIC; 
  signal VGA_N41 : STD_LOGIC; 
  signal VGA_N1641 : STD_LOGIC; 
  signal VGA_N1651 : STD_LOGIC; 
  signal N1907 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_9_FFX_RST : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_9_DXMUX_58715 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_N10_pack_2 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_9_CLKINV_58699 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_count_9_CEINV_58698 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_1_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_1_DXMUX_58899 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_1_DYMUX_58890 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_1_CEINV_58886 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_9_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_9_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_9_DXMUX_58982 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_9_DYMUX_58973 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_9_CEINV_58969 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_7_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_7_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_7_DXMUX_59063 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_7_DYMUX_59054 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_7_CEINV_59050 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_3_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_3_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_3_DXMUX_59229 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_3_DYMUX_59220 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_3_CEINV_59216 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_7_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_7_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_7_DXMUX_59201 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_7_DYMUX_59192 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_7_CEINV_59188 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_1_DXMUX_59285 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_1_DYMUX_59276 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_1_CEINV_59272 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_1_DXMUX_59036 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_1_DYMUX_59028 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_1_CEINV_59024 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_5_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_5_DXMUX_59009 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_5_DYMUX_59001 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_5_CEINV_58997 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_1_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_1_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_1_DXMUX_59173 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_1_DYMUX_59164 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_1_CEINV_59160 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_9_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_9_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_9_DXMUX_59257 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_9_DYMUX_59248 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_9_CEINV_59244 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_3_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_3_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_3_DXMUX_58844 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_3_DYMUX_58835 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_3_CEINV_58831 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_1_DXMUX_59397 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_1_DYMUX_59388 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_1_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_1_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_1_CEINV_59384 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_3_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_3_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_3_DXMUX_58954 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_3_DYMUX_58945 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_3_CEINV_58941 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_5_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_5_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_5_DXMUX_59145 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_5_DYMUX_59136 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_5_CEINV_59132 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_3_DXMUX_59341 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_3_DYMUX_59332 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_3_CEINV_59328 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_7_DXMUX_59369 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_7_DYMUX_59360 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_7_CEINV_59356 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_5_DXMUX_59425 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_5_DYMUX_59416 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_5_CEINV_59412 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_5_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_5_DXMUX_58871 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_5_DYMUX_58863 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_5_CEINV_58859 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_5_DXMUX_59313 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_5_DYMUX_59304 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_5_CEINV_59300 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_7_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_7_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_7_DXMUX_58926 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_7_DYMUX_58917 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_0_7_CEINV_58913 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_3_FFX_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_3_DXMUX_59090 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_3_DYMUX_59082 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_2_3_CEINV_59078 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_9_FFY_RST : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_9_DXMUX_59118 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_9_DYMUX_59109 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_1_9_CEINV_59105 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_7_DXMUX_59509 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_7_DYMUX_59500 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_7_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_7_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_7_CEINV_59496 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_5_DXMUX_59537 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_5_DYMUX_59528 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_5_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_5_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_5_CEINV_59524 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_9_DXMUX_59565 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_9_DYMUX_59556 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_4_9_CEINV_59552 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_3_DXMUX_59481 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_3_DYMUX_59472 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_3_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_3_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_5_3_CEINV_59468 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_9_DXMUX_59453 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_9_DYMUX_59444 : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_9_SRINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_9_CLKINVNOT : STD_LOGIC; 
  signal register_module_imp_registers_imp_regs_3_9_CEINV_59440 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_8_1_FFX_RSTAND_20985 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_6_FFX_RSTAND_20298 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_FFX_SET : STD_LOGIC; 
  signal VGA_vs_FFY_RSTAND_18687 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_reg_write_enable_out_FFY_RSTAND_18797 : STD_LOGIC; 
  signal VGA_vst_FFX_SET : STD_LOGIC; 
  signal ID_ALU_regs_imp_op_code_out_3_1_FFY_RSTAND_23397 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_0_FFX_RSTAND_23460 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_1_FFX_RSTAND_23715 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_2_FFX_RSTAND_23854 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_3_FFX_RSTAND_22592 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_enable_out_FFY_RSTAND_22606 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_9_FFX_RSTAND_26318 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_10_FFX_RSTAND_26558 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_13_FFX_RSTAND_26701 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_enable_out_FFY_RSTAND_26665 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_12_FFX_RSTAND_26651 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_15_FFX_RSTAND_26881 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_14_FFX_RSTAND_26845 : STD_LOGIC; 
  signal VGA_x_3_2_FFY_RSTAND_27315 : STD_LOGIC; 
  signal VGA_x_8_2_FFY_RSTAND_27371 : STD_LOGIC; 
  signal VGA_x_4_2_FFY_RSTAND_27329 : STD_LOGIC; 
  signal VGA_x_6_2_FFY_RSTAND_27343 : STD_LOGIC; 
  signal VGA_x_7_2_FFY_RSTAND_27357 : STD_LOGIC; 
  signal VGA_y_7_2_FFY_RSTAND_27402 : STD_LOGIC; 
  signal VGA_x_9_2_FFY_RSTAND_27385 : STD_LOGIC; 
  signal VGA_y_3_FFY_RSTAND_27587 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_1_FFX_RSTAND_24606 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_10_1_FFX_RSTAND_25017 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_read_out_FFY_RSTAND_25355 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_is_branch_out_FFX_RSTAND_25417 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_src_out_2_FFX_SET : STD_LOGIC; 
  signal VGA_y_8_1_FFX_RSTAND_29852 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_11_FFX_RSTAND_48241 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_14_FFX_RSTAND_48355 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_15_FFX_RSTAND_48393 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_12_FFX_RSTAND_48279 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_jump_target_out_13_FFX_RSTAND_48317 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_1_FFX_RSTAND_48705 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_0_FFX_RSTAND_48669 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_5_FFX_RSTAND_38946 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_4_FFX_RSTAND_38981 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_3_FFX_RSTAND_39016 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_2_FFX_RSTAND_39051 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand1_out_0_FFX_RSTAND_39110 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_4_FFX_RSTAND_39780 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_3_FFX_RSTAND_39815 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_5_FFX_RSTAND_39745 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_2_FFX_RSTAND_39850 : STD_LOGIC; 
  signal ID_ALU_regs_imp_operand2_out_1_FFX_RSTAND_39885 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_3_FFX_RSTAND_45414 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_13_FFX_RSTAND_43959 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_12_FFX_RSTAND_43899 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_11_FFX_RSTAND_43863 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_10_FFX_RSTAND_43827 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_14_FFX_RSTAND_44043 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_FFX_RSTAND_44898 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_FFX_RSTAND_45039 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_FFX_RSTAND_45000 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_FFX_RSTAND_44961 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_FFX_RSTAND_45078 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_FFX_RSTAND_45141 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_4_FFX_RSTAND_45379 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_5_FFX_RSTAND_45344 : STD_LOGIC; 
  signal VGA_bt_0_FFX_RSTAND_42463 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_1_FFX_RSTAND_52996 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_1_FFY_SET : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_0_FFX_RSTAND_52860 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_1_FFY_RSTAND_52889 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_6_FFY_RSTAND_52923 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_last_kclk_FFY_SET : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_last_kclk_FFY_RSTAND_53094 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_0_FFY_RSTAND_53131 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_14_1_FFX_RSTAND_53023 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_1_FFY_RSTAND_53055 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_2_FFY_RSTAND_53203 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_1_FFY_RSTAND_53167 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_4_FFY_RSTAND_53275 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_3_FFY_RSTAND_53239 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_5_FFY_RSTAND_53311 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_6_FFY_RSTAND_53347 : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_address_out_8_FFX_RSTAND_53378 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_9_1_FFX_RSTAND_53897 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_2_1_FFY_RSTAND_53824 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_3_1_FFY_RSTAND_53863 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_1_FFY_RSTAND_54180 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_0_FFY_RSTAND_54141 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_type_out_FFY_RSTAND_54305 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_7_FFY_RSTAND_54267 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_13_FFX_RSTAND_51441 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_12_FFX_RSTAND_51476 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_FFX_RSTAND_51406 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_14_FFX_RSTAND_51343 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_10_FFX_RSTAND_51585 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_FFX_RSTAND_51515 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_11_FFX_RSTAND_51550 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_FFX_RSTAND_51624 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_7_FFX_RSTAND_51768 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_8_FFX_RSTAND_51694 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_FFX_RSTAND_51733 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_9_FFX_RSTAND_51659 : STD_LOGIC; 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_6_FFX_RSTAND_51803 : STD_LOGIC; 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_FFX_RSTAND_51842 : STD_LOGIC; 
  signal VGA_hst_FFX_SET : STD_LOGIC; 
  signal ALU_MEM_regs_imp_write_back_data_out_15_FFX_RSTAND_58070 : STD_LOGIC; 
  signal VGA_x_4_1_FFY_RSTAND_55313 : STD_LOGIC; 
  signal VGA_x_8_1_FFY_RSTAND_55409 : STD_LOGIC; 
  signal VGA_x_5_1_FFY_RSTAND_55337 : STD_LOGIC; 
  signal VGA_x_9_1_FFY_RSTAND_55433 : STD_LOGIC; 
  signal VGA_x_6_1_FFY_RSTAND_55361 : STD_LOGIC; 
  signal VGA_x_7_1_FFY_RSTAND_55385 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_3_FFX_RSTAND_55469 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_4_FFX_RSTAND_55553 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_5_FFX_RSTAND_55589 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_8_FFX_RSTAND_55721 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_7_FFX_RSTAND_55685 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_6_FFX_RSTAND_55625 : STD_LOGIC; 
  signal MEM_WB_regs_imp_write_back_data_out_9_FFX_RSTAND_55781 : STD_LOGIC; 
  signal VGA_x_1_1_FFX_RSTAND_55985 : STD_LOGIC; 
  signal keyboard_imp_keyboard_drv_obj_check_FFX_SET : STD_LOGIC; 
  signal ALU_MEM_regs_imp_mem_write_out_FFY_RSTAND_56216 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_2_FFY_SET : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_13_2_FFY_RSTAND_56347 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_11_3_FFY_SET : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_2_FFY_RSTAND_56313 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_12_3_FFY_RSTAND_56330 : STD_LOGIC; 
  signal IF_ID_regs_imp_instruction_out_15_2_FFY_RSTAND_56364 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_10_FFX_RSTAND_61010 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_13_FFX_RSTAND_61151 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_12_FFX_RSTAND_61112 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_11_FFX_RSTAND_61049 : STD_LOGIC; 
  signal VGA_hs_FFY_RSTAND_61267 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_15_FFX_RSTAND_61229 : STD_LOGIC; 
  signal IF_ID_regs_imp_pc_out_14_FFX_RSTAND_61190 : STD_LOGIC; 
  signal ram1_addr_16_OUTPUT_OFF_O1INV_32562 : STD_LOGIC; 
  signal ram1_addr_17_OUTPUT_OFF_O1INV_32570 : STD_LOGIC; 
  signal ram2_addr_17_OUTPUT_OFF_O1INV_32806 : STD_LOGIC; 
  signal ram2_addr_16_OUTPUT_OFF_O1INV_32798 : STD_LOGIC; 
  signal ram2_en_OUTPUT_OFF_O1INV_33044 : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_Inst_clock_DCM_SP_INST_DSSEN_UNCONNECTED : STD_LOGIC; 
  signal VGA_x : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal VGA_y : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal ALU_MEM_regs_imp_mem_address_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ID_ALU_regs_imp_wb_data_from_reg_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ALU_MEM_regs_imp_mem_data_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal VGA_bt : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal read_reg_2_from_id : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal IF_ID_regs_imp_instruction_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal keyboard_imp_lock_key_code : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal VGA_romAddr_add0001 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal VGA_Madd_romAddr_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal instruction_from_if_tmp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ID_ALU_regs_imp_op_code_out : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal ID_ALU_regs_imp_operand1_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ALU_imp_tmp_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal address_in_to_if_tmp : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal ID_ALU_regs_imp_wb_src_out : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal ID_forward_IF_regs_imp_branch_target_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal keyboard_imp_keyboard_drv_obj_paral_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MEM_WB_regs_imp_write_back_reg_out : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal register_module_imp_registers_imp_sp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ID_ALU_regs_imp_operand2_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal register_module_imp_operand2_src_tmp : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal MEM_WB_regs_imp_write_back_data_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal register_module_imp_registers_imp_t : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal IF_ID_regs_imp_pc_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ID_ALU_regs_imp_pc_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal immediate_from_id_tmp : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal write_back_data_from_alu_tmp_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ALU_MEM_regs_imp_write_back_data_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ID_ALU_regs_imp_write_back_reg_out : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal instruction_fetch_module_imp_pc_in : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ID_forward_IF_regs_imp_jump_target_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal register_module_imp_registers_imp_ih : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal register_module_imp_registers_imp_ra : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal read_reg_1_from_id : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal keyboard_imp_keyboard_drv_obj_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ALU_MEM_regs_imp_write_back_reg_out : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal keyboard_imp_keyboard_drv_obj_count : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal keyboard_imp_keyboard_drv_obj_count_addsub0000 : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal branch_target_from_id_tmp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal VGA_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal VGA_Mcount_y_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal register_module_imp_registers_imp_varindex0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal fontData : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal VGA_romAddr : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal ALU_imp_tmp_shift0006 : STD_LOGIC_VECTOR ( 15 downto 15 ); 
  signal alu_result_from_alu_tmp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal write_back_data_from_mem_tmp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ID_forward_IF_regs_imp_branch_relative_reg_data_out : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal write_back_data_from_alu_tmp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal branch_relative_reg_data_from_id_tmp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ALU_imp_tmp_mux0000 : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal keyboard_key_value : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal pc_from_if_tmp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ID_ALU_regs_imp_wb_src_out_mux0001 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal ID_ALU_regs_imp_operand1_out_mux0001 : STD_LOGIC_VECTOR ( 15 downto 5 ); 
  signal keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal ALU_imp_Maddsub_tmp_addsub0000_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Madd_write_back_data_from_alu_tmp_addsub0000_lut : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal VGA_Mcount_x_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal instruction_fetch_module_imp_Madd_pc_in_add0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal instruction_fetch_module_imp_pc_out_tmp : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal register_module_imp_Madd_branch_target_out_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal DM_imp_Mcompar_judge_cmp_gt0001_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal ID_ALU_regs_imp_operand2_out_mux0001 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal VGA_bt_mux0000 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal ID_ALU_regs_imp_wb_data_from_reg_out_mux0001 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal VGA_romAddr_mux0054 : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal jump_target_from_id_tmp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal ID_ALU_regs_imp_write_back_reg_out_mux0001 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal keyboard_imp_keyboard_drv_obj_count_mux0001 : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal ID_ALU_regs_imp_op_code_out_mux0001 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal ID_ALU_regs_imp_immediate_out_mux0001 : STD_LOGIC_VECTOR ( 15 downto 5 ); 
begin
  N1829_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1829,
      O => N1829_0
    );
  N1829_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N48,
      O => N48_0
    );
  N788_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N788,
      O => N788_0
    );
  N788_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N274,
      O => N274_0
    );
  VGA_vs_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_vst_15672,
      O => VGA_vs_DYMUX_18682
    );
  VGA_vs_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_vs_CLKINV_18679
    );
  VGA_vst_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_vst_mux0001,
      O => VGA_vst_DXMUX_18959
    );
  VGA_vst_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_vst_mux000123_pack_1,
      O => VGA_vst_mux000123_15729
    );
  VGA_vst_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_vst_CLKINV_18941
    );
  N1208_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1208,
      O => N1208_0
    );
  N1208_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_2_0_1_18977,
      O => register_module_imp_decoder_imp_read_reg_2_0_1_0
    );
  VGA_romAddr_and000043_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and000043_18758,
      O => VGA_romAddr_and000043_0
    );
  VGA_romAddr_and000043_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N148,
      O => VGA_N148_0
    );
  VGA_romAddr_mux0054_4_573_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_573_19010,
      O => VGA_romAddr_mux0054_4_573_0
    );
  VGA_romAddr_mux0054_4_573_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_111_19003,
      O => VGA_romAddr_mux0054_3_111_0
    );
  ALU_MEM_regs_imp_mem_data_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(11),
      O => ALU_MEM_regs_imp_mem_data_out_11_DXMUX_18840
    );
  ALU_MEM_regs_imp_mem_data_out_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(10),
      O => ALU_MEM_regs_imp_mem_data_out_11_DYMUX_18832
    );
  ALU_MEM_regs_imp_mem_data_out_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_data_out_11_SRINVNOT
    );
  ALU_MEM_regs_imp_mem_data_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_data_out_11_CLKINV_18829
    );
  ALU_MEM_regs_imp_mem_data_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(13),
      O => ALU_MEM_regs_imp_mem_data_out_13_DXMUX_18864
    );
  ALU_MEM_regs_imp_mem_data_out_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(12),
      O => ALU_MEM_regs_imp_mem_data_out_13_DYMUX_18856
    );
  ALU_MEM_regs_imp_mem_data_out_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_data_out_13_SRINVNOT
    );
  ALU_MEM_regs_imp_mem_data_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_data_out_13_CLKINV_18853
    );
  ALU_MEM_regs_imp_reg_write_enable_out_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_reg_write_enable_out_15702,
      O => ALU_MEM_regs_imp_reg_write_enable_out_DYMUX_18792
    );
  ALU_MEM_regs_imp_reg_write_enable_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_reg_write_enable_out_CLKINV_18789
    );
  ALU_MEM_regs_imp_mem_data_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(15),
      O => ALU_MEM_regs_imp_mem_data_out_15_DXMUX_18888
    );
  ALU_MEM_regs_imp_mem_data_out_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(14),
      O => ALU_MEM_regs_imp_mem_data_out_15_DYMUX_18880
    );
  ALU_MEM_regs_imp_mem_data_out_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_data_out_15_SRINVNOT
    );
  ALU_MEM_regs_imp_mem_data_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_data_out_15_CLKINV_18877
    );
  oBlue_0_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => oBlue_0_OBUF_18904,
      O => oBlue_0_OBUF_0
    );
  VGA_romAddr_mux0054_3_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_4_18782,
      O => VGA_romAddr_mux0054_3_4_0
    );
  VGA_romAddr_mux0054_3_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N163,
      O => N163_0
    );
  N1795_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1795,
      O => N1795_0
    );
  N1795_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_vst_mux000111_18920,
      O => VGA_vst_mux000111_0
    );
  VGA_romAddr_mux0054_4_389_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_389_19058,
      O => VGA_romAddr_mux0054_4_389_0
    );
  VGA_romAddr_mux0054_4_389_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_227_19051,
      O => VGA_romAddr_mux0054_3_227_0
    );
  VGA_N861_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N861,
      O => VGA_N861_0
    );
  VGA_N861_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_237_19075,
      O => VGA_romAddr_mux0054_3_237_0
    );
  VGA_romAddr_mux0054_7_828_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_828_19202,
      O => VGA_romAddr_mux0054_7_828_0
    );
  VGA_romAddr_mux0054_7_828_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_218_19195,
      O => VGA_romAddr_mux0054_4_218_0
    );
  VGA_romAddr_mux0054_7_1110_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_1110_19178,
      O => VGA_romAddr_mux0054_7_1110_0
    );
  VGA_romAddr_mux0054_7_1110_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_267_19170,
      O => VGA_romAddr_mux0054_3_267_0
    );
  VGA_romAddr_mux0054_5_240_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_240_19250,
      O => VGA_romAddr_mux0054_5_240_0
    );
  VGA_romAddr_mux0054_5_240_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_165_19243,
      O => VGA_romAddr_mux0054_4_165_0
    );
  VGA_romAddr_cmp_le0020_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0020,
      O => VGA_romAddr_cmp_le0020_0
    );
  VGA_romAddr_cmp_le0020_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_421_19266,
      O => VGA_romAddr_mux0054_4_421_0
    );
  VGA_romAddr_mux0054_5_207_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_207_19298,
      O => VGA_romAddr_mux0054_5_207_0
    );
  VGA_romAddr_mux0054_5_207_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_182_19291,
      O => VGA_romAddr_mux0054_4_182_0
    );
  VGA_N1310_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1310,
      O => VGA_N1310_0
    );
  VGA_N1310_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_176_19122,
      O => VGA_romAddr_mux0054_3_176_0
    );
  VGA_romAddr_cmp_le0019_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0019,
      O => VGA_romAddr_cmp_le0019_0
    );
  VGA_romAddr_cmp_le0019_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_316_19218,
      O => VGA_romAddr_mux0054_4_316_0
    );
  VGA_N42_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N42,
      O => VGA_N42_0
    );
  VGA_N42_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_125_19026,
      O => VGA_romAddr_mux0054_3_125_0
    );
  N971_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N971,
      O => N971_0
    );
  N971_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_190_19099,
      O => VGA_romAddr_mux0054_3_190_0
    );
  keyboard_imp_key_value_5_mux000064_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_5_mux000064_19154,
      O => keyboard_imp_key_value_5_mux000064_0
    );
  keyboard_imp_key_value_5_mux000064_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1739_pack_1,
      O => N1739
    );
  VGA_romAddr_mux0054_5_1106_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1106_19658,
      O => VGA_romAddr_mux0054_5_1106_0
    );
  VGA_romAddr_mux0054_5_1106_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_932_19651,
      O => VGA_romAddr_mux0054_4_932_0
    );
  VGA_romAddr_mux0054_4_935_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_935_19490,
      O => VGA_romAddr_mux0054_4_935_0
    );
  VGA_romAddr_mux0054_4_935_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N285,
      O => VGA_N285_0
    );
  N618_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N618,
      O => N618_0
    );
  N618_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_390_19350,
      O => VGA_romAddr_mux0054_4_390_0
    );
  VGA_romAddr_mux0054_5_1768_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1768_19706,
      O => VGA_romAddr_mux0054_5_1768_0
    );
  VGA_romAddr_mux0054_5_1768_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_445_19697,
      O => VGA_romAddr_mux0054_5_445_0
    );
  VGA_romAddr_cmp_le0027_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0027,
      O => VGA_romAddr_cmp_le0027_0
    );
  VGA_romAddr_cmp_le0027_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_782_19722,
      O => VGA_romAddr_mux0054_4_782_0
    );
  N1134_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1134,
      O => N1134_0
    );
  N1134_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_981_pack_1,
      O => VGA_romAddr_mux0054_4_981_15906
    );
  VGA_bt_mux0000_0_1271_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_0_1271_19778,
      O => VGA_bt_mux0000_0_1271_0
    );
  VGA_bt_mux0000_0_1271_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_422_19771,
      O => VGA_romAddr_mux0054_6_422_0
    );
  VGA_romAddr_mux0054_5_149_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_149_19442,
      O => VGA_romAddr_mux0054_5_149_0
    );
  VGA_romAddr_mux0054_9_319_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_319_19802,
      O => VGA_romAddr_mux0054_9_319_0
    );
  VGA_romAddr_mux0054_9_319_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_313_19795,
      O => VGA_romAddr_mux0054_7_313_0
    );
  VGA_N317_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N317,
      O => VGA_N317_0
    );
  VGA_N317_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_960_19422,
      O => VGA_romAddr_mux0054_3_960_0
    );
  VGA_romAddr_mux0054_8_160_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_160_19406,
      O => VGA_romAddr_mux0054_8_160_0
    );
  VGA_romAddr_mux0054_8_160_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1417,
      O => N1417_0
    );
  VGA_romAddr_mux0054_4_820_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_820_19562,
      O => VGA_romAddr_mux0054_4_820_0
    );
  VGA_romAddr_mux0054_4_820_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_809_pack_1,
      O => VGA_romAddr_mux0054_4_809_15865
    );
  VGA_romAddr_mux0054_4_248_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_248_19310,
      O => VGA_romAddr_mux0054_4_248_0
    );
  address_in_to_if_tmp_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(12),
      O => address_in_to_if_tmp_12_0
    );
  address_in_to_if_tmp_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_987_19625,
      O => VGA_romAddr_mux0054_3_987_0
    );
  VGA_romAddr_mux0054_4_203_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_203,
      O => VGA_romAddr_mux0054_4_203_0
    );
  VGA_romAddr_mux0054_4_203_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N300,
      O => VGA_N300_0
    );
  VGA_romAddr_mux0054_5_1072_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1072_19466,
      O => VGA_romAddr_mux0054_5_1072_0
    );
  VGA_romAddr_mux0054_5_1072_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_743_19459,
      O => VGA_romAddr_mux0054_4_743_0
    );
  VGA_romAddr_mux0054_6_534_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_534_19682,
      O => VGA_romAddr_mux0054_6_534_0
    );
  VGA_romAddr_mux0054_6_534_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_293_19674,
      O => VGA_romAddr_mux0054_5_293_0
    );
  VGA_N841_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N841,
      O => VGA_N841_0
    );
  VGA_N841_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_664_19531,
      O => VGA_romAddr_mux0054_4_664_0
    );
  VGA_romAddr_mux0054_5_1215_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1215_19586,
      O => VGA_romAddr_mux0054_5_1215_0
    );
  VGA_romAddr_mux0054_5_1215_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_681_19579,
      O => VGA_romAddr_mux0054_4_681_0
    );
  VGA_romAddr_mux0054_7_860_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_860_19514,
      O => VGA_romAddr_mux0054_7_860_0
    );
  VGA_romAddr_mux0054_7_860_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N316,
      O => VGA_N316_0
    );
  VGA_bt_mux0000_0_1262_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_0_1262_19334,
      O => VGA_bt_mux0000_0_1262_0
    );
  VGA_bt_mux0000_0_1262_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_356_19325,
      O => VGA_romAddr_mux0054_4_356_0
    );
  register_module_imp_decoder_imp_write_back_reg_1_229_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_write_back_reg_1_229_19610,
      O => register_module_imp_decoder_imp_write_back_reg_1_229_0
    );
  register_module_imp_decoder_imp_write_back_reg_1_229_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_851_19603,
      O => VGA_romAddr_mux0054_4_851_0
    );
  VGA_bt_mux0000_1_106_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_106_19850,
      O => VGA_bt_mux0000_1_106_0
    );
  VGA_bt_mux0000_1_106_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_396_19842,
      O => VGA_romAddr_mux0054_6_396_0
    );
  N1393_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1393,
      O => N1393_0
    );
  N1393_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_980_19819,
      O => VGA_romAddr_mux0054_5_980_0
    );
  VGA_bt_not0001229_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001229_19874,
      O => VGA_bt_not0001229_0
    );
  VGA_bt_not0001229_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_520_19867,
      O => VGA_romAddr_mux0054_7_520_0
    );
  N631_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N631,
      O => N631_0
    );
  N631_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_817_pack_1,
      O => VGA_romAddr_mux0054_9_817_16014
    );
  N1731_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1731,
      O => N1731_0
    );
  N1731_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_312_20154,
      O => VGA_romAddr_mux0054_9_312_0
    );
  N1947_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1947,
      O => N1947_0
    );
  N1947_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_666_19890,
      O => VGA_romAddr_mux0054_6_666_0
    );
  N1315_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1315,
      O => N1315_0
    );
  N1315_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N283,
      O => VGA_N283_0
    );
  N1483_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1483,
      O => N1483_0
    );
  N1483_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_542_20107,
      O => VGA_romAddr_mux0054_8_542_0
    );
  N1691_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1691,
      O => N1691_0
    );
  N1691_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N421,
      O => VGA_N421_0
    );
  N617_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N617,
      O => N617_0
    );
  N617_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_380_20251,
      O => VGA_romAddr_mux0054_9_380_0
    );
  IF_ID_regs_imp_instruction_out_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_6_FXMUX_20291,
      O => IF_ID_regs_imp_instruction_out_6_DXMUX_20292
    );
  IF_ID_regs_imp_instruction_out_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_6_FXMUX_20291,
      O => instruction_from_if_tmp_6_0
    );
  IF_ID_regs_imp_instruction_out_6_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(6),
      O => IF_ID_regs_imp_instruction_out_6_FXMUX_20291
    );
  IF_ID_regs_imp_instruction_out_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_1039,
      O => VGA_romAddr_mux0054_9_1039_0
    );
  IF_ID_regs_imp_instruction_out_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_6_CLKINV_20274
    );
  IF_ID_regs_imp_instruction_out_6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_6_CEINV_20273
    );
  VGA_bt_mux0000_1_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_13_20321,
      O => VGA_bt_mux0000_1_13_0
    );
  VGA_bt_mux0000_1_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_892_20313,
      O => VGA_romAddr_mux0054_8_892_0
    );
  VGA_bt_mux0000_1_173_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_173_20186,
      O => VGA_bt_mux0000_1_173_0
    );
  VGA_bt_mux0000_1_173_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_377_20178,
      O => VGA_romAddr_mux0054_8_377_0
    );
  VGA_romAddr_mux0054_6_1512_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1512_20210,
      O => VGA_romAddr_mux0054_6_1512_0
    );
  VGA_romAddr_mux0054_6_1512_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1403,
      O => VGA_romAddr_mux0054_4_1403_0
    );
  VGA_romAddr_mux0054_6_1584_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1584,
      O => VGA_romAddr_mux0054_6_1584_0
    );
  VGA_romAddr_mux0054_6_1584_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_912_20337,
      O => VGA_romAddr_mux0054_9_912_0
    );
  N1401_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1401,
      O => N1401_0
    );
  N1401_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_548_20011,
      O => VGA_romAddr_mux0054_7_548_0
    );
  VGA_bt_not000154_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000154_19946,
      O => VGA_bt_not000154_0
    );
  VGA_bt_not000154_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_767_19937,
      O => VGA_romAddr_mux0054_6_767_0
    );
  VGA_romAddr_mux0054_4_1000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1000_20090,
      O => VGA_romAddr_mux0054_4_1000_0
    );
  VGA_romAddr_mux0054_4_1000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_685_20081,
      O => VGA_romAddr_mux0054_7_685_0
    );
  VGA_romAddr_mux0054_5_1811_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1811_19922,
      O => VGA_romAddr_mux0054_5_1811_0
    );
  VGA_romAddr_mux0054_5_1811_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_605_19914,
      O => VGA_romAddr_mux0054_7_605_0
    );
  VGA_romAddr_cmp_le0024_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0024,
      O => VGA_romAddr_cmp_le0024_0
    );
  VGA_romAddr_cmp_le0024_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_968_20034,
      O => VGA_romAddr_mux0054_6_968_0
    );
  VGA_romAddr_cmp_le0002_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0002,
      O => VGA_romAddr_cmp_le0002_0
    );
  VGA_romAddr_cmp_le0002_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_210_20058,
      O => VGA_romAddr_mux0054_9_210_0
    );
  VGA_romAddr_cmp_le0012_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0012,
      O => VGA_romAddr_cmp_le0012_0
    );
  VGA_romAddr_cmp_le0012_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_303_20130,
      O => VGA_romAddr_mux0054_9_303_0
    );
  VGA_N271_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N271,
      O => VGA_N271_0
    );
  VGA_N271_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_929_20410,
      O => VGA_romAddr_mux0054_9_929_0
    );
  VGA_N429_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N429,
      O => VGA_N429_0
    );
  VGA_N429_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_737_20384,
      O => VGA_romAddr_mux0054_9_737_0
    );
  IF_ID_regs_imp_instruction_out_13_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_13_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out_13_FFY_RST
    );
  IF_ID_regs_imp_instruction_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_13_DYMUX_20903,
      CE => IF_ID_regs_imp_instruction_out_13_CEINV_20899,
      CLK => IF_ID_regs_imp_instruction_out_13_CLKINV_20900,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_13_FFY_RST,
      O => IF_ID_regs_imp_instruction_out(12)
    );
  IF_ID_regs_imp_instruction_out_13_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_13_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out_13_FFX_RST
    );
  IF_ID_regs_imp_instruction_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_13_DXMUX_20912,
      CE => IF_ID_regs_imp_instruction_out_13_CEINV_20899,
      CLK => IF_ID_regs_imp_instruction_out_13_CLKINV_20900,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_13_FFX_RST,
      O => IF_ID_regs_imp_instruction_out(13)
    );
  IF_ID_regs_imp_instruction_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_13_0,
      O => IF_ID_regs_imp_instruction_out_13_DXMUX_20912
    );
  IF_ID_regs_imp_instruction_out_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_12_0,
      O => IF_ID_regs_imp_instruction_out_13_DYMUX_20903
    );
  IF_ID_regs_imp_instruction_out_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_13_SRINVNOT
    );
  IF_ID_regs_imp_instruction_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_13_CLKINV_20900
    );
  IF_ID_regs_imp_instruction_out_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_13_CEINV_20899
    );
  IF_ID_regs_imp_instruction_out_11_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_11_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out_11_FFY_RST
    );
  IF_ID_regs_imp_instruction_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_11_DYMUX_20876,
      CE => IF_ID_regs_imp_instruction_out_11_CEINV_20872,
      CLK => IF_ID_regs_imp_instruction_out_11_CLKINV_20873,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_11_FFY_RST,
      O => IF_ID_regs_imp_instruction_out(10)
    );
  IF_ID_regs_imp_instruction_out_11 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_11_DXMUX_20885,
      CE => IF_ID_regs_imp_instruction_out_11_CEINV_20872,
      CLK => IF_ID_regs_imp_instruction_out_11_CLKINV_20873,
      SET => IF_ID_regs_imp_instruction_out_11_SRINVNOT,
      RST => GND,
      O => IF_ID_regs_imp_instruction_out(11)
    );
  IF_ID_regs_imp_instruction_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(11),
      O => IF_ID_regs_imp_instruction_out_11_DXMUX_20885
    );
  IF_ID_regs_imp_instruction_out_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_10_0,
      O => IF_ID_regs_imp_instruction_out_11_DYMUX_20876
    );
  IF_ID_regs_imp_instruction_out_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_11_SRINVNOT
    );
  IF_ID_regs_imp_instruction_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_11_CLKINV_20873
    );
  IF_ID_regs_imp_instruction_out_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_11_CEINV_20872
    );
  IF_ID_regs_imp_instruction_out_15_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_15_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out_15_FFX_RST
    );
  IF_ID_regs_imp_instruction_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_15_DXMUX_20940,
      CE => IF_ID_regs_imp_instruction_out_15_CEINV_20927,
      CLK => IF_ID_regs_imp_instruction_out_15_CLKINV_20928,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_15_FFX_RST,
      O => IF_ID_regs_imp_instruction_out(15)
    );
  IF_ID_regs_imp_instruction_out_15_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_15_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out_15_FFY_RST
    );
  IF_ID_regs_imp_instruction_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_15_DYMUX_20931,
      CE => IF_ID_regs_imp_instruction_out_15_CEINV_20927,
      CLK => IF_ID_regs_imp_instruction_out_15_CLKINV_20928,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_15_FFY_RST,
      O => IF_ID_regs_imp_instruction_out(14)
    );
  IF_ID_regs_imp_instruction_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(15),
      O => IF_ID_regs_imp_instruction_out_15_DXMUX_20940
    );
  IF_ID_regs_imp_instruction_out_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_14_0,
      O => IF_ID_regs_imp_instruction_out_15_DYMUX_20931
    );
  IF_ID_regs_imp_instruction_out_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_15_SRINVNOT
    );
  IF_ID_regs_imp_instruction_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_15_CLKINV_20928
    );
  IF_ID_regs_imp_instruction_out_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_15_CEINV_20927
    );
  ALU_imp_tmp_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(0),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => ALU_imp_tmp_mux0000(0)
    );
  ALU_imp_tmp_or000021 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(2),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(3),
      ADR3 => VCC,
      O => ALU_imp_tmp_or0003
    );
  ALU_imp_tmp_or0003_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_or0003,
      O => ALU_imp_tmp_or0003_0
    );
  ALU_imp_tmp_or0003_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(0),
      O => ALU_imp_tmp_mux0000_0_0
    );
  VGA_romAddr_cmp_le0033_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0033,
      O => VGA_romAddr_cmp_le0033_0
    );
  VGA_romAddr_cmp_le0033_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_cmp_eq0000112_20471,
      O => DM_imp_Ram1Data_cmp_eq0000112_0
    );
  VGA_romAddr_mux0054_3_1040_SW0 : X_LUT4
    generic map(
      INIT => X"9995"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(4),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(7),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(6),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(5),
      O => N1957
    );
  DM_imp_Ram1Data_cmp_eq0000129 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(9),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(6),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(8),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(7),
      O => DM_imp_Ram1Data_cmp_eq0000129_20495
    );
  N1957_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1957,
      O => N1957_0
    );
  N1957_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_cmp_eq0000129_20495,
      O => DM_imp_Ram1Data_cmp_eq0000129_0
    );
  ALU_imp_tmp_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(2),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => ALU_imp_tmp_mux0000(2)
    );
  ALU_imp_tmp_1_278_SW0 : X_LUT4
    generic map(
      INIT => X"A9A8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => ALU_imp_tmp_addsub0000(1),
      O => N415
    );
  N415_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N415,
      O => N415_0
    );
  ALU_imp_tmp_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(6),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => ALU_imp_tmp_mux0000(6)
    );
  ALU_imp_tmp_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"3336"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_operand1_out(12),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(1),
      O => ALU_imp_tmp_mux0000(12)
    );
  ALU_imp_tmp_15_20 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(2),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(3),
      ADR3 => ID_ALU_regs_imp_op_code_out(0),
      O => ALU_imp_tmp_15_20_20622
    );
  ALU_imp_tmp_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(3),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => ALU_imp_tmp_mux0000(3)
    );
  ALU_imp_tmp_15_20_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_15_20_20622,
      O => ALU_imp_tmp_15_20_0
    );
  ALU_imp_tmp_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(7),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => ALU_imp_tmp_mux0000(7)
    );
  ALU_imp_tmp_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"3336"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_operand1_out(11),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(1),
      O => ALU_imp_tmp_mux0000(11)
    );
  ALU_imp_tmp_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(4),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => ALU_imp_tmp_mux0000(4)
    );
  ALU_imp_tmp_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"3336"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_operand1_out(14),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(1),
      O => ALU_imp_tmp_mux0000(14)
    );
  ALU_imp_tmp_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(5),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => ALU_imp_tmp_mux0000(5)
    );
  ALU_imp_tmp_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"3336"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_operand1_out(13),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(1),
      O => ALU_imp_tmp_mux0000(13)
    );
  DM_imp_rdn1 : X_LUT4
    generic map(
      INIT => X"BFBF"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR1 => N3,
      ADR2 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR3 => VCC,
      O => rdn_OBUF_20526
    );
  DM_imp_Ram1Data_cmp_eq0000155 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => DM_imp_Ram1Data_cmp_eq000014_0,
      ADR1 => DM_imp_Ram1Data_cmp_eq0000112_0,
      ADR2 => DM_imp_Ram1Data_cmp_eq0000129_0,
      ADR3 => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_0,
      O => N3_pack_1
    );
  rdn_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N3_pack_1,
      O => N3
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_10_31 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_N01,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000,
      ADR2 => keyboard_imp_keyboard_drv_obj_N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_N8
    );
  keyboard_imp_keyboard_drv_obj_N8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_N8,
      O => keyboard_imp_keyboard_drv_obj_N8_0
    );
  keyboard_imp_keyboard_drv_obj_N8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_not0001,
      O => keyboard_imp_keyboard_drv_obj_stat_not0001_0
    );
  ALU_imp_tmp_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(8),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => ALU_imp_tmp_mux0000(8)
    );
  ALU_imp_tmp_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"3336"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_operand1_out(10),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(1),
      O => ALU_imp_tmp_mux0000(10)
    );
  keyboard_imp_keyboard_drv_obj_stat_not00011 : X_LUT4
    generic map(
      INIT => X"5D5D"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_N7,
      ADR1 => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_stat_not0001
    );
  structural_hazard_detector_imp_ram2_in_address_13_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(13)
    );
  address_in_to_if_tmp_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(13),
      O => address_in_to_if_tmp_13_0
    );
  address_in_to_if_tmp_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1491,
      O => VGA_N1491_0
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_In_20447,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_DXMUX_20450
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N7_pack_2,
      O => N7
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_CLKINV_20433
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_CEINV_20432
    );
  VGA_Madd_romAddr_add0145_xor_2_111 : X_LUT4
    generic map(
      INIT => X"FDFD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(12),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(13),
      ADR3 => VCC,
      O => VGA_N1491
    );
  VGA_romAddr_cmp_le00281 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(3),
      ADR1 => IF_ID_regs_imp_instruction_out(1),
      ADR2 => IF_ID_regs_imp_instruction_out(2),
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0028
    );
  register_module_imp_decoder_imp_write_back_reg_or000011 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(2),
      ADR1 => IF_ID_regs_imp_instruction_out(3),
      ADR2 => IF_ID_regs_imp_instruction_out(1),
      ADR3 => VCC,
      O => register_module_imp_N64
    );
  VGA_romAddr_cmp_le0028_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0028,
      O => VGA_romAddr_cmp_le0028_0
    );
  VGA_romAddr_cmp_le0028_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N64,
      O => register_module_imp_N64_0
    );
  ALU_imp_tmp_7_33_SW0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(7),
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => N1893
    );
  ALU_imp_tmp_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(1),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => ALU_imp_tmp_mux0000(1)
    );
  N1893_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1893,
      O => N1893_0
    );
  ALU_imp_tmp_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"3336"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_operand1_out(9),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(1),
      O => ALU_imp_tmp_mux0000(9)
    );
  ALU_imp_tmp_cmp_eq00002 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(2),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ID_ALU_regs_imp_op_code_out(3),
      O => ALU_imp_tmp_cmp_eq0000
    );
  VGA_Madd_romAddr_add0161_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => pc_from_if_tmp_9_0,
      ADR1 => pc_from_if_tmp_8_0,
      ADR2 => pc_from_if_tmp_10_0,
      ADR3 => VCC,
      O => VGA_N70
    );
  N915_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N915,
      O => N915_0
    );
  N915_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N70,
      O => VGA_N70_0
    );
  VGA_romAddr_mux0054_5_1906_SW0 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => pc_from_if_tmp_10_0,
      ADR1 => pc_from_if_tmp_8_0,
      ADR2 => pc_from_if_tmp_9_0,
      ADR3 => pc_from_if_tmp_11_0,
      O => N915
    );
  VGA_romAddr_cmp_le00161 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_7_15846,
      ADR1 => register_module_imp_registers_imp_regs_0_5_15844,
      ADR2 => register_module_imp_registers_imp_regs_0_6_15843,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0016
    );
  VGA_romAddr_cmp_le0016_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0016,
      O => VGA_romAddr_cmp_le0016_0
    );
  VGA_romAddr_cmp_le0016_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1813,
      O => N1813_0
    );
  VGA_romAddr_mux0054_6_991_SW2_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_7_15846,
      ADR1 => register_module_imp_registers_imp_regs_0_5_15844,
      ADR2 => register_module_imp_registers_imp_regs_0_6_15843,
      ADR3 => VGA_y(4),
      O => N1813
    );
  VGA_romAddr_mux0054_3_11111 : X_LUT4
    generic map(
      INIT => X"9393"
    )
    port map (
      ADR0 => N339,
      ADR1 => VGA_romAddr_cmp_le0013,
      ADR2 => rst_IBUF_15674,
      ADR3 => VCC,
      O => VGA_N192
    );
  IF_ID_regs_imp_instruction_out_8_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_8_1_FXMUX_20978,
      O => IF_ID_regs_imp_instruction_out_8_1_DXMUX_20979
    );
  IF_ID_regs_imp_instruction_out_8_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_8_1_FXMUX_20978,
      O => instruction_from_if_tmp_8_0
    );
  IF_ID_regs_imp_instruction_out_8_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(8),
      O => IF_ID_regs_imp_instruction_out_8_1_FXMUX_20978
    );
  IF_ID_regs_imp_instruction_out_8_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N192,
      O => VGA_N192_0
    );
  IF_ID_regs_imp_instruction_out_8_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_8_1_CLKINV_20960
    );
  IF_ID_regs_imp_instruction_out_8_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_8_1_CEINV_20959
    );
  register_module_imp_decoder_imp_read_reg_1_3_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_3_5_21552,
      O => register_module_imp_decoder_imp_read_reg_1_3_5_0
    );
  register_module_imp_decoder_imp_read_reg_1_3_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1783,
      O => N1783_0
    );
  VGA_N02_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N02,
      O => VGA_N02_0
    );
  VGA_N02_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N278_pack_1,
      O => VGA_N278
    );
  N60_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N60,
      O => N60_0
    );
  N60_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N429,
      O => N429_0
    );
  N663_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N663,
      O => N663_0
    );
  N663_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N2101,
      O => VGA_N2101_0
    );
  VGA_romAddr_mux0054_4_1219_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1219_21356,
      O => VGA_romAddr_mux0054_4_1219_0
    );
  VGA_romAddr_mux0054_4_1219_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N801,
      O => VGA_N801_0
    );
  keyboard_imp_lock_key_code_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data(3),
      O => keyboard_imp_lock_key_code_3_DXMUX_21467
    );
  keyboard_imp_lock_key_code_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data(2),
      O => keyboard_imp_lock_key_code_3_DYMUX_21458
    );
  keyboard_imp_lock_key_code_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_lock_key_code_3_SRINVNOT
    );
  keyboard_imp_lock_key_code_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_lock_key_code_3_CLKINV_21455
    );
  keyboard_imp_lock_key_code_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code_not0001_0,
      O => keyboard_imp_lock_key_code_3_CEINV_21454
    );
  N1905_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1905,
      O => N1905_0
    );
  N1905_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_11_21204,
      O => VGA_bt_mux0000_1_11_0
    );
  VGA_N94_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N94,
      O => VGA_N94_0
    );
  keyboard_imp_lock_key_code_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data(7),
      O => keyboard_imp_lock_key_code_7_DXMUX_21523
    );
  keyboard_imp_lock_key_code_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data(6),
      O => keyboard_imp_lock_key_code_7_DYMUX_21514
    );
  keyboard_imp_lock_key_code_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_lock_key_code_7_SRINVNOT
    );
  keyboard_imp_lock_key_code_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_lock_key_code_7_CLKINV_21511
    );
  keyboard_imp_lock_key_code_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code_not0001_0,
      O => keyboard_imp_lock_key_code_7_CEINV_21510
    );
  VGA_bt_mux0000_0_129_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_0_129_21308,
      O => VGA_bt_mux0000_0_129_0
    );
  VGA_bt_mux0000_0_129_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_92_21299,
      O => VGA_bt_mux0000_1_92_0
    );
  write_back_data_from_alu_tmp_9_111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_9_111_21284,
      O => write_back_data_from_alu_tmp_9_111_0
    );
  write_back_data_from_alu_tmp_9_111_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_10_111_21276,
      O => write_back_data_from_alu_tmp_10_111_0
    );
  keyboard_imp_lock_key_code_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data(1),
      O => keyboard_imp_lock_key_code_1_DXMUX_21439
    );
  keyboard_imp_lock_key_code_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data(0),
      O => keyboard_imp_lock_key_code_1_DYMUX_21430
    );
  keyboard_imp_lock_key_code_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_lock_key_code_1_SRINVNOT
    );
  keyboard_imp_lock_key_code_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_lock_key_code_1_CLKINV_21427
    );
  keyboard_imp_lock_key_code_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code_not0001_0,
      O => keyboard_imp_lock_key_code_1_CEINV_21426
    );
  keyboard_imp_lock_key_code_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data(5),
      O => keyboard_imp_lock_key_code_5_DXMUX_21495
    );
  keyboard_imp_lock_key_code_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data(4),
      O => keyboard_imp_lock_key_code_5_DYMUX_21486
    );
  keyboard_imp_lock_key_code_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_lock_key_code_5_SRINVNOT
    );
  keyboard_imp_lock_key_code_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_lock_key_code_5_CLKINV_21483
    );
  keyboard_imp_lock_key_code_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code_not0001_0,
      O => keyboard_imp_lock_key_code_5_CEINV_21482
    );
  VGA_romAddr_and0000187_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000187_21416,
      O => VGA_romAddr_and0000187_0
    );
  VGA_romAddr_and0000187_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N419,
      O => VGA_N419_0
    );
  VGA_N433_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N433,
      O => VGA_N433_0
    );
  VGA_N433_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1213,
      O => N1213_0
    );
  VGA_romAddr_mux0054_6_1223_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1223_21332,
      O => VGA_romAddr_mux0054_6_1223_0
    );
  VGA_romAddr_mux0054_3_13111 : X_LUT4
    generic map(
      INIT => X"9393"
    )
    port map (
      ADR0 => N343,
      ADR1 => VGA_romAddr_cmp_le0021,
      ADR2 => rst_IBUF_15674,
      ADR3 => VCC,
      O => VGA_N250
    );
  VGA_N250_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N250,
      O => VGA_N250_0
    );
  instruction_fetch_module_imp_u_Ram2Addr_0_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_0_0,
      ADR3 => address_in_to_if_tmp_0_0,
      O => ram2_addr_0_OBUF_21061
    );
  keyboard_imp_keyboard_drv_obj_last_kclk_and00001 : X_LUT4
    generic map(
      INIT => X"3131"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => rst_IBUF_15674,
      ADR2 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_last_kclk_and0000
    );
  keyboard_imp_keyboard_drv_obj_last_kclk_and00011 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      ADR2 => rst_IBUF_15674,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_last_kclk_and0001
    );
  N1929_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1929,
      O => N1929_0
    );
  N1929_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1787_pack_1,
      O => N1787
    );
  VGA_romAddr_mux0054_3_1219_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1219_21672,
      O => VGA_romAddr_mux0054_3_1219_0
    );
  VGA_romAddr_mux0054_3_1219_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_6_21665,
      O => VGA_romAddr_mux0054_4_6_0
    );
  N649_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N649,
      O => N649_0
    );
  N649_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1338,
      O => N1338_0
    );
  register_module_imp_registers_imp_read_data2_0_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_0_4_21960,
      O => register_module_imp_registers_imp_read_data2_0_4_0
    );
  register_module_imp_registers_imp_read_data2_0_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N893,
      O => N893_0
    );
  N1751_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1751,
      O => N1751_0
    );
  N1751_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_1_mux000045_pack_1,
      O => keyboard_imp_key_value_1_mux000045_16247
    );
  N1753_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1753,
      O => N1753_0
    );
  N1753_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_4_mux0000165_pack_1,
      O => keyboard_imp_key_value_4_mux0000165_16228
    );
  ram1_oe_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N32_pack_1,
      O => N32
    );
  keyboard_imp_key_value_4_mux000060_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_4_mux000060_21816,
      O => keyboard_imp_key_value_4_mux000060_0
    );
  keyboard_imp_key_value_4_mux000060_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_1_mux000022_21809,
      O => keyboard_imp_key_value_1_mux000022_0
    );
  keyboard_imp_keyboard_drv_obj_check_mux000070_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_check_mux000070_21984,
      O => keyboard_imp_keyboard_drv_obj_check_mux000070_0
    );
  keyboard_imp_keyboard_drv_obj_check_mux000070_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_check_mux00007_21977,
      O => keyboard_imp_keyboard_drv_obj_check_mux00007_0
    );
  VGA_romAddr_cmp_le0038_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0038,
      O => VGA_romAddr_cmp_le0038_0
    );
  keyboard_imp_key_value_4_mux0000127_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_4_mux0000127_21696,
      O => keyboard_imp_key_value_4_mux0000127_0
    );
  keyboard_imp_key_value_4_mux0000127_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_4_mux0000115_pack_1,
      O => keyboard_imp_key_value_4_mux0000115_16226
    );
  register_module_imp_registers_imp_regs_1_and0000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_and0000,
      O => register_module_imp_registers_imp_regs_1_and0000_0
    );
  register_module_imp_registers_imp_regs_1_and0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_and0000,
      O => register_module_imp_registers_imp_regs_0_and0000_0
    );
  N1791_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1791,
      O => N1791_0
    );
  N1791_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_mux0001_3_5_pack_1,
      O => ID_ALU_regs_imp_op_code_out_mux0001_3_5_16249
    );
  VGA_N72_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N72,
      O => VGA_N72_0
    );
  keyboard_key_value_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_key_value(4),
      O => keyboard_key_value_4_0
    );
  keyboard_key_value_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_4_mux0000262_pack_1,
      O => keyboard_imp_key_value_4_mux0000262_16233
    );
  VGA_romAddr_mux0054_6_1252_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1252_21624,
      O => VGA_romAddr_mux0054_6_1252_0
    );
  VGA_romAddr_mux0054_6_1252_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0048,
      O => VGA_romAddr_cmp_le0048_0
    );
  ALU_imp_tmp_9_37_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_9_37_22008,
      O => ALU_imp_tmp_9_37_0
    );
  ALU_imp_tmp_9_37_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N10,
      O => ALU_imp_N10_0
    );
  write_back_data_from_alu_tmp_0_83_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_83_22032,
      O => write_back_data_from_alu_tmp_0_83_0
    );
  write_back_data_from_alu_tmp_0_83_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh18114_22025,
      O => ALU_imp_Sh18114_0
    );
  N1057_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1057,
      O => N1057_0
    );
  N1057_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N778,
      O => N778_0
    );
  keyboard_imp_key_value_5_mux0000118_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_5_mux0000118_21888,
      O => keyboard_imp_key_value_5_mux0000118_0
    );
  keyboard_imp_key_value_5_mux0000118_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_1_mux000068_21880,
      O => keyboard_imp_key_value_1_mux000068_0
    );
  write_back_data_from_alu_tmp_12_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_12_5_22629,
      O => write_back_data_from_alu_tmp_12_5_0
    );
  write_back_data_from_alu_tmp_12_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_7_5_22621,
      O => write_back_data_from_alu_tmp_7_5_0
    );
  N212_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N212,
      O => N212_0
    );
  N212_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1334,
      O => N1334_0
    );
  ALU_MEM_regs_imp_write_back_data_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(3),
      O => ALU_MEM_regs_imp_write_back_data_out_3_DXMUX_22587
    );
  ALU_MEM_regs_imp_write_back_data_out_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_3_5_pack_2,
      O => write_back_data_from_alu_tmp_3_5_16361
    );
  ALU_MEM_regs_imp_write_back_data_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_3_CLKINV_22570
    );
  ID_ALU_regs_imp_pc_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(11),
      O => ID_ALU_regs_imp_pc_out_11_DXMUX_22360
    );
  ID_ALU_regs_imp_pc_out_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(10),
      O => ID_ALU_regs_imp_pc_out_11_DYMUX_22352
    );
  ID_ALU_regs_imp_pc_out_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_pc_out_11_SRINVNOT
    );
  ID_ALU_regs_imp_pc_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_pc_out_11_CLKINV_22349
    );
  DM_imp_Ram1Data_cmp_eq000014_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_cmp_eq000014_22128,
      O => DM_imp_Ram1Data_cmp_eq000014_0
    );
  register_module_imp_registers_imp_t_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_t_3_DXMUX_22179
    );
  register_module_imp_registers_imp_t_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_t_3_DYMUX_22170
    );
  register_module_imp_registers_imp_t_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_t_3_SRINVNOT
    );
  register_module_imp_registers_imp_t_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_t_3_CLKINVNOT
    );
  register_module_imp_registers_imp_t_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_t_not0001_0,
      O => register_module_imp_registers_imp_t_3_CEINV_22166
    );
  register_module_imp_registers_imp_t_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_t_7_DXMUX_22247
    );
  register_module_imp_registers_imp_t_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_t_7_DYMUX_22238
    );
  register_module_imp_registers_imp_t_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_t_7_SRINVNOT
    );
  register_module_imp_registers_imp_t_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_t_7_CLKINVNOT
    );
  register_module_imp_registers_imp_t_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_t_not0001_0,
      O => register_module_imp_registers_imp_t_7_CEINV_22234
    );
  ID_ALU_regs_imp_pc_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(13),
      O => ID_ALU_regs_imp_pc_out_13_DXMUX_22408
    );
  ID_ALU_regs_imp_pc_out_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(12),
      O => ID_ALU_regs_imp_pc_out_13_DYMUX_22400
    );
  ID_ALU_regs_imp_pc_out_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_pc_out_13_SRINVNOT
    );
  ID_ALU_regs_imp_pc_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_pc_out_13_CLKINV_22397
    );
  register_module_imp_registers_imp_t_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_t_9_DXMUX_22287
    );
  register_module_imp_registers_imp_t_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_t_9_DYMUX_22278
    );
  register_module_imp_registers_imp_t_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_t_9_SRINVNOT
    );
  register_module_imp_registers_imp_t_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_t_9_CLKINVNOT
    );
  register_module_imp_registers_imp_t_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_t_not0001_0,
      O => register_module_imp_registers_imp_t_9_CEINV_22274
    );
  N1054_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1054,
      O => N1054_0
    );
  N1054_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1045,
      O => N1045_0
    );
  ID_ALU_regs_imp_pc_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(15),
      O => ID_ALU_regs_imp_pc_out_15_DXMUX_22432
    );
  ID_ALU_regs_imp_pc_out_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(14),
      O => ID_ALU_regs_imp_pc_out_15_DYMUX_22424
    );
  ID_ALU_regs_imp_pc_out_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_pc_out_15_SRINVNOT
    );
  ID_ALU_regs_imp_pc_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_pc_out_15_CLKINV_22421
    );
  register_module_imp_registers_imp_t_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_t_5_DXMUX_22219
    );
  register_module_imp_registers_imp_t_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_t_5_DYMUX_22210
    );
  register_module_imp_registers_imp_t_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_t_5_SRINVNOT
    );
  register_module_imp_registers_imp_t_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_t_5_CLKINVNOT
    );
  register_module_imp_registers_imp_t_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_t_not0001_0,
      O => register_module_imp_registers_imp_t_5_CEINV_22206
    );
  register_module_imp_registers_imp_t_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_t_1_DXMUX_22151
    );
  register_module_imp_registers_imp_t_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_t_1_DYMUX_22142
    );
  register_module_imp_registers_imp_t_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_t_1_SRINVNOT
    );
  register_module_imp_registers_imp_t_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_t_1_CLKINVNOT
    );
  register_module_imp_registers_imp_t_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_t_not0001_0,
      O => register_module_imp_registers_imp_t_1_CEINV_22138
    );
  register_module_imp_decoder_imp_write_back_reg_1_190_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_write_back_reg_1_183_pack_1,
      O => register_module_imp_decoder_imp_write_back_reg_1_183_16345
    );
  N1270_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1270,
      O => N1270_0
    );
  N1270_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1425,
      O => N1425_0
    );
  VGA_N1671_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1671,
      O => VGA_N1671_0
    );
  VGA_N1671_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1911,
      O => N1911_0
    );
  write_back_data_from_alu_tmp_9_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_9_5_22532,
      O => write_back_data_from_alu_tmp_9_5_0
    );
  write_back_data_from_alu_tmp_9_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_5_22524,
      O => write_back_data_from_alu_tmp_0_5_0
    );
  write_back_data_from_alu_tmp_8_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_8_5_22556,
      O => write_back_data_from_alu_tmp_8_5_0
    );
  write_back_data_from_alu_tmp_8_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_1_5_22548,
      O => write_back_data_from_alu_tmp_1_5_0
    );
  MEM_WB_regs_imp_write_enable_out_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_reg_write_enable_out_15704,
      O => MEM_WB_regs_imp_write_enable_out_DYMUX_22601
    );
  MEM_WB_regs_imp_write_enable_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_enable_out_CLKINV_22598
    );
  register_module_imp_registers_imp_regs_1_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_regs_1_11_DXMUX_22748
    );
  register_module_imp_registers_imp_regs_1_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_regs_1_11_DYMUX_22739
    );
  register_module_imp_registers_imp_regs_1_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_1_11_SRINVNOT
    );
  register_module_imp_registers_imp_regs_1_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_1_11_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_1_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_and0000_0,
      O => register_module_imp_registers_imp_regs_1_11_CEINV_22735
    );
  register_module_imp_registers_imp_regs_0_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_regs_0_15_DXMUX_22720
    );
  register_module_imp_registers_imp_regs_0_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_regs_0_15_DYMUX_22711
    );
  register_module_imp_registers_imp_regs_0_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_0_15_SRINVNOT
    );
  register_module_imp_registers_imp_regs_0_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_0_15_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_0_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_and0000_0,
      O => register_module_imp_registers_imp_regs_0_15_CEINV_22707
    );
  register_module_imp_registers_imp_regs_1_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_regs_1_13_DXMUX_22775
    );
  register_module_imp_registers_imp_regs_1_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_regs_1_13_DYMUX_22766
    );
  register_module_imp_registers_imp_regs_1_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_1_13_SRINVNOT
    );
  register_module_imp_registers_imp_regs_1_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_1_13_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_1_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_and0000_0,
      O => register_module_imp_registers_imp_regs_1_13_CEINV_22762
    );
  register_module_imp_registers_imp_regs_0_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_regs_0_11_DXMUX_22652
    );
  register_module_imp_registers_imp_regs_0_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_regs_0_11_DYMUX_22643
    );
  register_module_imp_registers_imp_regs_0_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_0_11_SRINVNOT
    );
  register_module_imp_registers_imp_regs_0_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_0_11_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_0_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_and0000_0,
      O => register_module_imp_registers_imp_regs_0_11_CEINV_22639
    );
  register_module_imp_registers_imp_regs_0_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_regs_0_13_DXMUX_22680
    );
  register_module_imp_registers_imp_regs_0_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_regs_0_13_DYMUX_22671
    );
  register_module_imp_registers_imp_regs_0_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_0_13_SRINVNOT
    );
  register_module_imp_registers_imp_regs_0_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_0_13_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_0_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_and0000_0,
      O => register_module_imp_registers_imp_regs_0_13_CEINV_22667
    );
  N1447_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1447,
      O => N1447_0
    );
  IF_ID_regs_imp_pc_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_1_FXMUX_23708,
      O => IF_ID_regs_imp_pc_out_1_DXMUX_23709
    );
  IF_ID_regs_imp_pc_out_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_1_FXMUX_23708,
      O => pc_from_if_tmp_1_0
    );
  IF_ID_regs_imp_pc_out_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(1),
      O => IF_ID_regs_imp_pc_out_1_FXMUX_23708
    );
  IF_ID_regs_imp_pc_out_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N46_pack_1,
      O => N46
    );
  IF_ID_regs_imp_pc_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_1_CLKINV_23691
    );
  IF_ID_regs_imp_pc_out_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_1_CEINV_23690
    );
  register_module_imp_registers_imp_regs_3_and0000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_and0000,
      O => register_module_imp_registers_imp_regs_3_and0000_0
    );
  register_module_imp_registers_imp_regs_3_and0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_and0000,
      O => register_module_imp_registers_imp_regs_2_and0000_0
    );
  ALU_MEM_regs_imp_mem_data_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(5),
      O => ALU_MEM_regs_imp_mem_data_out_5_DXMUX_23551
    );
  ALU_MEM_regs_imp_mem_data_out_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(4),
      O => ALU_MEM_regs_imp_mem_data_out_5_DYMUX_23543
    );
  ALU_MEM_regs_imp_mem_data_out_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_data_out_5_SRINVNOT
    );
  ALU_MEM_regs_imp_mem_data_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_data_out_5_CLKINV_23540
    );
  N1101_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1101,
      O => N1101_0
    );
  N1101_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1661,
      O => VGA_N1661_0
    );
  ALU_imp_Sh105_SW1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(6),
      ADR1 => ID_ALU_regs_imp_operand1_out(7),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N259
    );
  ALU_imp_Sh102_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(5),
      ADR1 => ID_ALU_regs_imp_operand1_out(6),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N264
    );
  N259_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N259,
      O => N259_0
    );
  N259_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N264,
      O => N264_0
    );
  instruction_fetch_module_imp_pc_out_tmp_3_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(3),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(3),
      ADR3 => VCC,
      O => N42_pack_1
    );
  IF_ID_regs_imp_pc_out_3_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_3_FFX_RST
    );
  IF_ID_regs_imp_pc_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_3_DXMUX_23943,
      CE => IF_ID_regs_imp_pc_out_3_CEINV_23924,
      CLK => IF_ID_regs_imp_pc_out_3_CLKINV_23925,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_3_FFX_RST,
      O => IF_ID_regs_imp_pc_out(3)
    );
  instruction_fetch_module_imp_pc_out_tmp_3_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N42,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(3),
      ADR3 => VCC,
      O => pc_from_if_tmp(3)
    );
  IF_ID_regs_imp_pc_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_3_FXMUX_23942,
      O => IF_ID_regs_imp_pc_out_3_DXMUX_23943
    );
  IF_ID_regs_imp_pc_out_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_3_FXMUX_23942,
      O => pc_from_if_tmp_3_0
    );
  IF_ID_regs_imp_pc_out_3_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(3),
      O => IF_ID_regs_imp_pc_out_3_FXMUX_23942
    );
  IF_ID_regs_imp_pc_out_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N42_pack_1,
      O => N42
    );
  IF_ID_regs_imp_pc_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_3_CLKINV_23925
    );
  IF_ID_regs_imp_pc_out_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_3_CEINV_23924
    );
  IF_ID_regs_imp_pc_out_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_2_FXMUX_23847,
      O => IF_ID_regs_imp_pc_out_2_DXMUX_23848
    );
  IF_ID_regs_imp_pc_out_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_2_FXMUX_23847,
      O => pc_from_if_tmp_2_0
    );
  IF_ID_regs_imp_pc_out_2_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(2),
      O => IF_ID_regs_imp_pc_out_2_FXMUX_23847
    );
  IF_ID_regs_imp_pc_out_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N44_pack_1,
      O => N44
    );
  IF_ID_regs_imp_pc_out_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_2_CLKINV_23830
    );
  IF_ID_regs_imp_pc_out_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_2_CEINV_23829
    );
  register_module_imp_registers_imp_ih_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_ih_13_DXMUX_23876
    );
  register_module_imp_registers_imp_ih_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_ih_13_DYMUX_23867
    );
  register_module_imp_registers_imp_ih_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ih_13_SRINVNOT
    );
  register_module_imp_registers_imp_ih_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ih_13_CLKINVNOT
    );
  register_module_imp_registers_imp_ih_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_not0001_0,
      O => register_module_imp_registers_imp_ih_13_CEINV_23863
    );
  ALU_MEM_regs_imp_mem_data_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(1),
      O => ALU_MEM_regs_imp_mem_data_out_1_DXMUX_23503
    );
  ALU_MEM_regs_imp_mem_data_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(0),
      O => ALU_MEM_regs_imp_mem_data_out_1_DYMUX_23495
    );
  ALU_MEM_regs_imp_mem_data_out_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_data_out_1_SRINVNOT
    );
  ALU_MEM_regs_imp_mem_data_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_data_out_1_CLKINV_23492
    );
  ALU_MEM_regs_imp_mem_data_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(7),
      O => ALU_MEM_regs_imp_mem_data_out_7_DXMUX_23575
    );
  ALU_MEM_regs_imp_mem_data_out_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(6),
      O => ALU_MEM_regs_imp_mem_data_out_7_DYMUX_23567
    );
  ALU_MEM_regs_imp_mem_data_out_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_data_out_7_SRINVNOT
    );
  ALU_MEM_regs_imp_mem_data_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_data_out_7_CLKINV_23564
    );
  VGA_N43_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N43,
      O => VGA_N43_0
    );
  VGA_N43_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1621,
      O => VGA_N1621_0
    );
  register_module_imp_registers_imp_ih_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_ih_11_DXMUX_23809
    );
  register_module_imp_registers_imp_ih_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_ih_11_DYMUX_23800
    );
  register_module_imp_registers_imp_ih_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ih_11_SRINVNOT
    );
  register_module_imp_registers_imp_ih_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ih_11_CLKINVNOT
    );
  register_module_imp_registers_imp_ih_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_not0001_0,
      O => register_module_imp_registers_imp_ih_11_CEINV_23796
    );
  keyboard_imp_key_value_2_mux000090_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_2_mux000090_23651,
      O => keyboard_imp_key_value_2_mux000090_0
    );
  keyboard_imp_key_value_2_mux000090_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_2_mux000061_pack_1,
      O => keyboard_imp_key_value_2_mux000061_16463
    );
  keyboard_imp_key_value_3_mux000083_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_3_mux000083_23603,
      O => keyboard_imp_key_value_3_mux000083_0
    );
  keyboard_imp_key_value_3_mux000083_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_2_mux000027_23595,
      O => keyboard_imp_key_value_2_mux000027_0
    );
  ALU_MEM_regs_imp_mem_data_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(3),
      O => ALU_MEM_regs_imp_mem_data_out_3_DXMUX_23527
    );
  ALU_MEM_regs_imp_mem_data_out_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(2),
      O => ALU_MEM_regs_imp_mem_data_out_3_DYMUX_23519
    );
  ALU_MEM_regs_imp_mem_data_out_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_data_out_3_SRINVNOT
    );
  ALU_MEM_regs_imp_mem_data_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_data_out_3_CLKINV_23516
    );
  ALU_MEM_regs_imp_mem_data_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(9),
      O => ALU_MEM_regs_imp_mem_data_out_9_DXMUX_23623
    );
  ALU_MEM_regs_imp_mem_data_out_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out(8),
      O => ALU_MEM_regs_imp_mem_data_out_9_DYMUX_23615
    );
  ALU_MEM_regs_imp_mem_data_out_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_data_out_9_SRINVNOT
    );
  ALU_MEM_regs_imp_mem_data_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_data_out_9_CLKINV_23612
    );
  N1737_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1737,
      O => N1737_0
    );
  N1737_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_2_mux000074_23668,
      O => keyboard_imp_key_value_2_mux000074_0
    );
  register_module_imp_registers_imp_ih_15_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_15_SRINVNOT,
      O => register_module_imp_registers_imp_ih_15_FFY_RST
    );
  register_module_imp_registers_imp_ih_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_15_DYMUX_23895,
      CE => register_module_imp_registers_imp_ih_15_CEINV_23891,
      CLK => register_module_imp_registers_imp_ih_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_15_FFY_RST,
      O => register_module_imp_registers_imp_ih(14)
    );
  register_module_imp_registers_imp_ih_15_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_15_SRINVNOT,
      O => register_module_imp_registers_imp_ih_15_FFX_RST
    );
  register_module_imp_registers_imp_ih_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_15_DXMUX_23904,
      CE => register_module_imp_registers_imp_ih_15_CEINV_23891,
      CLK => register_module_imp_registers_imp_ih_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_15_FFX_RST,
      O => register_module_imp_registers_imp_ih(15)
    );
  register_module_imp_registers_imp_ih_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_ih_15_DXMUX_23904
    );
  register_module_imp_registers_imp_ih_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_ih_15_DYMUX_23895
    );
  register_module_imp_registers_imp_ih_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ih_15_SRINVNOT
    );
  register_module_imp_registers_imp_ih_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ih_15_CLKINVNOT
    );
  register_module_imp_registers_imp_ih_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_not0001_0,
      O => register_module_imp_registers_imp_ih_15_CEINV_23891
    );
  N1841_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1841,
      O => N1841_0
    );
  N1841_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001136_23351,
      O => VGA_bt_not0001136_0
    );
  register_module_imp_registers_imp_N44_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N44,
      O => register_module_imp_registers_imp_N44_0
    );
  register_module_imp_registers_imp_N44_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => bubble_to_id_alu_tmp93_22905,
      O => bubble_to_id_alu_tmp93_0
    );
  register_module_imp_registers_imp_regs_3_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_regs_3_11_DXMUX_22937
    );
  register_module_imp_registers_imp_regs_3_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_regs_3_11_DYMUX_22928
    );
  register_module_imp_registers_imp_regs_3_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_3_11_SRINVNOT
    );
  register_module_imp_registers_imp_regs_3_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_3_11_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_3_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_and0000_0,
      O => register_module_imp_registers_imp_regs_3_11_CEINV_22924
    );
  register_module_imp_registers_imp_regs_5_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_regs_5_11_DXMUX_23105
    );
  register_module_imp_registers_imp_regs_5_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_regs_5_11_DYMUX_23096
    );
  register_module_imp_registers_imp_regs_5_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_5_11_SRINVNOT
    );
  register_module_imp_registers_imp_regs_5_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_5_11_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_5_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_and0000_0,
      O => register_module_imp_registers_imp_regs_5_11_CEINV_23092
    );
  register_module_imp_registers_imp_regs_3_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_regs_3_13_DXMUX_22965
    );
  register_module_imp_registers_imp_regs_3_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_regs_3_13_DYMUX_22956
    );
  register_module_imp_registers_imp_regs_3_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_3_13_SRINVNOT
    );
  register_module_imp_registers_imp_regs_3_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_3_13_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_3_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_and0000_0,
      O => register_module_imp_registers_imp_regs_3_13_CEINV_22952
    );
  register_module_imp_registers_imp_regs_4_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_regs_4_11_DXMUX_23021
    );
  register_module_imp_registers_imp_regs_4_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_regs_4_11_DYMUX_23012
    );
  register_module_imp_registers_imp_regs_4_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_4_11_SRINVNOT
    );
  register_module_imp_registers_imp_regs_4_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_4_11_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_4_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_and0000_0,
      O => register_module_imp_registers_imp_regs_4_11_CEINV_23008
    );
  register_module_imp_registers_imp_regs_6_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_regs_6_11_DXMUX_23189
    );
  register_module_imp_registers_imp_regs_6_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_regs_6_11_DYMUX_23180
    );
  register_module_imp_registers_imp_regs_6_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_6_11_SRINVNOT
    );
  register_module_imp_registers_imp_regs_6_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_6_11_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_6_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_and0000_0,
      O => register_module_imp_registers_imp_regs_6_11_CEINV_23176
    );
  register_module_imp_registers_imp_regs_7_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_regs_7_11_DXMUX_23273
    );
  register_module_imp_registers_imp_regs_7_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_regs_7_11_DYMUX_23264
    );
  register_module_imp_registers_imp_regs_7_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_7_11_SRINVNOT
    );
  register_module_imp_registers_imp_regs_7_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_7_11_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_7_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_and0000_0,
      O => register_module_imp_registers_imp_regs_7_11_CEINV_23260
    );
  register_module_imp_registers_imp_regs_5_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_regs_5_13_DXMUX_23133
    );
  register_module_imp_registers_imp_regs_5_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_regs_5_13_DYMUX_23124
    );
  register_module_imp_registers_imp_regs_5_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_5_13_SRINVNOT
    );
  register_module_imp_registers_imp_regs_5_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_5_13_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_5_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_and0000_0,
      O => register_module_imp_registers_imp_regs_5_13_CEINV_23120
    );
  register_module_imp_registers_imp_regs_1_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_regs_1_15_DXMUX_22802
    );
  register_module_imp_registers_imp_regs_1_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_regs_1_15_DYMUX_22793
    );
  register_module_imp_registers_imp_regs_1_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_1_15_SRINVNOT
    );
  register_module_imp_registers_imp_regs_1_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_1_15_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_1_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_and0000_0,
      O => register_module_imp_registers_imp_regs_1_15_CEINV_22789
    );
  register_module_imp_registers_imp_regs_4_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_regs_4_13_DXMUX_23049
    );
  register_module_imp_registers_imp_regs_4_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_regs_4_13_DYMUX_23040
    );
  register_module_imp_registers_imp_regs_4_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_4_13_SRINVNOT
    );
  register_module_imp_registers_imp_regs_4_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_4_13_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_4_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_and0000_0,
      O => register_module_imp_registers_imp_regs_4_13_CEINV_23036
    );
  register_module_imp_registers_imp_regs_2_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_regs_2_13_DXMUX_22857
    );
  register_module_imp_registers_imp_regs_2_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_regs_2_13_DYMUX_22848
    );
  register_module_imp_registers_imp_regs_2_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_2_13_SRINVNOT
    );
  register_module_imp_registers_imp_regs_2_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_2_13_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_2_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_and0000_0,
      O => register_module_imp_registers_imp_regs_2_13_CEINV_22844
    );
  register_module_imp_registers_imp_regs_4_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_regs_4_15_DXMUX_23077
    );
  register_module_imp_registers_imp_regs_4_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_regs_4_15_DYMUX_23068
    );
  register_module_imp_registers_imp_regs_4_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_4_15_SRINVNOT
    );
  register_module_imp_registers_imp_regs_4_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_4_15_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_4_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_and0000_0,
      O => register_module_imp_registers_imp_regs_4_15_CEINV_23064
    );
  register_module_imp_registers_imp_regs_6_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_regs_6_13_DXMUX_23217
    );
  register_module_imp_registers_imp_regs_6_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_regs_6_13_DYMUX_23208
    );
  register_module_imp_registers_imp_regs_6_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_6_13_SRINVNOT
    );
  register_module_imp_registers_imp_regs_6_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_6_13_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_6_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_and0000_0,
      O => register_module_imp_registers_imp_regs_6_13_CEINV_23204
    );
  register_module_imp_registers_imp_regs_6_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_regs_6_15_DXMUX_23245
    );
  register_module_imp_registers_imp_regs_6_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_regs_6_15_DYMUX_23236
    );
  register_module_imp_registers_imp_regs_6_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_6_15_SRINVNOT
    );
  register_module_imp_registers_imp_regs_6_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_6_15_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_6_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_and0000_0,
      O => register_module_imp_registers_imp_regs_6_15_CEINV_23232
    );
  register_module_imp_registers_imp_regs_7_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_regs_7_13_DXMUX_23301
    );
  register_module_imp_registers_imp_regs_7_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_regs_7_13_DYMUX_23292
    );
  register_module_imp_registers_imp_regs_7_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_7_13_SRINVNOT
    );
  register_module_imp_registers_imp_regs_7_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_7_13_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_7_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_and0000_0,
      O => register_module_imp_registers_imp_regs_7_13_CEINV_23288
    );
  register_module_imp_registers_imp_regs_2_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_regs_2_11_DXMUX_22829
    );
  register_module_imp_registers_imp_regs_2_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_regs_2_11_DYMUX_22820
    );
  register_module_imp_registers_imp_regs_2_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_2_11_SRINVNOT
    );
  register_module_imp_registers_imp_regs_2_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_2_11_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_2_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_and0000_0,
      O => register_module_imp_registers_imp_regs_2_11_CEINV_22816
    );
  register_module_imp_registers_imp_regs_3_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_regs_3_15_DXMUX_22993
    );
  register_module_imp_registers_imp_regs_3_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_regs_3_15_DYMUX_22984
    );
  register_module_imp_registers_imp_regs_3_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_3_15_SRINVNOT
    );
  register_module_imp_registers_imp_regs_3_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_3_15_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_3_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_and0000_0,
      O => register_module_imp_registers_imp_regs_3_15_CEINV_22980
    );
  register_module_imp_registers_imp_regs_7_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_regs_7_15_DXMUX_23329
    );
  register_module_imp_registers_imp_regs_7_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_regs_7_15_DYMUX_23320
    );
  register_module_imp_registers_imp_regs_7_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_7_15_SRINVNOT
    );
  register_module_imp_registers_imp_regs_7_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_7_15_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_7_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_and0000_0,
      O => register_module_imp_registers_imp_regs_7_15_CEINV_23316
    );
  register_module_imp_registers_imp_regs_2_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_regs_2_15_DXMUX_22885
    );
  register_module_imp_registers_imp_regs_2_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_regs_2_15_DYMUX_22876
    );
  register_module_imp_registers_imp_regs_2_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_2_15_SRINVNOT
    );
  register_module_imp_registers_imp_regs_2_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_2_15_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_2_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_and0000_0,
      O => register_module_imp_registers_imp_regs_2_15_CEINV_22872
    );
  register_module_imp_registers_imp_regs_5_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_regs_5_15_DXMUX_23161
    );
  register_module_imp_registers_imp_regs_5_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_regs_5_15_DYMUX_23152
    );
  register_module_imp_registers_imp_regs_5_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_5_15_SRINVNOT
    );
  register_module_imp_registers_imp_regs_5_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_5_15_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_5_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_and0000_0,
      O => register_module_imp_registers_imp_regs_5_15_CEINV_23148
    );
  VGA_romAddr_mux0054_3_1100_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1100_23382,
      O => VGA_romAddr_mux0054_3_1100_0
    );
  VGA_romAddr_mux0054_3_1100_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001246_23375,
      O => VGA_bt_not0001246_0
    );
  ID_ALU_regs_imp_op_code_out_3_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_3_FXMUX_53976,
      O => ID_ALU_regs_imp_op_code_out_3_1_DYMUX_23392
    );
  ID_ALU_regs_imp_op_code_out_3_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_op_code_out_3_1_CLKINV_23389
    );
  keyboard_imp_key_value_2_mux0000131_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_2_mux0000131_23483,
      O => keyboard_imp_key_value_2_mux0000131_0
    );
  keyboard_imp_key_value_2_mux0000131_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_N7,
      O => keyboard_imp_N7_0
    );
  IF_ID_regs_imp_pc_out_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_0_FXMUX_23453,
      O => IF_ID_regs_imp_pc_out_0_DXMUX_23454
    );
  IF_ID_regs_imp_pc_out_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_0_FXMUX_23453,
      O => pc_from_if_tmp_0_0
    );
  IF_ID_regs_imp_pc_out_0_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(0),
      O => IF_ID_regs_imp_pc_out_0_FXMUX_23453
    );
  IF_ID_regs_imp_pc_out_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N50_pack_1,
      O => N50
    );
  IF_ID_regs_imp_pc_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_0_CLKINV_23436
    );
  IF_ID_regs_imp_pc_out_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_0_CEINV_23435
    );
  VGA_N2271_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N2271,
      O => VGA_N2271_0
    );
  VGA_N2271_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1741_25080,
      O => VGA_romAddr_mux0054_6_1741_0
    );
  VGA_romAddr_mux0054_4_1476_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1476_24797,
      O => VGA_romAddr_mux0054_4_1476_0
    );
  VGA_romAddr_mux0054_4_1476_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1396_24789,
      O => VGA_romAddr_mux0054_4_1396_0
    );
  VGA_romAddr_cmp_le0034_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0034,
      O => VGA_romAddr_cmp_le0034_0
    );
  VGA_romAddr_cmp_le0034_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1361_24885,
      O => VGA_romAddr_mux0054_5_1361_0
    );
  VGA_romAddr_mux0054_4_1345_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1345_24725,
      O => VGA_romAddr_mux0054_4_1345_0
    );
  VGA_romAddr_mux0054_4_1345_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1273_pack_1,
      O => VGA_romAddr_mux0054_4_1273_16575
    );
  VGA_bt_and0006_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0006,
      O => VGA_bt_and0006_0
    );
  VGA_bt_and0006_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N425,
      O => VGA_N425_0
    );
  N582_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N582,
      O => N582_0
    );
  N582_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1467_24934,
      O => VGA_romAddr_mux0054_5_1467_0
    );
  VGA_N284_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N284,
      O => VGA_N284_0
    );
  VGA_N284_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1457_24741,
      O => VGA_romAddr_mux0054_4_1457_0
    );
  N52_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N52,
      O => N52_0
    );
  N52_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N307,
      O => VGA_N307_0
    );
  ID_forward_IF_regs_imp_stall_inv_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv,
      O => ID_forward_IF_regs_imp_stall_inv_0
    );
  ID_forward_IF_regs_imp_stall_inv_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => is_structural_hazard_to_if_tmp,
      O => is_structural_hazard_to_if_tmp_0
    );
  VGA_N162_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N162,
      O => VGA_N162_0
    );
  VGA_N162_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N249,
      O => VGA_N249_0
    );
  N1268_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1268,
      O => N1268_0
    );
  N1268_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1227_24838,
      O => VGA_romAddr_mux0054_5_1227_0
    );
  N674_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N674,
      O => N674_0
    );
  N674_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu
    );
  VGA_romAddr_mux0054_6_1702_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1702_24821,
      O => VGA_romAddr_mux0054_6_1702_0
    );
  VGA_romAddr_mux0054_6_1702_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1495_24813,
      O => VGA_romAddr_mux0054_4_1495_0
    );
  IF_ID_regs_imp_instruction_out_10_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_10_1_FXMUX_25010,
      O => IF_ID_regs_imp_instruction_out_10_1_DXMUX_25011
    );
  IF_ID_regs_imp_instruction_out_10_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_10_1_FXMUX_25010,
      O => instruction_from_if_tmp_10_0
    );
  IF_ID_regs_imp_instruction_out_10_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(10),
      O => IF_ID_regs_imp_instruction_out_10_1_FXMUX_25010
    );
  IF_ID_regs_imp_instruction_out_10_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N265,
      O => VGA_N265_0
    );
  IF_ID_regs_imp_instruction_out_10_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_10_1_CLKINV_24993
    );
  IF_ID_regs_imp_instruction_out_10_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_10_1_CEINV_24992
    );
  VGA_romAddr_cmp_le0017_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0017,
      O => VGA_romAddr_cmp_le0017_0
    );
  VGA_romAddr_cmp_le0017_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1093_25032,
      O => VGA_romAddr_mux0054_6_1093_0
    );
  VGA_romAddr_mux0054_5_1948_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1948_24977,
      O => VGA_romAddr_mux0054_5_1948_0
    );
  VGA_romAddr_mux0054_6_1076_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1076_24869,
      O => VGA_romAddr_mux0054_6_1076_0
    );
  VGA_romAddr_mux0054_6_1076_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1181_24861,
      O => VGA_romAddr_mux0054_5_1181_0
    );
  N1225_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1225,
      O => N1225_0
    );
  N1225_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N248_pack_1,
      O => VGA_N248
    );
  VGA_N336_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N336,
      O => VGA_N336_0
    );
  VGA_N336_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N434,
      O => VGA_N434_0
    );
  VGA_romAddr_mux0054_4_1248_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1248_24629,
      O => VGA_romAddr_mux0054_4_1248_0
    );
  VGA_romAddr_mux0054_4_1248_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1230_pack_1,
      O => VGA_romAddr_mux0054_4_1230_16566
    );
  register_module_imp_registers_imp_ra_11_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_11_SRINVNOT,
      O => register_module_imp_registers_imp_ra_11_FFY_RST
    );
  register_module_imp_registers_imp_ra_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_11_DYMUX_24049,
      CE => register_module_imp_registers_imp_ra_11_CEINV_24045,
      CLK => register_module_imp_registers_imp_ra_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_11_FFY_RST,
      O => register_module_imp_registers_imp_ra(10)
    );
  register_module_imp_registers_imp_ra_11_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_11_SRINVNOT,
      O => register_module_imp_registers_imp_ra_11_FFX_RST
    );
  register_module_imp_registers_imp_ra_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_11_DXMUX_24058,
      CE => register_module_imp_registers_imp_ra_11_CEINV_24045,
      CLK => register_module_imp_registers_imp_ra_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_11_FFX_RST,
      O => register_module_imp_registers_imp_ra(11)
    );
  register_module_imp_registers_imp_ra_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_ra_11_DXMUX_24058
    );
  register_module_imp_registers_imp_ra_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_ra_11_DYMUX_24049
    );
  register_module_imp_registers_imp_ra_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ra_11_SRINVNOT
    );
  register_module_imp_registers_imp_ra_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ra_11_CLKINVNOT
    );
  register_module_imp_registers_imp_ra_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_not0001_0,
      O => register_module_imp_registers_imp_ra_11_CEINV_24045
    );
  instruction_fetch_module_imp_pc_out_tmp_9_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(9),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(9),
      ADR3 => VCC,
      O => N18_pack_1
    );
  instruction_fetch_module_imp_pc_out_tmp_9_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N18,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(9),
      ADR3 => VCC,
      O => pc_from_if_tmp(9)
    );
  IF_ID_regs_imp_pc_out_9_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_9_FFX_RST
    );
  IF_ID_regs_imp_pc_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_9_DXMUX_24385,
      CE => IF_ID_regs_imp_pc_out_9_CEINV_24366,
      CLK => IF_ID_regs_imp_pc_out_9_CLKINV_24367,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_9_FFX_RST,
      O => IF_ID_regs_imp_pc_out(9)
    );
  IF_ID_regs_imp_pc_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_9_FXMUX_24384,
      O => IF_ID_regs_imp_pc_out_9_DXMUX_24385
    );
  IF_ID_regs_imp_pc_out_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_9_FXMUX_24384,
      O => pc_from_if_tmp_9_0
    );
  IF_ID_regs_imp_pc_out_9_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(9),
      O => IF_ID_regs_imp_pc_out_9_FXMUX_24384
    );
  IF_ID_regs_imp_pc_out_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N18_pack_1,
      O => N18
    );
  IF_ID_regs_imp_pc_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_9_CLKINV_24367
    );
  IF_ID_regs_imp_pc_out_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_9_CEINV_24366
    );
  register_module_imp_registers_imp_ra_15_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_15_SRINVNOT,
      O => register_module_imp_registers_imp_ra_15_FFY_RST
    );
  register_module_imp_registers_imp_ra_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_15_DYMUX_24105,
      CE => register_module_imp_registers_imp_ra_15_CEINV_24101,
      CLK => register_module_imp_registers_imp_ra_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_15_FFY_RST,
      O => register_module_imp_registers_imp_ra(14)
    );
  register_module_imp_registers_imp_ra_15_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_15_SRINVNOT,
      O => register_module_imp_registers_imp_ra_15_FFX_RST
    );
  register_module_imp_registers_imp_ra_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_15_DXMUX_24114,
      CE => register_module_imp_registers_imp_ra_15_CEINV_24101,
      CLK => register_module_imp_registers_imp_ra_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_15_FFX_RST,
      O => register_module_imp_registers_imp_ra(15)
    );
  register_module_imp_registers_imp_ra_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_ra_15_DXMUX_24114
    );
  register_module_imp_registers_imp_ra_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_ra_15_DYMUX_24105
    );
  register_module_imp_registers_imp_ra_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ra_15_SRINVNOT
    );
  register_module_imp_registers_imp_ra_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ra_15_CLKINVNOT
    );
  register_module_imp_registers_imp_ra_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_not0001_0,
      O => register_module_imp_registers_imp_ra_15_CEINV_24101
    );
  register_module_imp_registers_imp_ra_13_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_13_SRINVNOT,
      O => register_module_imp_registers_imp_ra_13_FFY_RST
    );
  register_module_imp_registers_imp_ra_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_13_DYMUX_24077,
      CE => register_module_imp_registers_imp_ra_13_CEINV_24073,
      CLK => register_module_imp_registers_imp_ra_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_13_FFY_RST,
      O => register_module_imp_registers_imp_ra(12)
    );
  register_module_imp_registers_imp_ra_13_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_13_SRINVNOT,
      O => register_module_imp_registers_imp_ra_13_FFX_RST
    );
  register_module_imp_registers_imp_ra_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_13_DXMUX_24086,
      CE => register_module_imp_registers_imp_ra_13_CEINV_24073,
      CLK => register_module_imp_registers_imp_ra_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_13_FFX_RST,
      O => register_module_imp_registers_imp_ra(13)
    );
  register_module_imp_registers_imp_ra_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_ra_13_DXMUX_24086
    );
  register_module_imp_registers_imp_ra_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_ra_13_DYMUX_24077
    );
  register_module_imp_registers_imp_ra_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ra_13_SRINVNOT
    );
  register_module_imp_registers_imp_ra_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ra_13_CLKINVNOT
    );
  register_module_imp_registers_imp_ra_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_not0001_0,
      O => register_module_imp_registers_imp_ra_13_CEINV_24073
    );
  VGA_N308_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N308,
      O => VGA_N308_0
    );
  VGA_N308_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1131_24461,
      O => VGA_romAddr_mux0054_3_1131_0
    );
  IF_ID_regs_imp_pc_out_5_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_5_FFX_RST
    );
  IF_ID_regs_imp_pc_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_5_DXMUX_24153,
      CE => IF_ID_regs_imp_pc_out_5_CEINV_24134,
      CLK => IF_ID_regs_imp_pc_out_5_CLKINV_24135,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_5_FFX_RST,
      O => IF_ID_regs_imp_pc_out(5)
    );
  instruction_fetch_module_imp_pc_out_tmp_5_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(5),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(5),
      ADR3 => VCC,
      O => N38_pack_1
    );
  instruction_fetch_module_imp_pc_out_tmp_5_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N38,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(5),
      ADR3 => VCC,
      O => pc_from_if_tmp(5)
    );
  IF_ID_regs_imp_pc_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_5_FXMUX_24152,
      O => IF_ID_regs_imp_pc_out_5_DXMUX_24153
    );
  IF_ID_regs_imp_pc_out_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_5_FXMUX_24152,
      O => pc_from_if_tmp_5_0
    );
  IF_ID_regs_imp_pc_out_5_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(5),
      O => IF_ID_regs_imp_pc_out_5_FXMUX_24152
    );
  IF_ID_regs_imp_pc_out_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N38_pack_1,
      O => N38
    );
  IF_ID_regs_imp_pc_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_5_CLKINV_24135
    );
  IF_ID_regs_imp_pc_out_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_5_CEINV_24134
    );
  IF_ID_regs_imp_pc_out_6_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_6_FFX_RST
    );
  IF_ID_regs_imp_pc_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_6_DXMUX_24192,
      CE => IF_ID_regs_imp_pc_out_6_CEINV_24173,
      CLK => IF_ID_regs_imp_pc_out_6_CLKINV_24174,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_6_FFX_RST,
      O => IF_ID_regs_imp_pc_out(6)
    );
  instruction_fetch_module_imp_pc_out_tmp_6_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N36,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(6),
      ADR3 => VCC,
      O => pc_from_if_tmp(6)
    );
  instruction_fetch_module_imp_pc_out_tmp_6_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(6),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(6),
      ADR3 => VCC,
      O => N36_pack_1
    );
  IF_ID_regs_imp_pc_out_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_6_FXMUX_24191,
      O => IF_ID_regs_imp_pc_out_6_DXMUX_24192
    );
  IF_ID_regs_imp_pc_out_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_6_FXMUX_24191,
      O => pc_from_if_tmp_6_0
    );
  IF_ID_regs_imp_pc_out_6_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(6),
      O => IF_ID_regs_imp_pc_out_6_FXMUX_24191
    );
  IF_ID_regs_imp_pc_out_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N36_pack_1,
      O => N36
    );
  IF_ID_regs_imp_pc_out_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_6_CLKINV_24174
    );
  IF_ID_regs_imp_pc_out_6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_6_CEINV_24173
    );
  register_module_imp_registers_imp_sp_11_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_11_SRINVNOT,
      O => register_module_imp_registers_imp_sp_11_FFX_RST
    );
  register_module_imp_registers_imp_sp_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_11_DXMUX_24346,
      CE => register_module_imp_registers_imp_sp_11_CEINV_24333,
      CLK => register_module_imp_registers_imp_sp_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_11_FFX_RST,
      O => register_module_imp_registers_imp_sp(11)
    );
  register_module_imp_registers_imp_sp_11_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_11_SRINVNOT,
      O => register_module_imp_registers_imp_sp_11_FFY_RST
    );
  register_module_imp_registers_imp_sp_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_11_DYMUX_24337,
      CE => register_module_imp_registers_imp_sp_11_CEINV_24333,
      CLK => register_module_imp_registers_imp_sp_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_11_FFY_RST,
      O => register_module_imp_registers_imp_sp(10)
    );
  register_module_imp_registers_imp_sp_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_sp_11_DXMUX_24346
    );
  register_module_imp_registers_imp_sp_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_sp_11_DYMUX_24337
    );
  register_module_imp_registers_imp_sp_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_sp_11_SRINVNOT
    );
  register_module_imp_registers_imp_sp_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_sp_11_CLKINVNOT
    );
  register_module_imp_registers_imp_sp_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_not0001_0,
      O => register_module_imp_registers_imp_sp_11_CEINV_24333
    );
  Mrom_disp1111 : X_LUT4
    generic map(
      INIT => X"A6EF"
    )
    port map (
      ADR0 => pc_from_if_tmp_3_0,
      ADR1 => pc_from_if_tmp_2_0,
      ADR2 => pc_from_if_tmp_1_0,
      ADR3 => pc_from_if_tmp_0_0,
      O => disp1_1_OBUF_24316
    );
  Mrom_disp131 : X_LUT4
    generic map(
      INIT => X"67D9"
    )
    port map (
      ADR0 => pc_from_if_tmp_0_0,
      ADR1 => pc_from_if_tmp_2_0,
      ADR2 => pc_from_if_tmp_3_0,
      ADR3 => pc_from_if_tmp_1_0,
      O => disp1_3_OBUF_24323
    );
  IF_ID_regs_imp_pc_out_8_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_8_FFX_RST
    );
  IF_ID_regs_imp_pc_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_8_DXMUX_24294,
      CE => IF_ID_regs_imp_pc_out_8_CEINV_24275,
      CLK => IF_ID_regs_imp_pc_out_8_CLKINV_24276,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_8_FFX_RST,
      O => IF_ID_regs_imp_pc_out(8)
    );
  instruction_fetch_module_imp_pc_out_tmp_8_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N321,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(8),
      ADR3 => VCC,
      O => pc_from_if_tmp(8)
    );
  instruction_fetch_module_imp_pc_out_tmp_8_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(8),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(8),
      ADR3 => VCC,
      O => N321_pack_1
    );
  IF_ID_regs_imp_pc_out_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_8_FXMUX_24293,
      O => IF_ID_regs_imp_pc_out_8_DXMUX_24294
    );
  IF_ID_regs_imp_pc_out_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_8_FXMUX_24293,
      O => pc_from_if_tmp_8_0
    );
  IF_ID_regs_imp_pc_out_8_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(8),
      O => IF_ID_regs_imp_pc_out_8_FXMUX_24293
    );
  IF_ID_regs_imp_pc_out_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N321_pack_1,
      O => N321
    );
  IF_ID_regs_imp_pc_out_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_8_CLKINV_24276
    );
  IF_ID_regs_imp_pc_out_8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_8_CEINV_24275
    );
  VGA_romAddr_mux0054_9_1141 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => VGA_bt_and0151_0,
      ADR1 => VGA_bt_and0150,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N308
    );
  instruction_fetch_module_imp_pc_out_tmp_7_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(7),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(7),
      ADR3 => VCC,
      O => N34_pack_1
    );
  IF_ID_regs_imp_pc_out_7_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_7_FFX_RST
    );
  IF_ID_regs_imp_pc_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_7_DXMUX_24255,
      CE => IF_ID_regs_imp_pc_out_7_CEINV_24236,
      CLK => IF_ID_regs_imp_pc_out_7_CLKINV_24237,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_7_FFX_RST,
      O => IF_ID_regs_imp_pc_out(7)
    );
  instruction_fetch_module_imp_pc_out_tmp_7_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N34,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(7),
      ADR3 => VCC,
      O => pc_from_if_tmp(7)
    );
  IF_ID_regs_imp_pc_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_7_FXMUX_24254,
      O => IF_ID_regs_imp_pc_out_7_DXMUX_24255
    );
  IF_ID_regs_imp_pc_out_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_7_FXMUX_24254,
      O => pc_from_if_tmp_7_0
    );
  IF_ID_regs_imp_pc_out_7_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(7),
      O => IF_ID_regs_imp_pc_out_7_FXMUX_24254
    );
  IF_ID_regs_imp_pc_out_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N34_pack_1,
      O => N34
    );
  IF_ID_regs_imp_pc_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_7_CLKINV_24237
    );
  IF_ID_regs_imp_pc_out_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_7_CEINV_24236
    );
  IF_ID_regs_imp_pc_out_4_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_4_FFX_RST
    );
  IF_ID_regs_imp_pc_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_4_DXMUX_24006,
      CE => IF_ID_regs_imp_pc_out_4_CEINV_23987,
      CLK => IF_ID_regs_imp_pc_out_4_CLKINV_23988,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_4_FFX_RST,
      O => IF_ID_regs_imp_pc_out(4)
    );
  instruction_fetch_module_imp_pc_out_tmp_4_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(4),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(4),
      ADR3 => VCC,
      O => N40_pack_1
    );
  instruction_fetch_module_imp_pc_out_tmp_4_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N40,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(4),
      ADR3 => VCC,
      O => pc_from_if_tmp(4)
    );
  IF_ID_regs_imp_pc_out_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_4_FXMUX_24005,
      O => IF_ID_regs_imp_pc_out_4_DXMUX_24006
    );
  IF_ID_regs_imp_pc_out_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_4_FXMUX_24005,
      O => pc_from_if_tmp_4_0
    );
  IF_ID_regs_imp_pc_out_4_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(4),
      O => IF_ID_regs_imp_pc_out_4_FXMUX_24005
    );
  IF_ID_regs_imp_pc_out_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N40_pack_1,
      O => N40
    );
  IF_ID_regs_imp_pc_out_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_4_CLKINV_23988
    );
  IF_ID_regs_imp_pc_out_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_4_CEINV_23987
    );
  VGA_bt_not000124_SW2 : X_LUT4
    generic map(
      INIT => X"A080"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(5),
      ADR3 => VGA_N437,
      O => N1363
    );
  VGA_bt_and0142_SW1 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_x(5),
      ADR2 => VGA_x(4),
      ADR3 => VGA_x(7),
      O => N584
    );
  N1363_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1363,
      O => N1363_0
    );
  N1363_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N584,
      O => N584_0
    );
  register_module_imp_registers_imp_sp_13_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_13_SRINVNOT,
      O => register_module_imp_registers_imp_sp_13_FFX_RST
    );
  register_module_imp_registers_imp_sp_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_13_DXMUX_24413,
      CE => register_module_imp_registers_imp_sp_13_CEINV_24400,
      CLK => register_module_imp_registers_imp_sp_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_13_FFX_RST,
      O => register_module_imp_registers_imp_sp(13)
    );
  register_module_imp_registers_imp_sp_13_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_13_SRINVNOT,
      O => register_module_imp_registers_imp_sp_13_FFY_RST
    );
  register_module_imp_registers_imp_sp_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_13_DYMUX_24404,
      CE => register_module_imp_registers_imp_sp_13_CEINV_24400,
      CLK => register_module_imp_registers_imp_sp_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_13_FFY_RST,
      O => register_module_imp_registers_imp_sp(12)
    );
  register_module_imp_registers_imp_sp_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_sp_13_DXMUX_24413
    );
  register_module_imp_registers_imp_sp_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_sp_13_DYMUX_24404
    );
  register_module_imp_registers_imp_sp_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_sp_13_SRINVNOT
    );
  register_module_imp_registers_imp_sp_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_sp_13_CLKINVNOT
    );
  register_module_imp_registers_imp_sp_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_not0001_0,
      O => register_module_imp_registers_imp_sp_13_CEINV_24400
    );
  register_module_imp_registers_imp_sp_15_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_15_SRINVNOT,
      O => register_module_imp_registers_imp_sp_15_FFX_RST
    );
  register_module_imp_registers_imp_sp_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_15_DXMUX_24441,
      CE => register_module_imp_registers_imp_sp_15_CEINV_24428,
      CLK => register_module_imp_registers_imp_sp_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_15_FFX_RST,
      O => register_module_imp_registers_imp_sp(15)
    );
  register_module_imp_registers_imp_sp_15_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_15_SRINVNOT,
      O => register_module_imp_registers_imp_sp_15_FFY_RST
    );
  register_module_imp_registers_imp_sp_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_15_DYMUX_24432,
      CE => register_module_imp_registers_imp_sp_15_CEINV_24428,
      CLK => register_module_imp_registers_imp_sp_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_15_FFY_RST,
      O => register_module_imp_registers_imp_sp(14)
    );
  register_module_imp_registers_imp_sp_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_sp_15_DXMUX_24441
    );
  register_module_imp_registers_imp_sp_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_sp_15_DYMUX_24432
    );
  register_module_imp_registers_imp_sp_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_sp_15_SRINVNOT
    );
  register_module_imp_registers_imp_sp_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_sp_15_CLKINVNOT
    );
  register_module_imp_registers_imp_sp_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_not0001_0,
      O => register_module_imp_registers_imp_sp_15_CEINV_24428
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_or00001 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR3 => VCC,
      O => is_hazard_1_to_id_tmp_pack_1
    );
  VGA_romAddr_mux0054_3_717 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => is_hazard_1_to_id_tmp,
      ADR1 => VGA_bt_and0006_0,
      ADR2 => VGA_bt_and01441_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_3_717_24221
    );
  VGA_romAddr_mux0054_3_717_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_717_24221,
      O => VGA_romAddr_mux0054_3_717_0
    );
  VGA_romAddr_mux0054_3_717_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => is_hazard_1_to_id_tmp_pack_1,
      O => is_hazard_1_to_id_tmp
    );
  IF_ID_regs_imp_instruction_out_12_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_12_1_FXMUX_24599,
      O => IF_ID_regs_imp_instruction_out_12_1_DXMUX_24600
    );
  IF_ID_regs_imp_instruction_out_12_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_12_1_FXMUX_24599,
      O => instruction_from_if_tmp_12_0
    );
  IF_ID_regs_imp_instruction_out_12_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(12),
      O => IF_ID_regs_imp_instruction_out_12_1_FXMUX_24599
    );
  IF_ID_regs_imp_instruction_out_12_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N252,
      O => VGA_N252_0
    );
  IF_ID_regs_imp_instruction_out_12_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_12_1_CLKINV_24582
    );
  IF_ID_regs_imp_instruction_out_12_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_12_1_CEINV_24581
    );
  VGA_romAddr_mux0054_5_1513_SW1 : X_LUT4
    generic map(
      INIT => X"FBFB"
    )
    port map (
      ADR0 => N774_0,
      ADR1 => VGA_bt_and0151_0,
      ADR2 => VGA_bt_and0150,
      ADR3 => VCC,
      O => N953
    );
  N953_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N953,
      O => N953_0
    );
  N953_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1213_24486,
      O => VGA_romAddr_mux0054_3_1213_0
    );
  VGA_romAddr_mux0054_6_991_SW0 : X_LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_968_0,
      ADR1 => VGA_y(4),
      ADR2 => VGA_N278,
      ADR3 => VGA_bt_and01451_0,
      O => N890
    );
  N890_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N890,
      O => N890_0
    );
  N890_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1442_24535,
      O => VGA_romAddr_mux0054_3_1442_0
    );
  VGA_romAddr_mux0054_3_1442 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_bt_and0147,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_3_1442_24535
    );
  VGA_romAddr_mux0054_5_1455_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1455_24566,
      O => VGA_romAddr_mux0054_5_1455_0
    );
  VGA_romAddr_mux0054_5_1455_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1283_24559,
      O => VGA_romAddr_mux0054_3_1283_0
    );
  VGA_romAddr_mux0054_3_1311 : X_LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(0),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(3),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(1),
      ADR3 => ALU_MEM_regs_imp_mem_data_out(2),
      O => VGA_romAddr_mux0054_3_1311_24511
    );
  VGA_romAddr_mux0054_5_1421 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(2),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(1),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(0),
      ADR3 => ALU_MEM_regs_imp_mem_data_out(3),
      O => VGA_romAddr_mux0054_5_1421_24518
    );
  VGA_romAddr_mux0054_5_1421_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1421_24518,
      O => VGA_romAddr_mux0054_5_1421_0
    );
  VGA_romAddr_mux0054_5_1421_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1311_24511,
      O => VGA_romAddr_mux0054_3_1311_0
    );
  VGA_romAddr_mux0054_3_1213 : X_LUT4
    generic map(
      INIT => X"0082"
    )
    port map (
      ADR0 => VGA_bt_and0004_0,
      ADR1 => instruction_from_if_tmp(0),
      ADR2 => VGA_romAddr_cmp_le0029,
      ADR3 => VGA_bt_and0151_0,
      O => VGA_romAddr_mux0054_3_1213_24486
    );
  VGA_romAddr_mux0054_3_1131 : X_LUT4
    generic map(
      INIT => X"AA0C"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_1123_0,
      ADR1 => VGA_romAddr_mux0054_3_1109,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_3_1131_24461
    );
  VGA_romAddr_mux0054_3_1283 : X_LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(8),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(11),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(9),
      ADR3 => ALU_MEM_regs_imp_mem_data_out(10),
      O => VGA_romAddr_mux0054_3_1283_24559
    );
  keyboard_imp_key_value_1_mux0000211_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_1_mux0000211_25946,
      O => keyboard_imp_key_value_1_mux0000211_0
    );
  keyboard_imp_key_value_1_mux0000211_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_3_mux000076_25939,
      O => keyboard_imp_key_value_3_mux000076_0
    );
  register_module_imp_registers_imp_read_data1_0_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_9_26114,
      O => register_module_imp_registers_imp_read_data1_0_9_0
    );
  register_module_imp_registers_imp_read_data1_0_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_13_9_26107,
      O => register_module_imp_registers_imp_read_data1_13_9_0
    );
  keyboard_imp_keyboard_drv_obj_paral_data_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data(3),
      O => keyboard_imp_keyboard_drv_obj_paral_data_3_DXMUX_25813
    );
  keyboard_imp_keyboard_drv_obj_paral_data_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data(2),
      O => keyboard_imp_keyboard_drv_obj_paral_data_3_DYMUX_25804
    );
  keyboard_imp_keyboard_drv_obj_paral_data_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_paral_data_3_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_paral_data_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_paral_data_3_CLKINV_25801
    );
  keyboard_imp_keyboard_drv_obj_paral_data_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_paral_data_3_CEINV_25800
    );
  register_module_imp_registers_imp_read_data1_9_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_9_9_26162,
      O => register_module_imp_registers_imp_read_data1_9_9_0
    );
  register_module_imp_registers_imp_read_data1_9_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_15_9_26155,
      O => register_module_imp_registers_imp_read_data1_15_9_0
    );
  keyboard_imp_keyboard_drv_obj_paral_data_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data(5),
      O => keyboard_imp_keyboard_drv_obj_paral_data_5_DXMUX_25841
    );
  keyboard_imp_keyboard_drv_obj_paral_data_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data(4),
      O => keyboard_imp_keyboard_drv_obj_paral_data_5_DYMUX_25832
    );
  keyboard_imp_keyboard_drv_obj_paral_data_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_paral_data_5_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_paral_data_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_paral_data_5_CLKINV_25829
    );
  keyboard_imp_keyboard_drv_obj_paral_data_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_paral_data_5_CEINV_25828
    );
  register_module_imp_registers_imp_read_data1_12_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_12_1_25994,
      O => register_module_imp_registers_imp_read_data1_12_1_0
    );
  register_module_imp_registers_imp_read_data1_12_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_11_1_25985,
      O => register_module_imp_registers_imp_read_data1_11_1_0
    );
  VGA_N3061_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N3061,
      O => VGA_N3061_0
    );
  VGA_N3061_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and01511_pack_1,
      O => VGA_bt_and01511_16688
    );
  DM_imp_Ram1Data_not0001_inv_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv,
      O => DM_imp_Ram1Data_not0001_inv_0
    );
  ALU_MEM_regs_imp_write_back_reg_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out(1),
      O => ALU_MEM_regs_imp_write_back_reg_out_1_DXMUX_26062
    );
  ALU_MEM_regs_imp_write_back_reg_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out(0),
      O => ALU_MEM_regs_imp_write_back_reg_out_1_DYMUX_26054
    );
  ALU_MEM_regs_imp_write_back_reg_out_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_reg_out_1_SRINVNOT
    );
  ALU_MEM_regs_imp_write_back_reg_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_reg_out_1_CLKINV_26051
    );
  ALU_MEM_regs_imp_write_back_reg_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out(3),
      O => ALU_MEM_regs_imp_write_back_reg_out_3_DXMUX_26086
    );
  ALU_MEM_regs_imp_write_back_reg_out_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out(2),
      O => ALU_MEM_regs_imp_write_back_reg_out_3_DYMUX_26078
    );
  ALU_MEM_regs_imp_write_back_reg_out_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_reg_out_3_SRINVNOT
    );
  ALU_MEM_regs_imp_write_back_reg_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_reg_out_3_CLKINV_26075
    );
  register_module_imp_registers_imp_ra_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_not0001,
      O => register_module_imp_registers_imp_ra_not0001_0
    );
  register_module_imp_registers_imp_ra_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_not0001,
      O => register_module_imp_registers_imp_ih_not0001_0
    );
  register_module_imp_registers_imp_read_data1_1_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_1_9_26138,
      O => register_module_imp_registers_imp_read_data1_1_9_0
    );
  register_module_imp_registers_imp_read_data1_1_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_14_9_26131,
      O => register_module_imp_registers_imp_read_data1_14_9_0
    );
  N1266_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1266,
      O => N1266_0
    );
  N1266_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1264,
      O => N1264_0
    );
  register_module_imp_registers_imp_read_data2_15_33_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_15_33_26210,
      O => register_module_imp_registers_imp_read_data2_15_33_0
    );
  register_module_imp_registers_imp_read_data2_15_33_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_3_33_26202,
      O => register_module_imp_registers_imp_read_data2_3_33_0
    );
  keyboard_imp_keyboard_drv_obj_paral_data_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data(7),
      O => keyboard_imp_keyboard_drv_obj_paral_data_7_DXMUX_25869
    );
  keyboard_imp_keyboard_drv_obj_paral_data_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data(6),
      O => keyboard_imp_keyboard_drv_obj_paral_data_7_DYMUX_25860
    );
  keyboard_imp_keyboard_drv_obj_paral_data_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_paral_data_7_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_paral_data_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_paral_data_7_CLKINV_25857
    );
  keyboard_imp_keyboard_drv_obj_paral_data_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_paral_data_7_CEINV_25856
    );
  register_module_imp_registers_imp_regs_6_and0000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_and0000,
      O => register_module_imp_registers_imp_regs_6_and0000_0
    );
  register_module_imp_registers_imp_regs_6_and0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_and0000,
      O => register_module_imp_registers_imp_regs_4_and0000_0
    );
  register_module_imp_registers_imp_read_data2_10_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_10_9_26042,
      O => register_module_imp_registers_imp_read_data2_10_9_0
    );
  register_module_imp_registers_imp_read_data2_10_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_10_9_26035,
      O => register_module_imp_registers_imp_read_data1_10_9_0
    );
  ram1_addr_9_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(9),
      O => address_in_to_if_tmp_9_0
    );
  keyboard_key_value_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_key_value(5),
      O => keyboard_key_value_5_0
    );
  keyboard_key_value_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_5_mux0000168_pack_1,
      O => keyboard_imp_key_value_5_mux0000168_16675
    );
  keyboard_imp_keyboard_drv_obj_paral_data_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data(1),
      O => keyboard_imp_keyboard_drv_obj_paral_data_1_DXMUX_25785
    );
  keyboard_imp_keyboard_drv_obj_paral_data_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data(0),
      O => keyboard_imp_keyboard_drv_obj_paral_data_1_DYMUX_25776
    );
  keyboard_imp_keyboard_drv_obj_paral_data_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_paral_data_1_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_paral_data_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_paral_data_1_CLKINV_25773
    );
  keyboard_imp_keyboard_drv_obj_paral_data_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_paral_data_1_CEINV_25772
    );
  N802_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N802,
      O => N802_0
    );
  N802_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1951,
      O => N1951_0
    );
  VGA_N114_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N114,
      O => VGA_N114_0
    );
  keyboard_imp_keyboard_drv_obj_data_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_kdata_16033,
      O => keyboard_imp_keyboard_drv_obj_data_1_DYMUX_25218
    );
  keyboard_imp_keyboard_drv_obj_data_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_data_1_CLKINV_25216
    );
  keyboard_imp_keyboard_drv_obj_data_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_1_and0000,
      O => keyboard_imp_keyboard_drv_obj_data_1_CEINV_25215
    );
  keyboard_imp_keyboard_drv_obj_data_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_kdata_16033,
      O => keyboard_imp_keyboard_drv_obj_data_7_DYMUX_25290
    );
  keyboard_imp_keyboard_drv_obj_data_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_data_7_CLKINV_25288
    );
  keyboard_imp_keyboard_drv_obj_data_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_7_and0000,
      O => keyboard_imp_keyboard_drv_obj_data_7_CEINV_25287
    );
  keyboard_imp_keyboard_drv_obj_data_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_kdata_16033,
      O => keyboard_imp_keyboard_drv_obj_data_5_DYMUX_25266
    );
  keyboard_imp_keyboard_drv_obj_data_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_data_5_CLKINV_25264
    );
  keyboard_imp_keyboard_drv_obj_data_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_5_and0000,
      O => keyboard_imp_keyboard_drv_obj_data_5_CEINV_25263
    );
  keyboard_imp_keyboard_drv_obj_check_mux0000113_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_check_mux0000113_25340,
      O => keyboard_imp_keyboard_drv_obj_check_mux0000113_0
    );
  keyboard_imp_keyboard_drv_obj_check_mux0000113_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_N15_pack_1,
      O => keyboard_imp_keyboard_drv_obj_N15
    );
  keyboard_imp_keyboard_drv_obj_data_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_kdata_16033,
      O => keyboard_imp_keyboard_drv_obj_data_0_DYMUX_25206
    );
  keyboard_imp_keyboard_drv_obj_data_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_data_0_CLKINV_25204
    );
  keyboard_imp_keyboard_drv_obj_data_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_0_and0000,
      O => keyboard_imp_keyboard_drv_obj_data_0_CEINV_25203
    );
  keyboard_imp_keyboard_drv_obj_data_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_kdata_16033,
      O => keyboard_imp_keyboard_drv_obj_data_3_DYMUX_25242
    );
  keyboard_imp_keyboard_drv_obj_data_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_data_3_CLKINV_25240
    );
  keyboard_imp_keyboard_drv_obj_data_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_3_and0000,
      O => keyboard_imp_keyboard_drv_obj_data_3_CEINV_25239
    );
  VGA_N69_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N69,
      O => VGA_N69_0
    );
  VGA_N69_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(0),
      O => address_in_to_if_tmp_0_0
    );
  N1811_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1811,
      O => N1811_0
    );
  N1811_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1807,
      O => N1807_0
    );
  keyboard_imp_key_value_4_mux000034_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_4_mux000034_25172,
      O => keyboard_imp_key_value_4_mux000034_0
    );
  keyboard_imp_key_value_4_mux000034_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_0_mux000011,
      O => keyboard_imp_key_value_0_mux000011_0
    );
  ram1_addr_1_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(1),
      O => address_in_to_if_tmp_1_0
    );
  keyboard_key_value_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_key_value(0),
      O => keyboard_key_value_0_0
    );
  keyboard_key_value_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_0_mux0000193_pack_2,
      O => keyboard_imp_key_value_0_mux0000193_16626
    );
  ID_forward_IF_regs_imp_is_branch_out_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => is_branch_from_id_tmp,
      O => ID_forward_IF_regs_imp_is_branch_out_DXMUX_25411
    );
  ID_forward_IF_regs_imp_is_branch_out_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1849_pack_1,
      O => N1849
    );
  ID_forward_IF_regs_imp_is_branch_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_is_branch_out_CLKINV_25395
    );
  ID_forward_IF_regs_imp_is_branch_out_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_is_branch_out_CEINV_25394
    );
  keyboard_imp_key_value_5_mux000099_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_5_mux000099_25316,
      O => keyboard_imp_key_value_5_mux000099_0
    );
  keyboard_imp_key_value_5_mux000099_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_1_mux00008_25309,
      O => keyboard_imp_key_value_1_mux00008_0
    );
  ALU_MEM_regs_imp_mem_read_out_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_mem_read_out_16644,
      O => ALU_MEM_regs_imp_mem_read_out_DYMUX_25350
    );
  ALU_MEM_regs_imp_mem_read_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_read_out_CLKINV_25347
    );
  N417_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N417,
      O => N417_0
    );
  N417_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N539,
      O => N539_0
    );
  N1885_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1885,
      O => N1885_0
    );
  N1885_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1799,
      O => N1799_0
    );
  ram1_addr_2_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(2),
      O => address_in_to_if_tmp_2_0
    );
  ram1_addr_3_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(3),
      O => address_in_to_if_tmp_3_0
    );
  keyboard_imp_keyboard_drv_obj_data_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_kdata_16033,
      O => keyboard_imp_keyboard_drv_obj_data_2_DYMUX_25230
    );
  keyboard_imp_keyboard_drv_obj_data_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_data_2_CLKINV_25228
    );
  keyboard_imp_keyboard_drv_obj_data_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_2_and0000,
      O => keyboard_imp_keyboard_drv_obj_data_2_CEINV_25227
    );
  keyboard_imp_keyboard_drv_obj_data_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_kdata_16033,
      O => keyboard_imp_keyboard_drv_obj_data_4_DYMUX_25254
    );
  keyboard_imp_keyboard_drv_obj_data_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_data_4_CLKINV_25252
    );
  keyboard_imp_keyboard_drv_obj_data_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_4_and0000,
      O => keyboard_imp_keyboard_drv_obj_data_4_CEINV_25251
    );
  keyboard_imp_keyboard_drv_obj_data_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_kdata_16033,
      O => keyboard_imp_keyboard_drv_obj_data_6_DYMUX_25278
    );
  keyboard_imp_keyboard_drv_obj_data_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_data_6_CLKINV_25276
    );
  keyboard_imp_keyboard_drv_obj_data_6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_6_and0000,
      O => keyboard_imp_keyboard_drv_obj_data_6_CEINV_25275
    );
  ID_ALU_regs_imp_wb_src_out_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_mux0001(0),
      O => ID_ALU_regs_imp_wb_src_out_2_DXMUX_25567
    );
  ID_ALU_regs_imp_wb_src_out_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv,
      O => IF_ID_regs_imp_instruction_out_ClkEn_inv_0
    );
  ID_ALU_regs_imp_wb_src_out_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_src_out_2_CLKINV_25551
    );
  ram1_addr_7_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(7),
      O => address_in_to_if_tmp_7_0
    );
  ram1_addr_4_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(4),
      O => address_in_to_if_tmp_4_0
    );
  ram1_addr_5_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(5),
      O => address_in_to_if_tmp_5_0
    );
  ram1_addr_6_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(6),
      O => address_in_to_if_tmp_6_0
    );
  ram1_addr_8_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp(8),
      O => address_in_to_if_tmp_8_0
    );
  MEM_WB_regs_imp_write_back_data_out_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_14_FXMUX_26839,
      O => MEM_WB_regs_imp_write_back_data_out_14_DXMUX_26840
    );
  MEM_WB_regs_imp_write_back_data_out_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_14_FXMUX_26839,
      O => write_back_data_from_mem_tmp_14_0
    );
  MEM_WB_regs_imp_write_back_data_out_14_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(14),
      O => MEM_WB_regs_imp_write_back_data_out_14_FXMUX_26839
    );
  MEM_WB_regs_imp_write_back_data_out_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1715_pack_2,
      O => N1715
    );
  MEM_WB_regs_imp_write_back_data_out_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_14_CLKINV_26823
    );
  keyboard_imp_key_value_5_mux000022_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_5_mux000022_27168,
      O => keyboard_imp_key_value_5_mux000022_0
    );
  keyboard_imp_key_value_5_mux000022_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_4_mux000045_27160,
      O => keyboard_imp_key_value_4_mux000045_0
    );
  keyboard_imp_keyboard_drv_obj_paral_data_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_not0001,
      O => keyboard_imp_keyboard_drv_obj_paral_data_not0001_0
    );
  keyboard_imp_keyboard_drv_obj_paral_data_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N111,
      O => N111_0
    );
  keyboard_imp_lock_key_code_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code_not0001,
      O => keyboard_imp_lock_key_code_not0001_0
    );
  keyboard_imp_lock_key_code_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code_not000137_pack_1,
      O => keyboard_imp_lock_key_code_not000137_16808
    );
  VGA_N1021_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1021,
      O => VGA_N1021_0
    );
  VGA_N1021_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and01441,
      O => VGA_bt_and01441_0
    );
  N565_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N565,
      O => N565_0
    );
  N565_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0143_pack_1,
      O => VGA_bt_and0143_15783
    );
  VGA_N280_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N280,
      O => VGA_N280_0
    );
  VGA_N280_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0144_pack_1,
      O => VGA_bt_and0144_15781
    );
  MEM_WB_regs_imp_write_back_reg_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_reg_out(1),
      O => MEM_WB_regs_imp_write_back_reg_out_1_DXMUX_26948
    );
  MEM_WB_regs_imp_write_back_reg_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_reg_out(0),
      O => MEM_WB_regs_imp_write_back_reg_out_1_DYMUX_26940
    );
  MEM_WB_regs_imp_write_back_reg_out_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_reg_out_1_SRINVNOT
    );
  MEM_WB_regs_imp_write_back_reg_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_reg_out_1_CLKINV_26937
    );
  N426_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N426,
      O => N426_0
    );
  VGA_N15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N15,
      O => VGA_N15_0
    );
  MEM_WB_regs_imp_write_back_reg_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_reg_out(3),
      O => MEM_WB_regs_imp_write_back_reg_out_3_DXMUX_26972
    );
  MEM_WB_regs_imp_write_back_reg_out_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_reg_out(2),
      O => MEM_WB_regs_imp_write_back_reg_out_3_DYMUX_26964
    );
  MEM_WB_regs_imp_write_back_reg_out_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_reg_out_3_SRINVNOT
    );
  MEM_WB_regs_imp_write_back_reg_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_reg_out_3_CLKINV_26961
    );
  VGA_romAddr_mux0054_5_1687_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1687_27048,
      O => VGA_romAddr_mux0054_5_1687_0
    );
  VGA_romAddr_mux0054_5_1687_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0001_pack_1,
      O => VGA_bt_and0001
    );
  VGA_romAddr_and0000150_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000150_27024,
      O => VGA_romAddr_and0000150_0
    );
  VGA_romAddr_and0000150_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N9,
      O => N9_0
    );
  MEM_WB_regs_imp_write_back_data_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_15_FXMUX_26875,
      O => MEM_WB_regs_imp_write_back_data_out_15_DXMUX_26876
    );
  MEM_WB_regs_imp_write_back_data_out_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_15_FXMUX_26875,
      O => write_back_data_from_mem_tmp_15_0
    );
  MEM_WB_regs_imp_write_back_data_out_15_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(15),
      O => MEM_WB_regs_imp_write_back_data_out_15_FXMUX_26875
    );
  MEM_WB_regs_imp_write_back_data_out_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1701_pack_2,
      O => N1701
    );
  MEM_WB_regs_imp_write_back_data_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_15_CLKINV_26859
    );
  VGA_romAddr_mux0054_6_1647_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1647,
      O => VGA_romAddr_mux0054_6_1647_0
    );
  VGA_romAddr_mux0054_6_1647_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0003_pack_3,
      O => VGA_bt_and0003
    );
  N1471_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1471,
      O => N1471_0
    );
  N1471_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh77,
      O => ALU_imp_Sh77_0
    );
  MEM_WB_regs_imp_write_back_data_out_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_12_FXMUX_26645,
      O => MEM_WB_regs_imp_write_back_data_out_12_DXMUX_26646
    );
  MEM_WB_regs_imp_write_back_data_out_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_12_FXMUX_26645,
      O => write_back_data_from_mem_tmp_12_0
    );
  MEM_WB_regs_imp_write_back_data_out_12_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(12),
      O => MEM_WB_regs_imp_write_back_data_out_12_FXMUX_26645
    );
  MEM_WB_regs_imp_write_back_data_out_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1719_pack_2,
      O => N1719
    );
  MEM_WB_regs_imp_write_back_data_out_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_12_CLKINV_26629
    );
  N58_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N58,
      O => N58_0
    );
  N58_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand1_src_cmp_eq0002_pack_1,
      O => register_module_imp_controller_imp_operand1_src_cmp_eq0002
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_2_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out_mux0001_2_14_26521,
      O => ID_ALU_regs_imp_write_back_reg_out_mux0001_2_14_0
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_2_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out_mux0001_2_6_pack_1,
      O => ID_ALU_regs_imp_write_back_reg_out_mux0001_2_6_16760
    );
  ALU_MEM_regs_imp_mem_enable_out_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_mem_enable_out_16777,
      O => ALU_MEM_regs_imp_mem_enable_out_DYMUX_26660
    );
  ALU_MEM_regs_imp_mem_enable_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_enable_out_CLKINV_26657
    );
  keyboard_imp_key_value_2_mux0000156_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_2_mux0000156_26449,
      O => keyboard_imp_key_value_2_mux0000156_0
    );
  keyboard_imp_key_value_2_mux0000156_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1747_pack_1,
      O => N1747
    );
  register_module_imp_registers_imp_read_data2_14_33_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_14_33_26234,
      O => register_module_imp_registers_imp_read_data2_14_33_0
    );
  register_module_imp_registers_imp_read_data2_14_33_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_6_33_26226,
      O => register_module_imp_registers_imp_read_data2_6_33_0
    );
  register_module_imp_controller_imp_operand2_src_0_24_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand2_src_0_24_26413,
      O => register_module_imp_controller_imp_operand2_src_0_24_0
    );
  register_module_imp_controller_imp_operand2_src_0_24_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand1_src_cmp_eq0007,
      O => register_module_imp_controller_imp_operand1_src_cmp_eq0007_0
    );
  VGA_CLK_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_21_BYINV_26422,
      O => VGA_CLK_21_DYMUX_26423
    );
  VGA_CLK_21_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => VGA_CLK_21_BYINV_26422
    );
  VGA_CLK_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_21,
      O => VGA_CLK_21_SRINV_26421
    );
  VGA_CLK_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_50,
      O => VGA_CLK_21_CLKINV_26420
    );
  keyboard_imp_key_value_3_mux0000124_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_3_mux0000124_26341,
      O => keyboard_imp_key_value_3_mux0000124_0
    );
  keyboard_imp_key_value_3_mux0000124_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_2_mux00009_26334,
      O => keyboard_imp_key_value_2_mux00009_0
    );
  immediate_from_id_tmp_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp(1),
      O => immediate_from_id_tmp_1_0
    );
  immediate_from_id_tmp_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N14_pack_1,
      O => register_module_imp_N14
    );
  N1583_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1583,
      O => N1583_0
    );
  N1583_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1581,
      O => N1581_0
    );
  register_module_imp_registers_imp_read_data2_13_33_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_13_33_26258,
      O => register_module_imp_registers_imp_read_data2_13_33_0
    );
  register_module_imp_registers_imp_read_data2_13_33_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_8_33_26250,
      O => register_module_imp_registers_imp_read_data2_8_33_0
    );
  MEM_WB_regs_imp_write_back_data_out_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_10_FXMUX_26552,
      O => MEM_WB_regs_imp_write_back_data_out_10_DXMUX_26553
    );
  MEM_WB_regs_imp_write_back_data_out_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_10_FXMUX_26552,
      O => write_back_data_from_mem_tmp_10_0
    );
  MEM_WB_regs_imp_write_back_data_out_10_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(10),
      O => MEM_WB_regs_imp_write_back_data_out_10_FXMUX_26552
    );
  MEM_WB_regs_imp_write_back_data_out_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1703_pack_2,
      O => N1703
    );
  MEM_WB_regs_imp_write_back_data_out_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_10_CLKINV_26536
    );
  keyboard_imp_keyboard_drv_obj_kdata_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ps2data_INBUF,
      O => keyboard_imp_keyboard_drv_obj_kdata_DYMUX_26589
    );
  keyboard_imp_keyboard_drv_obj_kdata_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_kdata_CLKINV_26587
    );
  instruction_fetch_module_imp_u_Ram2OE_inv_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv,
      O => instruction_fetch_module_imp_u_Ram2OE_inv_0
    );
  N1941_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1941,
      O => N1941_0
    );
  N1941_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1202,
      O => N1202_0
    );
  register_module_imp_registers_imp_read_data2_12_33_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_12_33_26282,
      O => register_module_imp_registers_imp_read_data2_12_33_0
    );
  register_module_imp_registers_imp_read_data2_12_33_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_9_33_26274,
      O => register_module_imp_registers_imp_read_data2_9_33_0
    );
  ID_ALU_regs_imp_operand1_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(6),
      O => ID_ALU_regs_imp_operand1_out_9_DXMUX_26313
    );
  ID_ALU_regs_imp_operand1_out_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_read_data2_tmp_9_pack_1,
      O => register_module_imp_read_data2_tmp_9_Q
    );
  ID_ALU_regs_imp_operand1_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_9_CLKINV_26297
    );
  MEM_WB_regs_imp_write_back_data_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_13_FXMUX_26695,
      O => MEM_WB_regs_imp_write_back_data_out_13_DXMUX_26696
    );
  MEM_WB_regs_imp_write_back_data_out_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_13_FXMUX_26695,
      O => write_back_data_from_mem_tmp_13_0
    );
  MEM_WB_regs_imp_write_back_data_out_13_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(13),
      O => MEM_WB_regs_imp_write_back_data_out_13_FXMUX_26695
    );
  MEM_WB_regs_imp_write_back_data_out_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1717_pack_2,
      O => N1717
    );
  MEM_WB_regs_imp_write_back_data_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_13_CLKINV_26679
    );
  VGA_romAddr_mux0054_6_1553_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1553_26796,
      O => VGA_romAddr_mux0054_6_1553_0
    );
  VGA_romAddr_mux0054_6_1553_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0150_pack_1,
      O => VGA_bt_and0150
    );
  keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_lut(0)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_LOGIC_ZERO_27836
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_LOGIC_ONE : X_ONE
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_LOGIC_ONE_27853
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_XORF_27854,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(0)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_XORF : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYINIT_27852,
      I1 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_lut(0),
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_XORF_27854
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_LOGIC_ONE_27853,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYINIT_27852,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYSELF_27843,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_0_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_BXINV_27841,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYINIT_27852
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_lut(0),
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYSELF_27843
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_BXINV_27841
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_XORG_27839,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(1)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_XORG : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_0_Q,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_XORG_27839
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYMUXG_27838,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_1_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYMUXG : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_LOGIC_ZERO_27836,
      IB => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_0_Q,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYSELG_27827,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYMUXG_27838
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_CYSELG_27827
    );
  VGA_x_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_7_0,
      O => VGA_x_7_DXMUX_27565
    );
  VGA_x_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_6_0,
      O => VGA_x_7_DYMUX_27557
    );
  VGA_x_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_7_SRINVNOT
    );
  VGA_x_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_7_CLKINV_27554
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_LOGIC_ZERO_27872
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_XORF_27892,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(2)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_XORF : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYINIT_27891,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_XORF_27892
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_LOGIC_ZERO_27872,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYINIT_27891,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELF_27878,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_2_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_LOGIC_ZERO_27872,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_LOGIC_ZERO_27872,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELF_27878,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXF2_27873
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_1_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYINIT_27891
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELF_27878
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_XORG_27880,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(3)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_XORG : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_2_Q,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_XORG_27880
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXFAST_27877,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_3_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_1_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_FASTCARRY_27875
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYAND : X_AND2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELG_27863,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELF_27878,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYAND_27876
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXG2_27874,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_FASTCARRY_27875,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYAND_27876,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXFAST_27877
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_LOGIC_ZERO_27872,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXF2_27873,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELG_27863,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYMUXG2_27874
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_CYSELG_27863
    );
  VGA_x_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_9_0,
      O => VGA_x_9_DXMUX_27606
    );
  VGA_x_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_8_0,
      O => VGA_x_9_DYMUX_27598
    );
  VGA_x_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_9_SRINVNOT
    );
  VGA_x_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_9_CLKINV_27595
    );
  VGA_bt_not0001487_SW1 : X_LUT4
    generic map(
      INIT => X"FECC"
    )
    port map (
      ADR0 => VGA_bt_not000151_0,
      ADR1 => VGA_bt_not000140,
      ADR2 => VGA_bt_not000168_0,
      ADR3 => VGA_bt_not000147_0,
      O => N424
    );
  N424_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N424,
      O => N424_0
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(0),
      ADR1 => keyboard_imp_keyboard_drv_obj_count(1),
      ADR2 => keyboard_imp_keyboard_drv_obj_count(2),
      ADR3 => keyboard_imp_keyboard_drv_obj_count(3),
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut(0)
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(4),
      ADR1 => keyboard_imp_keyboard_drv_obj_count(5),
      ADR2 => keyboard_imp_keyboard_drv_obj_count(6),
      ADR3 => keyboard_imp_keyboard_drv_obj_count(7),
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut(1)
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_LOGIC_ZERO_27763
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_LOGIC_ZERO_27763,
      IB => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYINIT_27774,
      SEL => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYSELF_27768,
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy(0)
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_BXINV_27766,
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYINIT_27774
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut(0),
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYSELF_27768
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_BXINV_27766
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYMUXG : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_LOGIC_ZERO_27763,
      IB => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy(0),
      SEL => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYSELG_27757,
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYMUXG_27765
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut(1),
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYSELG_27757
    );
  VGA_y_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_4_1_GYMUX_29733,
      O => VGA_y_5_DXMUX_27633
    );
  VGA_y_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_4_1_FXMUX_29753,
      O => VGA_y_5_DYMUX_27624
    );
  VGA_y_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_y_5_SRINVNOT
    );
  VGA_y_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_y_5_CLKINV_27621
    );
  VGA_y_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_16852,
      O => VGA_y_5_CEINV_27620
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_LOGIC_ZERO_27910
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_XORF_27930,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(4)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_XORF : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYINIT_27929,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_XORF_27930
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_LOGIC_ZERO_27910,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYINIT_27929,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELF_27916,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_4_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_LOGIC_ZERO_27910,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_LOGIC_ZERO_27910,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELF_27916,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXF2_27911
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_3_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYINIT_27929
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELF_27916
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_XORG_27918,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(5)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_XORG : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_4_Q,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_XORG_27918
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXFAST_27915,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_5_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_3_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_FASTCARRY_27913
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYAND : X_AND2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELG_27901,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELF_27916,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYAND_27914
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXG2_27912,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_FASTCARRY_27913,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYAND_27914,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXFAST_27915
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_LOGIC_ZERO_27910,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXF2_27911,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELG_27901,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYMUXG2_27912
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_CYSELG_27901
    );
  VGA_y_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_2_GYMUX_29671,
      O => VGA_y_3_DYMUX_27581
    );
  VGA_y_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_y_3_CLKINV_27578
    );
  VGA_y_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_16852,
      O => VGA_y_3_CEINV_27577
    );
  VGA_bt_cmp_le00051_SW1 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => VGA_y_4_1_16870,
      ADR1 => VGA_y_3_1_16871,
      ADR2 => VGA_y_6_1_16188,
      ADR3 => VCC,
      O => N442
    );
  N442_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N442,
      O => N442_0
    );
  VGA_y_8_FFY_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_y_8_FFY_RST
    );
  VGA_y_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_8_DYMUX_27678,
      CE => VGA_y_8_CEINV_27674,
      CLK => VGA_y_8_CLKINV_27675,
      SET => GND,
      RST => VGA_y_8_FFY_RST,
      O => VGA_y(8)
    );
  VGA_y_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_8_1_FXMUX_29845,
      O => VGA_y_8_DYMUX_27678
    );
  VGA_y_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_y_8_CLKINV_27675
    );
  VGA_y_8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_16852,
      O => VGA_y_8_CEINV_27674
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(12),
      ADR1 => keyboard_imp_keyboard_drv_obj_count(13),
      ADR2 => keyboard_imp_keyboard_drv_obj_count(14),
      ADR3 => keyboard_imp_keyboard_drv_obj_count(15),
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut(3)
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(8),
      ADR1 => keyboard_imp_keyboard_drv_obj_count(9),
      ADR2 => keyboard_imp_keyboard_drv_obj_count(10),
      ADR3 => keyboard_imp_keyboard_drv_obj_count(11),
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut(2)
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_LOGIC_ZERO_27792
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_LOGIC_ZERO_27792,
      IB => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_LOGIC_ZERO_27792,
      SEL => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYSELF_27798,
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXF2_27793
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut(2),
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYSELF_27798
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_1_CYMUXG_27765,
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_FASTCARRY_27795
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYAND : X_AND2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYSELG_27786,
      I1 => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYSELF_27798,
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYAND_27796
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXG2_27794,
      IB => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_FASTCARRY_27795,
      SEL => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYAND_27796,
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXFAST_27797
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_LOGIC_ZERO_27792,
      IB => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXF2_27793,
      SEL => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYSELG_27786,
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXG2_27794
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut(3),
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYSELG_27786
    );
  keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(16),
      ADR1 => keyboard_imp_keyboard_drv_obj_count(17),
      ADR2 => keyboard_imp_keyboard_drv_obj_count(18),
      ADR3 => keyboard_imp_keyboard_drv_obj_count(19),
      O => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut(4)
    );
  keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_LOGIC_ZERO_27819
    );
  keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_LOGIC_ZERO_27819,
      IB => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_CYINIT_27818,
      SEL => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_CYSELF_27812,
      O => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000
    );
  keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_cy_3_CYMUXFAST_27797,
      O => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_CYINIT_27818
    );
  keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Mcompar_stat_cmp_le0000_lut(4),
      O => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000_CYSELF_27812
    );
  VGA_y_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_7_1,
      O => VGA_y_7_DXMUX_27661
    );
  VGA_y_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_6_1_FXMUX_29815,
      O => VGA_y_7_DYMUX_27652
    );
  VGA_y_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_y_7_SRINVNOT
    );
  VGA_y_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_y_7_CLKINV_27649
    );
  VGA_y_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_16852,
      O => VGA_y_7_CEINV_27648
    );
  write_back_data_from_mem_tmp_2_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(2),
      ADR2 => N1711,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(2)
    );
  MEM_WB_regs_imp_write_back_data_out_2_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_2_FFX_RST
    );
  MEM_WB_regs_imp_write_back_data_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_2_DXMUX_27715,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_2_CLKINV_27698,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_2_FFX_RST,
      O => MEM_WB_regs_imp_write_back_data_out(2)
    );
  write_back_data_from_mem_tmp_2_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N329,
      ADR3 => N345,
      O => N1711_pack_2
    );
  MEM_WB_regs_imp_write_back_data_out_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_2_FXMUX_27714,
      O => MEM_WB_regs_imp_write_back_data_out_2_DXMUX_27715
    );
  MEM_WB_regs_imp_write_back_data_out_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_2_FXMUX_27714,
      O => write_back_data_from_mem_tmp_2_0
    );
  MEM_WB_regs_imp_write_back_data_out_2_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(2),
      O => MEM_WB_regs_imp_write_back_data_out_2_FXMUX_27714
    );
  MEM_WB_regs_imp_write_back_data_out_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1711_pack_2,
      O => N1711
    );
  MEM_WB_regs_imp_write_back_data_out_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_2_CLKINV_27698
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_LOGIC_ZERO_28024
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_XORF_28044,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(10)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_XORF : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYINIT_28043,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_XORF_28044
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_LOGIC_ZERO_28024,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYINIT_28043,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELF_28030,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_10_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXF2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_LOGIC_ZERO_28024,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_LOGIC_ZERO_28024,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELF_28030,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXF2_28025
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_9_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYINIT_28043
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELF_28030
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_XORG_28032,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(11)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_XORG : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_10_Q,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_XORG_28032
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXFAST_28029,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_11_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_9_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_FASTCARRY_28027
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYAND : X_AND2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELG_28015,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELF_28030,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYAND_28028
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXFAST : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXG2_28026,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_FASTCARRY_28027,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYAND_28028,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXFAST_28029
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXG2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_LOGIC_ZERO_28024,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXF2_28025,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELG_28015,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYMUXG2_28026
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_CYSELG_28015
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_LOGIC_ZERO_28062
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_XORF_28082,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(12)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_XORF : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYINIT_28081,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_XORF_28082
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_LOGIC_ZERO_28062,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYINIT_28081,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELF_28068,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_12_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXF2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_LOGIC_ZERO_28062,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_LOGIC_ZERO_28062,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELF_28068,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXF2_28063
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_11_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYINIT_28081
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELF_28068
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_XORG_28070,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(13)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_XORG : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_12_Q,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_XORG_28070
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXFAST_28067,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_13_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_11_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_FASTCARRY_28065
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYAND : X_AND2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELG_28053,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELF_28068,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYAND_28066
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXFAST : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXG2_28064,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_FASTCARRY_28065,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYAND_28066,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXFAST_28067
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXG2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_LOGIC_ZERO_28062,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXF2_28063,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELG_28053,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYMUXG2_28064
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_CYSELG_28053
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_18_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_LOGIC_ZERO_28188
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_18_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_XORF_28189,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(18)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_18_XORF : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_CYINIT_28187,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_XORF_28189
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_18_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_LOGIC_ZERO_28188,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_CYINIT_28187,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_CYSELF_28178,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_18_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXFAST_28143,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_CYINIT_28187
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_CYSELF_28178
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_18_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_XORG_28175,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(19)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_18_XORG : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_18_Q,
      I1 => keyboard_imp_keyboard_drv_obj_count_19_rt_28172,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_XORG_28175
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_LOGIC_ZERO_27986
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_XORF_28006,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(8)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_XORF : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYINIT_28005,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_XORF_28006
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_LOGIC_ZERO_27986,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYINIT_28005,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELF_27992,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_8_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXF2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_LOGIC_ZERO_27986,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_LOGIC_ZERO_27986,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELF_27992,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXF2_27987
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_7_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYINIT_28005
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELF_27992
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_XORG_27994,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(9)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_XORG : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_8_Q,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_XORG_27994
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXFAST_27991,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_9_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_7_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_FASTCARRY_27989
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYAND : X_AND2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELG_27977,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELF_27992,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYAND_27990
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXFAST : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXG2_27988,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_FASTCARRY_27989,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYAND_27990,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXFAST_27991
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXG2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_LOGIC_ZERO_27986,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXF2_27987,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELG_27977,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYMUXG2_27988
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_CYSELG_27977
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_LOGIC_ZERO_28138
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_XORF_28158,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(16)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_XORF : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYINIT_28157,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_XORF_28158
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_LOGIC_ZERO_28138,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYINIT_28157,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELF_28144,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_16_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXF2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_LOGIC_ZERO_28138,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_LOGIC_ZERO_28138,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELF_28144,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXF2_28139
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_15_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYINIT_28157
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELF_28144
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_XORG_28146,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(17)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_XORG : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_16_Q,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_XORG_28146
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_15_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_FASTCARRY_28141
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYAND : X_AND2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELG_28129,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELF_28144,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYAND_28142
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXFAST : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXG2_28140,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_FASTCARRY_28141,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYAND_28142,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXFAST_28143
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXG2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_LOGIC_ZERO_28138,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXF2_28139,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELG_28129,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYMUXG2_28140
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_CYSELG_28129
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_LOGIC_ZERO_27948
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_XORF_27968,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(6)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_XORF : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYINIT_27967,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_XORF_27968
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_LOGIC_ZERO_27948,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYINIT_27967,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELF_27954,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_6_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_LOGIC_ZERO_27948,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_LOGIC_ZERO_27948,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELF_27954,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXF2_27949
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_5_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYINIT_27967
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELF_27954
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_XORG_27956,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(7)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_XORG : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_6_Q,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_XORG_27956
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXFAST_27953,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_7_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_5_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_FASTCARRY_27951
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYAND : X_AND2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELG_27939,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELF_27954,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYAND_27952
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXG2_27950,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_FASTCARRY_27951,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYAND_27952,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXFAST_27953
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_LOGIC_ZERO_27948,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXF2_27949,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELG_27939,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYMUXG2_27950
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_CYSELG_27939
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_LOGIC_ZERO_28100
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_XORF_28120,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(14)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_XORF : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYINIT_28119,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_XORF_28120
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_LOGIC_ZERO_28100,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYINIT_28119,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELF_28106,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_14_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXF2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_LOGIC_ZERO_28100,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_LOGIC_ZERO_28100,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELF_28106,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXF2_28101
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_13_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYINIT_28119
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_F,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELF_28106
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_XORG_28108,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000(15)
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_XORG : X_XOR2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_14_Q,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_XORG_28108
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXFAST_28105,
      O => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_15_Q
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_Madd_count_addsub0000_cy_13_Q,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_FASTCARRY_28103
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYAND : X_AND2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELG_28091,
      I1 => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELF_28106,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYAND_28104
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXFAST : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXG2_28102,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_FASTCARRY_28103,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYAND_28104,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXFAST_28105
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXG2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_LOGIC_ZERO_28100,
      IB => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXF2_28101,
      SEL => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELG_28091,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYMUXG2_28102
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_G,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_CYSELG_28091
    );
  ALU_imp_tmp_addsub0000_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_12_XORF_28485,
      O => ALU_imp_tmp_addsub0000(12)
    );
  ALU_imp_tmp_addsub0000_12_XORF : X_XOR2
    port map (
      I0 => ALU_imp_tmp_addsub0000_12_CYINIT_28484,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(12),
      O => ALU_imp_tmp_addsub0000_12_XORF_28485
    );
  ALU_imp_tmp_addsub0000_12_CYMUXF : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_12_CY0F_28483,
      IB => ALU_imp_tmp_addsub0000_12_CYINIT_28484,
      SEL => ALU_imp_tmp_addsub0000_12_CYSELF_28472,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_12_Q
    );
  ALU_imp_tmp_addsub0000_12_CYMUXF2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_12_CY0F_28483,
      IB => ALU_imp_tmp_addsub0000_12_CY0F_28483,
      SEL => ALU_imp_tmp_addsub0000_12_CYSELF_28472,
      O => ALU_imp_tmp_addsub0000_12_CYMUXF2_28467
    );
  ALU_imp_tmp_addsub0000_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_11_Q,
      O => ALU_imp_tmp_addsub0000_12_CYINIT_28484
    );
  ALU_imp_tmp_addsub0000_12_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(12),
      O => ALU_imp_tmp_addsub0000_12_CY0F_28483
    );
  ALU_imp_tmp_addsub0000_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(12),
      O => ALU_imp_tmp_addsub0000_12_CYSELF_28472
    );
  ALU_imp_tmp_addsub0000_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_12_XORG_28474,
      O => ALU_imp_tmp_addsub0000(13)
    );
  ALU_imp_tmp_addsub0000_12_XORG : X_XOR2
    port map (
      I0 => ALU_imp_Maddsub_tmp_addsub0000_cy_12_Q,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(13),
      O => ALU_imp_tmp_addsub0000_12_XORG_28474
    );
  ALU_imp_tmp_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_11_Q,
      O => ALU_imp_tmp_addsub0000_12_FASTCARRY_28469
    );
  ALU_imp_tmp_addsub0000_12_CYAND : X_AND2
    port map (
      I0 => ALU_imp_tmp_addsub0000_12_CYSELG_28460,
      I1 => ALU_imp_tmp_addsub0000_12_CYSELF_28472,
      O => ALU_imp_tmp_addsub0000_12_CYAND_28470
    );
  ALU_imp_tmp_addsub0000_12_CYMUXFAST : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_12_CYMUXG2_28468,
      IB => ALU_imp_tmp_addsub0000_12_FASTCARRY_28469,
      SEL => ALU_imp_tmp_addsub0000_12_CYAND_28470,
      O => ALU_imp_tmp_addsub0000_12_CYMUXFAST_28471
    );
  ALU_imp_tmp_addsub0000_12_CYMUXG2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_12_CY0G_28466,
      IB => ALU_imp_tmp_addsub0000_12_CYMUXF2_28467,
      SEL => ALU_imp_tmp_addsub0000_12_CYSELG_28460,
      O => ALU_imp_tmp_addsub0000_12_CYMUXG2_28468
    );
  ALU_imp_tmp_addsub0000_12_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(13),
      O => ALU_imp_tmp_addsub0000_12_CY0G_28466
    );
  ALU_imp_tmp_addsub0000_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(13),
      O => ALU_imp_tmp_addsub0000_12_CYSELG_28460
    );
  keyboard_imp_keyboard_drv_obj_count_19_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_19_rt_28172
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(2),
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(3),
      ADR3 => N1157_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(2)
    );
  ALU_imp_tmp_addsub0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_2_XORF_28270,
      O => ALU_imp_tmp_addsub0000(2)
    );
  ALU_imp_tmp_addsub0000_2_XORF : X_XOR2
    port map (
      I0 => ALU_imp_tmp_addsub0000_2_CYINIT_28269,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(2),
      O => ALU_imp_tmp_addsub0000_2_XORF_28270
    );
  ALU_imp_tmp_addsub0000_2_CYMUXF : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_2_CY0F_28268,
      IB => ALU_imp_tmp_addsub0000_2_CYINIT_28269,
      SEL => ALU_imp_tmp_addsub0000_2_CYSELF_28257,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_2_Q
    );
  ALU_imp_tmp_addsub0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_2_CY0F_28268,
      IB => ALU_imp_tmp_addsub0000_2_CY0F_28268,
      SEL => ALU_imp_tmp_addsub0000_2_CYSELF_28257,
      O => ALU_imp_tmp_addsub0000_2_CYMUXF2_28252
    );
  ALU_imp_tmp_addsub0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_1_Q,
      O => ALU_imp_tmp_addsub0000_2_CYINIT_28269
    );
  ALU_imp_tmp_addsub0000_2_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(2),
      O => ALU_imp_tmp_addsub0000_2_CY0F_28268
    );
  ALU_imp_tmp_addsub0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(2),
      O => ALU_imp_tmp_addsub0000_2_CYSELF_28257
    );
  ALU_imp_tmp_addsub0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_2_XORG_28259,
      O => ALU_imp_tmp_addsub0000(3)
    );
  ALU_imp_tmp_addsub0000_2_XORG : X_XOR2
    port map (
      I0 => ALU_imp_Maddsub_tmp_addsub0000_cy_2_Q,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(3),
      O => ALU_imp_tmp_addsub0000_2_XORG_28259
    );
  ALU_imp_tmp_addsub0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_2_CYMUXFAST_28256,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_3_Q
    );
  ALU_imp_tmp_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_1_Q,
      O => ALU_imp_tmp_addsub0000_2_FASTCARRY_28254
    );
  ALU_imp_tmp_addsub0000_2_CYAND : X_AND2
    port map (
      I0 => ALU_imp_tmp_addsub0000_2_CYSELG_28245,
      I1 => ALU_imp_tmp_addsub0000_2_CYSELF_28257,
      O => ALU_imp_tmp_addsub0000_2_CYAND_28255
    );
  ALU_imp_tmp_addsub0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_2_CYMUXG2_28253,
      IB => ALU_imp_tmp_addsub0000_2_FASTCARRY_28254,
      SEL => ALU_imp_tmp_addsub0000_2_CYAND_28255,
      O => ALU_imp_tmp_addsub0000_2_CYMUXFAST_28256
    );
  ALU_imp_tmp_addsub0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_2_CY0G_28251,
      IB => ALU_imp_tmp_addsub0000_2_CYMUXF2_28252,
      SEL => ALU_imp_tmp_addsub0000_2_CYSELG_28245,
      O => ALU_imp_tmp_addsub0000_2_CYMUXG2_28253
    );
  ALU_imp_tmp_addsub0000_2_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(3),
      O => ALU_imp_tmp_addsub0000_2_CY0G_28251
    );
  ALU_imp_tmp_addsub0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(3),
      O => ALU_imp_tmp_addsub0000_2_CYSELG_28245
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(6),
      ADR1 => ID_ALU_regs_imp_operand2_out(6),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(6)
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(7),
      ADR1 => ID_ALU_regs_imp_operand2_out(7),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(7)
    );
  ALU_imp_tmp_addsub0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_6_XORF_28356,
      O => ALU_imp_tmp_addsub0000(6)
    );
  ALU_imp_tmp_addsub0000_6_XORF : X_XOR2
    port map (
      I0 => ALU_imp_tmp_addsub0000_6_CYINIT_28355,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(6),
      O => ALU_imp_tmp_addsub0000_6_XORF_28356
    );
  ALU_imp_tmp_addsub0000_6_CYMUXF : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_6_CY0F_28354,
      IB => ALU_imp_tmp_addsub0000_6_CYINIT_28355,
      SEL => ALU_imp_tmp_addsub0000_6_CYSELF_28343,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_6_Q
    );
  ALU_imp_tmp_addsub0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_6_CY0F_28354,
      IB => ALU_imp_tmp_addsub0000_6_CY0F_28354,
      SEL => ALU_imp_tmp_addsub0000_6_CYSELF_28343,
      O => ALU_imp_tmp_addsub0000_6_CYMUXF2_28338
    );
  ALU_imp_tmp_addsub0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_5_Q,
      O => ALU_imp_tmp_addsub0000_6_CYINIT_28355
    );
  ALU_imp_tmp_addsub0000_6_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(6),
      O => ALU_imp_tmp_addsub0000_6_CY0F_28354
    );
  ALU_imp_tmp_addsub0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(6),
      O => ALU_imp_tmp_addsub0000_6_CYSELF_28343
    );
  ALU_imp_tmp_addsub0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_6_XORG_28345,
      O => ALU_imp_tmp_addsub0000(7)
    );
  ALU_imp_tmp_addsub0000_6_XORG : X_XOR2
    port map (
      I0 => ALU_imp_Maddsub_tmp_addsub0000_cy_6_Q,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(7),
      O => ALU_imp_tmp_addsub0000_6_XORG_28345
    );
  ALU_imp_tmp_addsub0000_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_6_CYMUXFAST_28342,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_7_Q
    );
  ALU_imp_tmp_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_5_Q,
      O => ALU_imp_tmp_addsub0000_6_FASTCARRY_28340
    );
  ALU_imp_tmp_addsub0000_6_CYAND : X_AND2
    port map (
      I0 => ALU_imp_tmp_addsub0000_6_CYSELG_28331,
      I1 => ALU_imp_tmp_addsub0000_6_CYSELF_28343,
      O => ALU_imp_tmp_addsub0000_6_CYAND_28341
    );
  ALU_imp_tmp_addsub0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_6_CYMUXG2_28339,
      IB => ALU_imp_tmp_addsub0000_6_FASTCARRY_28340,
      SEL => ALU_imp_tmp_addsub0000_6_CYAND_28341,
      O => ALU_imp_tmp_addsub0000_6_CYMUXFAST_28342
    );
  ALU_imp_tmp_addsub0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_6_CY0G_28337,
      IB => ALU_imp_tmp_addsub0000_6_CYMUXF2_28338,
      SEL => ALU_imp_tmp_addsub0000_6_CYSELG_28331,
      O => ALU_imp_tmp_addsub0000_6_CYMUXG2_28339
    );
  ALU_imp_tmp_addsub0000_6_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(7),
      O => ALU_imp_tmp_addsub0000_6_CY0G_28337
    );
  ALU_imp_tmp_addsub0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(7),
      O => ALU_imp_tmp_addsub0000_6_CYSELG_28331
    );
  ALU_imp_tmp_addsub0000_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_14_XORF_28518,
      O => ALU_imp_tmp_addsub0000(14)
    );
  ALU_imp_tmp_addsub0000_14_XORF : X_XOR2
    port map (
      I0 => ALU_imp_tmp_addsub0000_14_CYINIT_28517,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(14),
      O => ALU_imp_tmp_addsub0000_14_XORF_28518
    );
  ALU_imp_tmp_addsub0000_14_CYMUXF : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_14_CY0F_28516,
      IB => ALU_imp_tmp_addsub0000_14_CYINIT_28517,
      SEL => ALU_imp_tmp_addsub0000_14_CYSELF_28510,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_14_Q
    );
  ALU_imp_tmp_addsub0000_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_12_CYMUXFAST_28471,
      O => ALU_imp_tmp_addsub0000_14_CYINIT_28517
    );
  ALU_imp_tmp_addsub0000_14_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(14),
      O => ALU_imp_tmp_addsub0000_14_CY0F_28516
    );
  ALU_imp_tmp_addsub0000_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(14),
      O => ALU_imp_tmp_addsub0000_14_CYSELF_28510
    );
  ALU_imp_tmp_addsub0000_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_14_XORG_28506,
      O => ALU_imp_tmp_addsub0000(15)
    );
  ALU_imp_tmp_addsub0000_14_XORG : X_XOR2
    port map (
      I0 => ALU_imp_Maddsub_tmp_addsub0000_cy_14_Q,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(15),
      O => ALU_imp_tmp_addsub0000_14_XORG_28506
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(4),
      ADR1 => ID_ALU_regs_imp_op_code_out(0),
      ADR2 => ID_ALU_regs_imp_operand2_out(4),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(4)
    );
  ALU_imp_tmp_addsub0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_4_XORF_28313,
      O => ALU_imp_tmp_addsub0000(4)
    );
  ALU_imp_tmp_addsub0000_4_XORF : X_XOR2
    port map (
      I0 => ALU_imp_tmp_addsub0000_4_CYINIT_28312,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(4),
      O => ALU_imp_tmp_addsub0000_4_XORF_28313
    );
  ALU_imp_tmp_addsub0000_4_CYMUXF : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_4_CY0F_28311,
      IB => ALU_imp_tmp_addsub0000_4_CYINIT_28312,
      SEL => ALU_imp_tmp_addsub0000_4_CYSELF_28300,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_4_Q
    );
  ALU_imp_tmp_addsub0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_4_CY0F_28311,
      IB => ALU_imp_tmp_addsub0000_4_CY0F_28311,
      SEL => ALU_imp_tmp_addsub0000_4_CYSELF_28300,
      O => ALU_imp_tmp_addsub0000_4_CYMUXF2_28295
    );
  ALU_imp_tmp_addsub0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_3_Q,
      O => ALU_imp_tmp_addsub0000_4_CYINIT_28312
    );
  ALU_imp_tmp_addsub0000_4_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(4),
      O => ALU_imp_tmp_addsub0000_4_CY0F_28311
    );
  ALU_imp_tmp_addsub0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(4),
      O => ALU_imp_tmp_addsub0000_4_CYSELF_28300
    );
  ALU_imp_tmp_addsub0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_4_XORG_28302,
      O => ALU_imp_tmp_addsub0000(5)
    );
  ALU_imp_tmp_addsub0000_4_XORG : X_XOR2
    port map (
      I0 => ALU_imp_Maddsub_tmp_addsub0000_cy_4_Q,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(5),
      O => ALU_imp_tmp_addsub0000_4_XORG_28302
    );
  ALU_imp_tmp_addsub0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_4_CYMUXFAST_28299,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_5_Q
    );
  ALU_imp_tmp_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_3_Q,
      O => ALU_imp_tmp_addsub0000_4_FASTCARRY_28297
    );
  ALU_imp_tmp_addsub0000_4_CYAND : X_AND2
    port map (
      I0 => ALU_imp_tmp_addsub0000_4_CYSELG_28288,
      I1 => ALU_imp_tmp_addsub0000_4_CYSELF_28300,
      O => ALU_imp_tmp_addsub0000_4_CYAND_28298
    );
  ALU_imp_tmp_addsub0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_4_CYMUXG2_28296,
      IB => ALU_imp_tmp_addsub0000_4_FASTCARRY_28297,
      SEL => ALU_imp_tmp_addsub0000_4_CYAND_28298,
      O => ALU_imp_tmp_addsub0000_4_CYMUXFAST_28299
    );
  ALU_imp_tmp_addsub0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_4_CY0G_28294,
      IB => ALU_imp_tmp_addsub0000_4_CYMUXF2_28295,
      SEL => ALU_imp_tmp_addsub0000_4_CYSELG_28288,
      O => ALU_imp_tmp_addsub0000_4_CYMUXG2_28296
    );
  ALU_imp_tmp_addsub0000_4_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(5),
      O => ALU_imp_tmp_addsub0000_4_CY0G_28294
    );
  ALU_imp_tmp_addsub0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(5),
      O => ALU_imp_tmp_addsub0000_4_CYSELG_28288
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3336"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_operand1_out(3),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => N1270_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(3)
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(11),
      ADR1 => ID_ALU_regs_imp_operand2_out(11),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(11)
    );
  ALU_imp_tmp_addsub0000_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_10_XORF_28442,
      O => ALU_imp_tmp_addsub0000(10)
    );
  ALU_imp_tmp_addsub0000_10_XORF : X_XOR2
    port map (
      I0 => ALU_imp_tmp_addsub0000_10_CYINIT_28441,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(10),
      O => ALU_imp_tmp_addsub0000_10_XORF_28442
    );
  ALU_imp_tmp_addsub0000_10_CYMUXF : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_10_CY0F_28440,
      IB => ALU_imp_tmp_addsub0000_10_CYINIT_28441,
      SEL => ALU_imp_tmp_addsub0000_10_CYSELF_28429,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_10_Q
    );
  ALU_imp_tmp_addsub0000_10_CYMUXF2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_10_CY0F_28440,
      IB => ALU_imp_tmp_addsub0000_10_CY0F_28440,
      SEL => ALU_imp_tmp_addsub0000_10_CYSELF_28429,
      O => ALU_imp_tmp_addsub0000_10_CYMUXF2_28424
    );
  ALU_imp_tmp_addsub0000_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_9_Q,
      O => ALU_imp_tmp_addsub0000_10_CYINIT_28441
    );
  ALU_imp_tmp_addsub0000_10_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(10),
      O => ALU_imp_tmp_addsub0000_10_CY0F_28440
    );
  ALU_imp_tmp_addsub0000_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(10),
      O => ALU_imp_tmp_addsub0000_10_CYSELF_28429
    );
  ALU_imp_tmp_addsub0000_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_10_XORG_28431,
      O => ALU_imp_tmp_addsub0000(11)
    );
  ALU_imp_tmp_addsub0000_10_XORG : X_XOR2
    port map (
      I0 => ALU_imp_Maddsub_tmp_addsub0000_cy_10_Q,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(11),
      O => ALU_imp_tmp_addsub0000_10_XORG_28431
    );
  ALU_imp_tmp_addsub0000_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_10_CYMUXFAST_28428,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_11_Q
    );
  ALU_imp_tmp_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_9_Q,
      O => ALU_imp_tmp_addsub0000_10_FASTCARRY_28426
    );
  ALU_imp_tmp_addsub0000_10_CYAND : X_AND2
    port map (
      I0 => ALU_imp_tmp_addsub0000_10_CYSELG_28417,
      I1 => ALU_imp_tmp_addsub0000_10_CYSELF_28429,
      O => ALU_imp_tmp_addsub0000_10_CYAND_28427
    );
  ALU_imp_tmp_addsub0000_10_CYMUXFAST : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_10_CYMUXG2_28425,
      IB => ALU_imp_tmp_addsub0000_10_FASTCARRY_28426,
      SEL => ALU_imp_tmp_addsub0000_10_CYAND_28427,
      O => ALU_imp_tmp_addsub0000_10_CYMUXFAST_28428
    );
  ALU_imp_tmp_addsub0000_10_CYMUXG2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_10_CY0G_28423,
      IB => ALU_imp_tmp_addsub0000_10_CYMUXF2_28424,
      SEL => ALU_imp_tmp_addsub0000_10_CYSELG_28417,
      O => ALU_imp_tmp_addsub0000_10_CYMUXG2_28425
    );
  ALU_imp_tmp_addsub0000_10_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(11),
      O => ALU_imp_tmp_addsub0000_10_CY0G_28423
    );
  ALU_imp_tmp_addsub0000_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(11),
      O => ALU_imp_tmp_addsub0000_10_CYSELG_28417
    );
  write_back_data_from_alu_tmp_addsub0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_0_XORF_28554,
      O => write_back_data_from_alu_tmp_addsub0000(0)
    );
  write_back_data_from_alu_tmp_addsub0000_0_XORF : X_XOR2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_0_CYINIT_28553,
      I1 => Madd_write_back_data_from_alu_tmp_addsub0000_lut(0),
      O => write_back_data_from_alu_tmp_addsub0000_0_XORF_28554
    );
  write_back_data_from_alu_tmp_addsub0000_0_CYMUXF : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_0_CY0F_28552,
      IB => write_back_data_from_alu_tmp_addsub0000_0_CYINIT_28553,
      SEL => write_back_data_from_alu_tmp_addsub0000_0_CYSELF_28546,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_0_Q
    );
  write_back_data_from_alu_tmp_addsub0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_0_BXINV_28544,
      O => write_back_data_from_alu_tmp_addsub0000_0_CYINIT_28553
    );
  write_back_data_from_alu_tmp_addsub0000_0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_pc_out(0),
      O => write_back_data_from_alu_tmp_addsub0000_0_CY0F_28552
    );
  write_back_data_from_alu_tmp_addsub0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_lut(0),
      O => write_back_data_from_alu_tmp_addsub0000_0_CYSELF_28546
    );
  write_back_data_from_alu_tmp_addsub0000_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => write_back_data_from_alu_tmp_addsub0000_0_BXINV_28544
    );
  write_back_data_from_alu_tmp_addsub0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_0_XORG_28542,
      O => write_back_data_from_alu_tmp_addsub0000(1)
    );
  write_back_data_from_alu_tmp_addsub0000_0_XORG : X_XOR2
    port map (
      I0 => Madd_write_back_data_from_alu_tmp_addsub0000_cy_0_Q,
      I1 => Madd_write_back_data_from_alu_tmp_addsub0000_lut(1),
      O => write_back_data_from_alu_tmp_addsub0000_0_XORG_28542
    );
  write_back_data_from_alu_tmp_addsub0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_0_CYMUXG_28541,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_1_Q
    );
  write_back_data_from_alu_tmp_addsub0000_0_CYMUXG : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_0_CY0G_28539,
      IB => Madd_write_back_data_from_alu_tmp_addsub0000_cy_0_Q,
      SEL => write_back_data_from_alu_tmp_addsub0000_0_CYSELG_28533,
      O => write_back_data_from_alu_tmp_addsub0000_0_CYMUXG_28541
    );
  write_back_data_from_alu_tmp_addsub0000_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_pc_out(1),
      O => write_back_data_from_alu_tmp_addsub0000_0_CY0G_28539
    );
  write_back_data_from_alu_tmp_addsub0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_lut(1),
      O => write_back_data_from_alu_tmp_addsub0000_0_CYSELG_28533
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(5),
      ADR1 => ID_ALU_regs_imp_operand2_out(5),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(5)
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ALU_imp_tmp_mux0000_0_0,
      ADR1 => ID_ALU_regs_imp_operand2_out(0),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(0)
    );
  ALU_imp_tmp_addsub0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_0_XORF_28227,
      O => ALU_imp_tmp_addsub0000(0)
    );
  ALU_imp_tmp_addsub0000_0_XORF : X_XOR2
    port map (
      I0 => ALU_imp_tmp_addsub0000_0_CYINIT_28226,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(0),
      O => ALU_imp_tmp_addsub0000_0_XORF_28227
    );
  ALU_imp_tmp_addsub0000_0_CYMUXF : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_0_CY0F_28225,
      IB => ALU_imp_tmp_addsub0000_0_CYINIT_28226,
      SEL => ALU_imp_tmp_addsub0000_0_CYSELF_28219,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_0_Q
    );
  ALU_imp_tmp_addsub0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_cmp_eq0000,
      O => ALU_imp_tmp_addsub0000_0_CYINIT_28226
    );
  ALU_imp_tmp_addsub0000_0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000_0_0,
      O => ALU_imp_tmp_addsub0000_0_CY0F_28225
    );
  ALU_imp_tmp_addsub0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(0),
      O => ALU_imp_tmp_addsub0000_0_CYSELF_28219
    );
  ALU_imp_tmp_addsub0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_0_XORG_28215,
      O => ALU_imp_tmp_addsub0000(1)
    );
  ALU_imp_tmp_addsub0000_0_XORG : X_XOR2
    port map (
      I0 => ALU_imp_Maddsub_tmp_addsub0000_cy_0_Q,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(1),
      O => ALU_imp_tmp_addsub0000_0_XORG_28215
    );
  ALU_imp_tmp_addsub0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_0_CYMUXG_28214,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_1_Q
    );
  ALU_imp_tmp_addsub0000_0_CYMUXG : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_0_CY0G_28212,
      IB => ALU_imp_Maddsub_tmp_addsub0000_cy_0_Q,
      SEL => ALU_imp_tmp_addsub0000_0_CYSELG_28206,
      O => ALU_imp_tmp_addsub0000_0_CYMUXG_28214
    );
  ALU_imp_tmp_addsub0000_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(1),
      O => ALU_imp_tmp_addsub0000_0_CY0G_28212
    );
  ALU_imp_tmp_addsub0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(1),
      O => ALU_imp_tmp_addsub0000_0_CYSELG_28206
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"5655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(1),
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => N1070_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(1)
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(8),
      ADR1 => ID_ALU_regs_imp_operand2_out(8),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(8)
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(9),
      ADR1 => ID_ALU_regs_imp_operand2_out(9),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(9)
    );
  ALU_imp_tmp_addsub0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_8_XORF_28399,
      O => ALU_imp_tmp_addsub0000(8)
    );
  ALU_imp_tmp_addsub0000_8_XORF : X_XOR2
    port map (
      I0 => ALU_imp_tmp_addsub0000_8_CYINIT_28398,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(8),
      O => ALU_imp_tmp_addsub0000_8_XORF_28399
    );
  ALU_imp_tmp_addsub0000_8_CYMUXF : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_8_CY0F_28397,
      IB => ALU_imp_tmp_addsub0000_8_CYINIT_28398,
      SEL => ALU_imp_tmp_addsub0000_8_CYSELF_28386,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_8_Q
    );
  ALU_imp_tmp_addsub0000_8_CYMUXF2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_8_CY0F_28397,
      IB => ALU_imp_tmp_addsub0000_8_CY0F_28397,
      SEL => ALU_imp_tmp_addsub0000_8_CYSELF_28386,
      O => ALU_imp_tmp_addsub0000_8_CYMUXF2_28381
    );
  ALU_imp_tmp_addsub0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_7_Q,
      O => ALU_imp_tmp_addsub0000_8_CYINIT_28398
    );
  ALU_imp_tmp_addsub0000_8_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(8),
      O => ALU_imp_tmp_addsub0000_8_CY0F_28397
    );
  ALU_imp_tmp_addsub0000_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(8),
      O => ALU_imp_tmp_addsub0000_8_CYSELF_28386
    );
  ALU_imp_tmp_addsub0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_8_XORG_28388,
      O => ALU_imp_tmp_addsub0000(9)
    );
  ALU_imp_tmp_addsub0000_8_XORG : X_XOR2
    port map (
      I0 => ALU_imp_Maddsub_tmp_addsub0000_cy_8_Q,
      I1 => ALU_imp_Maddsub_tmp_addsub0000_lut(9),
      O => ALU_imp_tmp_addsub0000_8_XORG_28388
    );
  ALU_imp_tmp_addsub0000_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_addsub0000_8_CYMUXFAST_28385,
      O => ALU_imp_Maddsub_tmp_addsub0000_cy_9_Q
    );
  ALU_imp_tmp_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_cy_7_Q,
      O => ALU_imp_tmp_addsub0000_8_FASTCARRY_28383
    );
  ALU_imp_tmp_addsub0000_8_CYAND : X_AND2
    port map (
      I0 => ALU_imp_tmp_addsub0000_8_CYSELG_28374,
      I1 => ALU_imp_tmp_addsub0000_8_CYSELF_28386,
      O => ALU_imp_tmp_addsub0000_8_CYAND_28384
    );
  ALU_imp_tmp_addsub0000_8_CYMUXFAST : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_8_CYMUXG2_28382,
      IB => ALU_imp_tmp_addsub0000_8_FASTCARRY_28383,
      SEL => ALU_imp_tmp_addsub0000_8_CYAND_28384,
      O => ALU_imp_tmp_addsub0000_8_CYMUXFAST_28385
    );
  ALU_imp_tmp_addsub0000_8_CYMUXG2 : X_MUX2
    port map (
      IA => ALU_imp_tmp_addsub0000_8_CY0G_28380,
      IB => ALU_imp_tmp_addsub0000_8_CYMUXF2_28381,
      SEL => ALU_imp_tmp_addsub0000_8_CYSELG_28374,
      O => ALU_imp_tmp_addsub0000_8_CYMUXG2_28382
    );
  ALU_imp_tmp_addsub0000_8_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_mux0000(9),
      O => ALU_imp_tmp_addsub0000_8_CY0G_28380
    );
  ALU_imp_tmp_addsub0000_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Maddsub_tmp_addsub0000_lut(9),
      O => ALU_imp_tmp_addsub0000_8_CYSELG_28374
    );
  write_back_data_from_alu_tmp_addsub0000_4_LOGIC_ZERO : X_ZERO
    port map (
      O => write_back_data_from_alu_tmp_addsub0000_4_LOGIC_ZERO_28610
    );
  write_back_data_from_alu_tmp_addsub0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_4_XORF_28630,
      O => write_back_data_from_alu_tmp_addsub0000(4)
    );
  write_back_data_from_alu_tmp_addsub0000_4_XORF : X_XOR2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_4_CYINIT_28629,
      I1 => write_back_data_from_alu_tmp_addsub0000_4_F,
      O => write_back_data_from_alu_tmp_addsub0000_4_XORF_28630
    );
  write_back_data_from_alu_tmp_addsub0000_4_CYMUXF : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_4_LOGIC_ZERO_28610,
      IB => write_back_data_from_alu_tmp_addsub0000_4_CYINIT_28629,
      SEL => write_back_data_from_alu_tmp_addsub0000_4_CYSELF_28616,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_4_Q
    );
  write_back_data_from_alu_tmp_addsub0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_4_LOGIC_ZERO_28610,
      IB => write_back_data_from_alu_tmp_addsub0000_4_LOGIC_ZERO_28610,
      SEL => write_back_data_from_alu_tmp_addsub0000_4_CYSELF_28616,
      O => write_back_data_from_alu_tmp_addsub0000_4_CYMUXF2_28611
    );
  write_back_data_from_alu_tmp_addsub0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_3_Q,
      O => write_back_data_from_alu_tmp_addsub0000_4_CYINIT_28629
    );
  write_back_data_from_alu_tmp_addsub0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_4_F,
      O => write_back_data_from_alu_tmp_addsub0000_4_CYSELF_28616
    );
  write_back_data_from_alu_tmp_addsub0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_4_XORG_28618,
      O => write_back_data_from_alu_tmp_addsub0000(5)
    );
  write_back_data_from_alu_tmp_addsub0000_4_XORG : X_XOR2
    port map (
      I0 => Madd_write_back_data_from_alu_tmp_addsub0000_cy_4_Q,
      I1 => write_back_data_from_alu_tmp_addsub0000_4_G,
      O => write_back_data_from_alu_tmp_addsub0000_4_XORG_28618
    );
  write_back_data_from_alu_tmp_addsub0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_4_CYMUXFAST_28615,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_5_Q
    );
  write_back_data_from_alu_tmp_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_3_Q,
      O => write_back_data_from_alu_tmp_addsub0000_4_FASTCARRY_28613
    );
  write_back_data_from_alu_tmp_addsub0000_4_CYAND : X_AND2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_4_CYSELG_28601,
      I1 => write_back_data_from_alu_tmp_addsub0000_4_CYSELF_28616,
      O => write_back_data_from_alu_tmp_addsub0000_4_CYAND_28614
    );
  write_back_data_from_alu_tmp_addsub0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_4_CYMUXG2_28612,
      IB => write_back_data_from_alu_tmp_addsub0000_4_FASTCARRY_28613,
      SEL => write_back_data_from_alu_tmp_addsub0000_4_CYAND_28614,
      O => write_back_data_from_alu_tmp_addsub0000_4_CYMUXFAST_28615
    );
  write_back_data_from_alu_tmp_addsub0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_4_LOGIC_ZERO_28610,
      IB => write_back_data_from_alu_tmp_addsub0000_4_CYMUXF2_28611,
      SEL => write_back_data_from_alu_tmp_addsub0000_4_CYSELG_28601,
      O => write_back_data_from_alu_tmp_addsub0000_4_CYMUXG2_28612
    );
  write_back_data_from_alu_tmp_addsub0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_4_G,
      O => write_back_data_from_alu_tmp_addsub0000_4_CYSELG_28601
    );
  write_back_data_from_alu_tmp_addsub0000_2_LOGIC_ZERO : X_ZERO
    port map (
      O => write_back_data_from_alu_tmp_addsub0000_2_LOGIC_ZERO_28572
    );
  write_back_data_from_alu_tmp_addsub0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_2_XORF_28592,
      O => write_back_data_from_alu_tmp_addsub0000(2)
    );
  write_back_data_from_alu_tmp_addsub0000_2_XORF : X_XOR2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_2_CYINIT_28591,
      I1 => write_back_data_from_alu_tmp_addsub0000_2_F,
      O => write_back_data_from_alu_tmp_addsub0000_2_XORF_28592
    );
  write_back_data_from_alu_tmp_addsub0000_2_CYMUXF : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_2_LOGIC_ZERO_28572,
      IB => write_back_data_from_alu_tmp_addsub0000_2_CYINIT_28591,
      SEL => write_back_data_from_alu_tmp_addsub0000_2_CYSELF_28578,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_2_Q
    );
  write_back_data_from_alu_tmp_addsub0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_2_LOGIC_ZERO_28572,
      IB => write_back_data_from_alu_tmp_addsub0000_2_LOGIC_ZERO_28572,
      SEL => write_back_data_from_alu_tmp_addsub0000_2_CYSELF_28578,
      O => write_back_data_from_alu_tmp_addsub0000_2_CYMUXF2_28573
    );
  write_back_data_from_alu_tmp_addsub0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_1_Q,
      O => write_back_data_from_alu_tmp_addsub0000_2_CYINIT_28591
    );
  write_back_data_from_alu_tmp_addsub0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_2_F,
      O => write_back_data_from_alu_tmp_addsub0000_2_CYSELF_28578
    );
  write_back_data_from_alu_tmp_addsub0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_2_XORG_28580,
      O => write_back_data_from_alu_tmp_addsub0000(3)
    );
  write_back_data_from_alu_tmp_addsub0000_2_XORG : X_XOR2
    port map (
      I0 => Madd_write_back_data_from_alu_tmp_addsub0000_cy_2_Q,
      I1 => write_back_data_from_alu_tmp_addsub0000_2_G,
      O => write_back_data_from_alu_tmp_addsub0000_2_XORG_28580
    );
  write_back_data_from_alu_tmp_addsub0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_2_CYMUXFAST_28577,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_3_Q
    );
  write_back_data_from_alu_tmp_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_1_Q,
      O => write_back_data_from_alu_tmp_addsub0000_2_FASTCARRY_28575
    );
  write_back_data_from_alu_tmp_addsub0000_2_CYAND : X_AND2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_2_CYSELG_28563,
      I1 => write_back_data_from_alu_tmp_addsub0000_2_CYSELF_28578,
      O => write_back_data_from_alu_tmp_addsub0000_2_CYAND_28576
    );
  write_back_data_from_alu_tmp_addsub0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_2_CYMUXG2_28574,
      IB => write_back_data_from_alu_tmp_addsub0000_2_FASTCARRY_28575,
      SEL => write_back_data_from_alu_tmp_addsub0000_2_CYAND_28576,
      O => write_back_data_from_alu_tmp_addsub0000_2_CYMUXFAST_28577
    );
  write_back_data_from_alu_tmp_addsub0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_2_LOGIC_ZERO_28572,
      IB => write_back_data_from_alu_tmp_addsub0000_2_CYMUXF2_28573,
      SEL => write_back_data_from_alu_tmp_addsub0000_2_CYSELG_28563,
      O => write_back_data_from_alu_tmp_addsub0000_2_CYMUXG2_28574
    );
  write_back_data_from_alu_tmp_addsub0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_2_G,
      O => write_back_data_from_alu_tmp_addsub0000_2_CYSELG_28563
    );
  write_back_data_from_alu_tmp_addsub0000_6_LOGIC_ZERO : X_ZERO
    port map (
      O => write_back_data_from_alu_tmp_addsub0000_6_LOGIC_ZERO_28648
    );
  write_back_data_from_alu_tmp_addsub0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_6_XORF_28668,
      O => write_back_data_from_alu_tmp_addsub0000(6)
    );
  write_back_data_from_alu_tmp_addsub0000_6_XORF : X_XOR2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_6_CYINIT_28667,
      I1 => write_back_data_from_alu_tmp_addsub0000_6_F,
      O => write_back_data_from_alu_tmp_addsub0000_6_XORF_28668
    );
  write_back_data_from_alu_tmp_addsub0000_6_CYMUXF : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_6_LOGIC_ZERO_28648,
      IB => write_back_data_from_alu_tmp_addsub0000_6_CYINIT_28667,
      SEL => write_back_data_from_alu_tmp_addsub0000_6_CYSELF_28654,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_6_Q
    );
  write_back_data_from_alu_tmp_addsub0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_6_LOGIC_ZERO_28648,
      IB => write_back_data_from_alu_tmp_addsub0000_6_LOGIC_ZERO_28648,
      SEL => write_back_data_from_alu_tmp_addsub0000_6_CYSELF_28654,
      O => write_back_data_from_alu_tmp_addsub0000_6_CYMUXF2_28649
    );
  write_back_data_from_alu_tmp_addsub0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_5_Q,
      O => write_back_data_from_alu_tmp_addsub0000_6_CYINIT_28667
    );
  write_back_data_from_alu_tmp_addsub0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_6_F,
      O => write_back_data_from_alu_tmp_addsub0000_6_CYSELF_28654
    );
  write_back_data_from_alu_tmp_addsub0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_6_XORG_28656,
      O => write_back_data_from_alu_tmp_addsub0000(7)
    );
  write_back_data_from_alu_tmp_addsub0000_6_XORG : X_XOR2
    port map (
      I0 => Madd_write_back_data_from_alu_tmp_addsub0000_cy_6_Q,
      I1 => write_back_data_from_alu_tmp_addsub0000_6_G,
      O => write_back_data_from_alu_tmp_addsub0000_6_XORG_28656
    );
  write_back_data_from_alu_tmp_addsub0000_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_6_CYMUXFAST_28653,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_7_Q
    );
  write_back_data_from_alu_tmp_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_5_Q,
      O => write_back_data_from_alu_tmp_addsub0000_6_FASTCARRY_28651
    );
  write_back_data_from_alu_tmp_addsub0000_6_CYAND : X_AND2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_6_CYSELG_28639,
      I1 => write_back_data_from_alu_tmp_addsub0000_6_CYSELF_28654,
      O => write_back_data_from_alu_tmp_addsub0000_6_CYAND_28652
    );
  write_back_data_from_alu_tmp_addsub0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_6_CYMUXG2_28650,
      IB => write_back_data_from_alu_tmp_addsub0000_6_FASTCARRY_28651,
      SEL => write_back_data_from_alu_tmp_addsub0000_6_CYAND_28652,
      O => write_back_data_from_alu_tmp_addsub0000_6_CYMUXFAST_28653
    );
  write_back_data_from_alu_tmp_addsub0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_6_LOGIC_ZERO_28648,
      IB => write_back_data_from_alu_tmp_addsub0000_6_CYMUXF2_28649,
      SEL => write_back_data_from_alu_tmp_addsub0000_6_CYSELG_28639,
      O => write_back_data_from_alu_tmp_addsub0000_6_CYMUXG2_28650
    );
  write_back_data_from_alu_tmp_addsub0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_6_G,
      O => write_back_data_from_alu_tmp_addsub0000_6_CYSELG_28639
    );
  write_back_data_from_alu_tmp_addsub0000_10_LOGIC_ZERO : X_ZERO
    port map (
      O => write_back_data_from_alu_tmp_addsub0000_10_LOGIC_ZERO_28724
    );
  write_back_data_from_alu_tmp_addsub0000_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_10_XORF_28744,
      O => write_back_data_from_alu_tmp_addsub0000(10)
    );
  write_back_data_from_alu_tmp_addsub0000_10_XORF : X_XOR2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_10_CYINIT_28743,
      I1 => write_back_data_from_alu_tmp_addsub0000_10_F,
      O => write_back_data_from_alu_tmp_addsub0000_10_XORF_28744
    );
  write_back_data_from_alu_tmp_addsub0000_10_CYMUXF : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_10_LOGIC_ZERO_28724,
      IB => write_back_data_from_alu_tmp_addsub0000_10_CYINIT_28743,
      SEL => write_back_data_from_alu_tmp_addsub0000_10_CYSELF_28730,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_10_Q
    );
  write_back_data_from_alu_tmp_addsub0000_10_CYMUXF2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_10_LOGIC_ZERO_28724,
      IB => write_back_data_from_alu_tmp_addsub0000_10_LOGIC_ZERO_28724,
      SEL => write_back_data_from_alu_tmp_addsub0000_10_CYSELF_28730,
      O => write_back_data_from_alu_tmp_addsub0000_10_CYMUXF2_28725
    );
  write_back_data_from_alu_tmp_addsub0000_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_9_Q,
      O => write_back_data_from_alu_tmp_addsub0000_10_CYINIT_28743
    );
  write_back_data_from_alu_tmp_addsub0000_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_10_F,
      O => write_back_data_from_alu_tmp_addsub0000_10_CYSELF_28730
    );
  write_back_data_from_alu_tmp_addsub0000_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_10_XORG_28732,
      O => write_back_data_from_alu_tmp_addsub0000(11)
    );
  write_back_data_from_alu_tmp_addsub0000_10_XORG : X_XOR2
    port map (
      I0 => Madd_write_back_data_from_alu_tmp_addsub0000_cy_10_Q,
      I1 => write_back_data_from_alu_tmp_addsub0000_10_G,
      O => write_back_data_from_alu_tmp_addsub0000_10_XORG_28732
    );
  write_back_data_from_alu_tmp_addsub0000_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_10_CYMUXFAST_28729,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_11_Q
    );
  write_back_data_from_alu_tmp_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_9_Q,
      O => write_back_data_from_alu_tmp_addsub0000_10_FASTCARRY_28727
    );
  write_back_data_from_alu_tmp_addsub0000_10_CYAND : X_AND2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_10_CYSELG_28715,
      I1 => write_back_data_from_alu_tmp_addsub0000_10_CYSELF_28730,
      O => write_back_data_from_alu_tmp_addsub0000_10_CYAND_28728
    );
  write_back_data_from_alu_tmp_addsub0000_10_CYMUXFAST : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_10_CYMUXG2_28726,
      IB => write_back_data_from_alu_tmp_addsub0000_10_FASTCARRY_28727,
      SEL => write_back_data_from_alu_tmp_addsub0000_10_CYAND_28728,
      O => write_back_data_from_alu_tmp_addsub0000_10_CYMUXFAST_28729
    );
  write_back_data_from_alu_tmp_addsub0000_10_CYMUXG2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_10_LOGIC_ZERO_28724,
      IB => write_back_data_from_alu_tmp_addsub0000_10_CYMUXF2_28725,
      SEL => write_back_data_from_alu_tmp_addsub0000_10_CYSELG_28715,
      O => write_back_data_from_alu_tmp_addsub0000_10_CYMUXG2_28726
    );
  write_back_data_from_alu_tmp_addsub0000_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_10_G,
      O => write_back_data_from_alu_tmp_addsub0000_10_CYSELG_28715
    );
  write_back_data_from_alu_tmp_addsub0000_12_LOGIC_ZERO : X_ZERO
    port map (
      O => write_back_data_from_alu_tmp_addsub0000_12_LOGIC_ZERO_28762
    );
  write_back_data_from_alu_tmp_addsub0000_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_12_XORF_28782,
      O => write_back_data_from_alu_tmp_addsub0000(12)
    );
  write_back_data_from_alu_tmp_addsub0000_12_XORF : X_XOR2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_12_CYINIT_28781,
      I1 => write_back_data_from_alu_tmp_addsub0000_12_F,
      O => write_back_data_from_alu_tmp_addsub0000_12_XORF_28782
    );
  write_back_data_from_alu_tmp_addsub0000_12_CYMUXF : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_12_LOGIC_ZERO_28762,
      IB => write_back_data_from_alu_tmp_addsub0000_12_CYINIT_28781,
      SEL => write_back_data_from_alu_tmp_addsub0000_12_CYSELF_28768,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_12_Q
    );
  write_back_data_from_alu_tmp_addsub0000_12_CYMUXF2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_12_LOGIC_ZERO_28762,
      IB => write_back_data_from_alu_tmp_addsub0000_12_LOGIC_ZERO_28762,
      SEL => write_back_data_from_alu_tmp_addsub0000_12_CYSELF_28768,
      O => write_back_data_from_alu_tmp_addsub0000_12_CYMUXF2_28763
    );
  write_back_data_from_alu_tmp_addsub0000_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_11_Q,
      O => write_back_data_from_alu_tmp_addsub0000_12_CYINIT_28781
    );
  write_back_data_from_alu_tmp_addsub0000_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_12_F,
      O => write_back_data_from_alu_tmp_addsub0000_12_CYSELF_28768
    );
  write_back_data_from_alu_tmp_addsub0000_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_12_XORG_28770,
      O => write_back_data_from_alu_tmp_addsub0000(13)
    );
  write_back_data_from_alu_tmp_addsub0000_12_XORG : X_XOR2
    port map (
      I0 => Madd_write_back_data_from_alu_tmp_addsub0000_cy_12_Q,
      I1 => write_back_data_from_alu_tmp_addsub0000_12_G,
      O => write_back_data_from_alu_tmp_addsub0000_12_XORG_28770
    );
  write_back_data_from_alu_tmp_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_11_Q,
      O => write_back_data_from_alu_tmp_addsub0000_12_FASTCARRY_28765
    );
  write_back_data_from_alu_tmp_addsub0000_12_CYAND : X_AND2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_12_CYSELG_28753,
      I1 => write_back_data_from_alu_tmp_addsub0000_12_CYSELF_28768,
      O => write_back_data_from_alu_tmp_addsub0000_12_CYAND_28766
    );
  write_back_data_from_alu_tmp_addsub0000_12_CYMUXFAST : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_12_CYMUXG2_28764,
      IB => write_back_data_from_alu_tmp_addsub0000_12_FASTCARRY_28765,
      SEL => write_back_data_from_alu_tmp_addsub0000_12_CYAND_28766,
      O => write_back_data_from_alu_tmp_addsub0000_12_CYMUXFAST_28767
    );
  write_back_data_from_alu_tmp_addsub0000_12_CYMUXG2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_12_LOGIC_ZERO_28762,
      IB => write_back_data_from_alu_tmp_addsub0000_12_CYMUXF2_28763,
      SEL => write_back_data_from_alu_tmp_addsub0000_12_CYSELG_28753,
      O => write_back_data_from_alu_tmp_addsub0000_12_CYMUXG2_28764
    );
  write_back_data_from_alu_tmp_addsub0000_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_12_G,
      O => write_back_data_from_alu_tmp_addsub0000_12_CYSELG_28753
    );
  write_back_data_from_alu_tmp_addsub0000_14_LOGIC_ZERO : X_ZERO
    port map (
      O => write_back_data_from_alu_tmp_addsub0000_14_LOGIC_ZERO_28812
    );
  write_back_data_from_alu_tmp_addsub0000_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_14_XORF_28813,
      O => write_back_data_from_alu_tmp_addsub0000(14)
    );
  write_back_data_from_alu_tmp_addsub0000_14_XORF : X_XOR2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_14_CYINIT_28811,
      I1 => write_back_data_from_alu_tmp_addsub0000_14_F,
      O => write_back_data_from_alu_tmp_addsub0000_14_XORF_28813
    );
  write_back_data_from_alu_tmp_addsub0000_14_CYMUXF : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_14_LOGIC_ZERO_28812,
      IB => write_back_data_from_alu_tmp_addsub0000_14_CYINIT_28811,
      SEL => write_back_data_from_alu_tmp_addsub0000_14_CYSELF_28802,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_14_Q
    );
  write_back_data_from_alu_tmp_addsub0000_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_12_CYMUXFAST_28767,
      O => write_back_data_from_alu_tmp_addsub0000_14_CYINIT_28811
    );
  write_back_data_from_alu_tmp_addsub0000_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_14_F,
      O => write_back_data_from_alu_tmp_addsub0000_14_CYSELF_28802
    );
  write_back_data_from_alu_tmp_addsub0000_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_14_XORG_28799,
      O => write_back_data_from_alu_tmp_addsub0000(15)
    );
  write_back_data_from_alu_tmp_addsub0000_14_XORG : X_XOR2
    port map (
      I0 => Madd_write_back_data_from_alu_tmp_addsub0000_cy_14_Q,
      I1 => ID_ALU_regs_imp_pc_out_15_rt_28796,
      O => write_back_data_from_alu_tmp_addsub0000_14_XORG_28799
    );
  write_back_data_from_alu_tmp_addsub0000_8_LOGIC_ZERO : X_ZERO
    port map (
      O => write_back_data_from_alu_tmp_addsub0000_8_LOGIC_ZERO_28686
    );
  write_back_data_from_alu_tmp_addsub0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_8_XORF_28706,
      O => write_back_data_from_alu_tmp_addsub0000(8)
    );
  write_back_data_from_alu_tmp_addsub0000_8_XORF : X_XOR2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_8_CYINIT_28705,
      I1 => write_back_data_from_alu_tmp_addsub0000_8_F,
      O => write_back_data_from_alu_tmp_addsub0000_8_XORF_28706
    );
  write_back_data_from_alu_tmp_addsub0000_8_CYMUXF : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_8_LOGIC_ZERO_28686,
      IB => write_back_data_from_alu_tmp_addsub0000_8_CYINIT_28705,
      SEL => write_back_data_from_alu_tmp_addsub0000_8_CYSELF_28692,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_8_Q
    );
  write_back_data_from_alu_tmp_addsub0000_8_CYMUXF2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_8_LOGIC_ZERO_28686,
      IB => write_back_data_from_alu_tmp_addsub0000_8_LOGIC_ZERO_28686,
      SEL => write_back_data_from_alu_tmp_addsub0000_8_CYSELF_28692,
      O => write_back_data_from_alu_tmp_addsub0000_8_CYMUXF2_28687
    );
  write_back_data_from_alu_tmp_addsub0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_7_Q,
      O => write_back_data_from_alu_tmp_addsub0000_8_CYINIT_28705
    );
  write_back_data_from_alu_tmp_addsub0000_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_8_F,
      O => write_back_data_from_alu_tmp_addsub0000_8_CYSELF_28692
    );
  write_back_data_from_alu_tmp_addsub0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_8_XORG_28694,
      O => write_back_data_from_alu_tmp_addsub0000(9)
    );
  write_back_data_from_alu_tmp_addsub0000_8_XORG : X_XOR2
    port map (
      I0 => Madd_write_back_data_from_alu_tmp_addsub0000_cy_8_Q,
      I1 => write_back_data_from_alu_tmp_addsub0000_8_G,
      O => write_back_data_from_alu_tmp_addsub0000_8_XORG_28694
    );
  write_back_data_from_alu_tmp_addsub0000_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_8_CYMUXFAST_28691,
      O => Madd_write_back_data_from_alu_tmp_addsub0000_cy_9_Q
    );
  write_back_data_from_alu_tmp_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_write_back_data_from_alu_tmp_addsub0000_cy_7_Q,
      O => write_back_data_from_alu_tmp_addsub0000_8_FASTCARRY_28689
    );
  write_back_data_from_alu_tmp_addsub0000_8_CYAND : X_AND2
    port map (
      I0 => write_back_data_from_alu_tmp_addsub0000_8_CYSELG_28677,
      I1 => write_back_data_from_alu_tmp_addsub0000_8_CYSELF_28692,
      O => write_back_data_from_alu_tmp_addsub0000_8_CYAND_28690
    );
  write_back_data_from_alu_tmp_addsub0000_8_CYMUXFAST : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_8_CYMUXG2_28688,
      IB => write_back_data_from_alu_tmp_addsub0000_8_FASTCARRY_28689,
      SEL => write_back_data_from_alu_tmp_addsub0000_8_CYAND_28690,
      O => write_back_data_from_alu_tmp_addsub0000_8_CYMUXFAST_28691
    );
  write_back_data_from_alu_tmp_addsub0000_8_CYMUXG2 : X_MUX2
    port map (
      IA => write_back_data_from_alu_tmp_addsub0000_8_LOGIC_ZERO_28686,
      IB => write_back_data_from_alu_tmp_addsub0000_8_CYMUXF2_28687,
      SEL => write_back_data_from_alu_tmp_addsub0000_8_CYSELG_28677,
      O => write_back_data_from_alu_tmp_addsub0000_8_CYMUXG2_28688
    );
  write_back_data_from_alu_tmp_addsub0000_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_addsub0000_8_G,
      O => write_back_data_from_alu_tmp_addsub0000_8_CYSELG_28677
    );
  VGA_x_9_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_9_0,
      O => VGA_x_9_2_DYMUX_27380
    );
  VGA_x_9_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_9_2_CLKINV_27377
    );
  VGA_x_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_1_1_FXMUX_55979,
      O => VGA_x_1_DXMUX_27421
    );
  VGA_x_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_0_1_GYMUX_55235,
      O => VGA_x_1_DYMUX_27413
    );
  VGA_x_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_1_SRINVNOT
    );
  VGA_x_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_1_CLKINV_27410
    );
  VGA_x_4_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_4_0,
      O => VGA_x_4_2_DYMUX_27324
    );
  VGA_x_4_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_4_2_CLKINV_27321
    );
  VGA_x_6_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_6_0,
      O => VGA_x_6_2_DYMUX_27338
    );
  VGA_x_6_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_6_2_CLKINV_27335
    );
  N1105_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1105,
      O => N1105_0
    );
  N1105_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N74_pack_1,
      O => VGA_N74
    );
  N1857_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1857,
      O => N1857_0
    );
  N1857_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N68,
      O => VGA_N68_0
    );
  VGA_y_7_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_7_1,
      O => VGA_y_7_2_DYMUX_27396
    );
  VGA_y_7_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_y_7_2_CLKINV_27393
    );
  VGA_y_7_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_16852,
      O => VGA_y_7_2_CEINV_27392
    );
  VGA_x_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_5_1_GYMUX_55331,
      O => VGA_x_5_DXMUX_27541
    );
  VGA_x_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_4_0,
      O => VGA_x_5_DYMUX_27533
    );
  VGA_x_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_5_SRINVNOT
    );
  VGA_x_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_5_CLKINV_27530
    );
  VGA_romAddr_cmp_le0018_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0018,
      O => VGA_romAddr_cmp_le0018_0
    );
  VGA_romAddr_cmp_le0018_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N62,
      O => VGA_N62_0
    );
  VGA_x_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_3_0,
      O => VGA_x_3_DXMUX_27445
    );
  VGA_x_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_2_1_GYMUX_55259,
      O => VGA_x_3_DYMUX_27437
    );
  VGA_x_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_3_SRINVNOT
    );
  VGA_x_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_3_CLKINV_27434
    );
  VGA_romAddr_mux0054_4_1207_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1207_27300,
      O => VGA_romAddr_mux0054_4_1207_0
    );
  VGA_romAddr_mux0054_4_1207_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_1016_SW2_pack_1,
      O => VGA_romAddr_mux0054_7_1016_SW2
    );
  VGA_x_3_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_3_0,
      O => VGA_x_3_2_DYMUX_27310
    );
  VGA_x_3_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_3_2_CLKINV_27307
    );
  VGA_x_7_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_7_0,
      O => VGA_x_7_2_DYMUX_27352
    );
  VGA_x_7_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_7_2_CLKINV_27349
    );
  VGA_x_8_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_8_0,
      O => VGA_x_8_2_DYMUX_27366
    );
  VGA_x_8_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_8_2_CLKINV_27363
    );
  VGA_y_0_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_y_0_LOGIC_ZERO_29603
    );
  VGA_y_0_LOGIC_ONE : X_ONE
    port map (
      O => VGA_y_0_LOGIC_ONE_29628
    );
  VGA_y_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_0_XORF_29629,
      O => VGA_y_0_DXMUX_29631
    );
  VGA_y_0_XORF : X_XOR2
    port map (
      I0 => VGA_y_0_CYINIT_29627,
      I1 => VGA_Mcount_y_lut_0_1,
      O => VGA_y_0_XORF_29629
    );
  VGA_y_0_CYMUXF : X_MUX2
    port map (
      IA => VGA_y_0_LOGIC_ONE_29628,
      IB => VGA_y_0_CYINIT_29627,
      SEL => VGA_y_0_CYSELF_29618,
      O => VGA_Mcount_y_cy(0)
    );
  VGA_y_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_0_BXINV_29616,
      O => VGA_y_0_CYINIT_29627
    );
  VGA_y_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_y_lut_0_1,
      O => VGA_y_0_CYSELF_29618
    );
  VGA_y_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => VGA_y_0_BXINV_29616
    );
  VGA_y_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_0_XORG_29606,
      O => VGA_y_0_DYMUX_29608
    );
  VGA_y_0_XORG : X_XOR2
    port map (
      I0 => VGA_Mcount_y_cy(0),
      I1 => VGA_y_0_G,
      O => VGA_y_0_XORG_29606
    );
  VGA_y_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_0_CYMUXG_29605,
      O => VGA_Mcount_y_cy(1)
    );
  VGA_y_0_CYMUXG : X_MUX2
    port map (
      IA => VGA_y_0_LOGIC_ZERO_29603,
      IB => VGA_Mcount_y_cy(0),
      SEL => VGA_y_0_CYSELG_29594,
      O => VGA_y_0_CYMUXG_29605
    );
  VGA_y_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_0_G,
      O => VGA_y_0_CYSELG_29594
    );
  VGA_y_0_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_y_0_SRINVNOT
    );
  VGA_y_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_y_0_CLKINV_29591
    );
  VGA_y_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_16852,
      O => VGA_y_0_CEINV_29590
    );
  VGA_y_2_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_y_2_LOGIC_ZERO_29662
    );
  VGA_y_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_2_XORF_29690,
      O => VGA_y_2_DXMUX_29692
    );
  VGA_y_2_XORF : X_XOR2
    port map (
      I0 => VGA_y_2_CYINIT_29689,
      I1 => VGA_y_2_F,
      O => VGA_y_2_XORF_29690
    );
  VGA_y_2_CYMUXF : X_MUX2
    port map (
      IA => VGA_y_2_LOGIC_ZERO_29662,
      IB => VGA_y_2_CYINIT_29689,
      SEL => VGA_y_2_CYSELF_29668,
      O => VGA_Mcount_y_cy(2)
    );
  VGA_y_2_CYMUXF2 : X_MUX2
    port map (
      IA => VGA_y_2_LOGIC_ZERO_29662,
      IB => VGA_y_2_LOGIC_ZERO_29662,
      SEL => VGA_y_2_CYSELF_29668,
      O => VGA_y_2_CYMUXF2_29663
    );
  VGA_y_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_y_cy(1),
      O => VGA_y_2_CYINIT_29689
    );
  VGA_y_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_2_F,
      O => VGA_y_2_CYSELF_29668
    );
  VGA_y_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_2_GYMUX_29671,
      O => VGA_y_2_DYMUX_29672
    );
  VGA_y_2_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_2_XORG_29670,
      O => VGA_y_2_GYMUX_29671
    );
  VGA_y_2_XORG : X_XOR2
    port map (
      I0 => VGA_Mcount_y_cy(2),
      I1 => VGA_y_2_G,
      O => VGA_y_2_XORG_29670
    );
  VGA_y_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_2_CYMUXFAST_29667,
      O => VGA_Mcount_y_cy(3)
    );
  VGA_y_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_y_cy(1),
      O => VGA_y_2_FASTCARRY_29665
    );
  VGA_y_2_CYAND : X_AND2
    port map (
      I0 => VGA_y_2_CYSELG_29653,
      I1 => VGA_y_2_CYSELF_29668,
      O => VGA_y_2_CYAND_29666
    );
  VGA_y_2_CYMUXFAST : X_MUX2
    port map (
      IA => VGA_y_2_CYMUXG2_29664,
      IB => VGA_y_2_FASTCARRY_29665,
      SEL => VGA_y_2_CYAND_29666,
      O => VGA_y_2_CYMUXFAST_29667
    );
  VGA_y_2_CYMUXG2 : X_MUX2
    port map (
      IA => VGA_y_2_LOGIC_ZERO_29662,
      IB => VGA_y_2_CYMUXF2_29663,
      SEL => VGA_y_2_CYSELG_29653,
      O => VGA_y_2_CYMUXG2_29664
    );
  VGA_y_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_2_G,
      O => VGA_y_2_CYSELG_29653
    );
  VGA_y_2_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_y_2_SRINVNOT
    );
  VGA_y_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_y_2_CLKINV_29650
    );
  VGA_y_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_16852,
      O => VGA_y_2_CEINV_29649
    );
  VGA_Result_0_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_Result_0_LOGIC_ZERO_29416
    );
  VGA_Result_0_LOGIC_ONE : X_ONE
    port map (
      O => VGA_Result_0_LOGIC_ONE_29433
    );
  VGA_Result_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_0_XORF_29434,
      O => VGA_Result(0)
    );
  VGA_Result_0_XORF : X_XOR2
    port map (
      I0 => VGA_Result_0_CYINIT_29432,
      I1 => VGA_Mcount_x_lut(0),
      O => VGA_Result_0_XORF_29434
    );
  VGA_Result_0_CYMUXF : X_MUX2
    port map (
      IA => VGA_Result_0_LOGIC_ONE_29433,
      IB => VGA_Result_0_CYINIT_29432,
      SEL => VGA_Result_0_CYSELF_29423,
      O => VGA_Mcount_x_cy_0_Q
    );
  VGA_Result_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_0_BXINV_29421,
      O => VGA_Result_0_CYINIT_29432
    );
  VGA_Result_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_lut(0),
      O => VGA_Result_0_CYSELF_29423
    );
  VGA_Result_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => VGA_Result_0_BXINV_29421
    );
  VGA_Result_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_0_XORG_29419,
      O => VGA_Result(1)
    );
  VGA_Result_0_XORG : X_XOR2
    port map (
      I0 => VGA_Mcount_x_cy_0_Q,
      I1 => VGA_Result_0_G,
      O => VGA_Result_0_XORG_29419
    );
  VGA_Result_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_0_CYMUXG_29418,
      O => VGA_Mcount_x_cy_1_Q
    );
  VGA_Result_0_CYMUXG : X_MUX2
    port map (
      IA => VGA_Result_0_LOGIC_ZERO_29416,
      IB => VGA_Mcount_x_cy_0_Q,
      SEL => VGA_Result_0_CYSELG_29407,
      O => VGA_Result_0_CYMUXG_29418
    );
  VGA_Result_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_0_G,
      O => VGA_Result_0_CYSELG_29407
    );
  VGA_Result_6_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_Result_6_LOGIC_ZERO_29528
    );
  VGA_Result_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_6_XORF_29548,
      O => VGA_Result(6)
    );
  VGA_Result_6_XORF : X_XOR2
    port map (
      I0 => VGA_Result_6_CYINIT_29547,
      I1 => VGA_Result_6_F,
      O => VGA_Result_6_XORF_29548
    );
  VGA_Result_6_CYMUXF : X_MUX2
    port map (
      IA => VGA_Result_6_LOGIC_ZERO_29528,
      IB => VGA_Result_6_CYINIT_29547,
      SEL => VGA_Result_6_CYSELF_29534,
      O => VGA_Mcount_x_cy_6_Q
    );
  VGA_Result_6_CYMUXF2 : X_MUX2
    port map (
      IA => VGA_Result_6_LOGIC_ZERO_29528,
      IB => VGA_Result_6_LOGIC_ZERO_29528,
      SEL => VGA_Result_6_CYSELF_29534,
      O => VGA_Result_6_CYMUXF2_29529
    );
  VGA_Result_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_cy_5_Q,
      O => VGA_Result_6_CYINIT_29547
    );
  VGA_Result_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_6_F,
      O => VGA_Result_6_CYSELF_29534
    );
  VGA_Result_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_6_XORG_29536,
      O => VGA_Result(7)
    );
  VGA_Result_6_XORG : X_XOR2
    port map (
      I0 => VGA_Mcount_x_cy_6_Q,
      I1 => VGA_Result_6_G,
      O => VGA_Result_6_XORG_29536
    );
  VGA_Result_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_cy_5_Q,
      O => VGA_Result_6_FASTCARRY_29531
    );
  VGA_Result_6_CYAND : X_AND2
    port map (
      I0 => VGA_Result_6_CYSELG_29519,
      I1 => VGA_Result_6_CYSELF_29534,
      O => VGA_Result_6_CYAND_29532
    );
  VGA_Result_6_CYMUXFAST : X_MUX2
    port map (
      IA => VGA_Result_6_CYMUXG2_29530,
      IB => VGA_Result_6_FASTCARRY_29531,
      SEL => VGA_Result_6_CYAND_29532,
      O => VGA_Result_6_CYMUXFAST_29533
    );
  VGA_Result_6_CYMUXG2 : X_MUX2
    port map (
      IA => VGA_Result_6_LOGIC_ZERO_29528,
      IB => VGA_Result_6_CYMUXF2_29529,
      SEL => VGA_Result_6_CYSELG_29519,
      O => VGA_Result_6_CYMUXG2_29530
    );
  VGA_Result_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_6_G,
      O => VGA_Result_6_CYSELG_29519
    );
  VGA_Result_2_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_Result_2_LOGIC_ZERO_29452
    );
  VGA_Result_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_2_XORF_29472,
      O => VGA_Result(2)
    );
  VGA_Result_2_XORF : X_XOR2
    port map (
      I0 => VGA_Result_2_CYINIT_29471,
      I1 => VGA_Result_2_F,
      O => VGA_Result_2_XORF_29472
    );
  VGA_Result_2_CYMUXF : X_MUX2
    port map (
      IA => VGA_Result_2_LOGIC_ZERO_29452,
      IB => VGA_Result_2_CYINIT_29471,
      SEL => VGA_Result_2_CYSELF_29458,
      O => VGA_Mcount_x_cy_2_Q
    );
  VGA_Result_2_CYMUXF2 : X_MUX2
    port map (
      IA => VGA_Result_2_LOGIC_ZERO_29452,
      IB => VGA_Result_2_LOGIC_ZERO_29452,
      SEL => VGA_Result_2_CYSELF_29458,
      O => VGA_Result_2_CYMUXF2_29453
    );
  VGA_Result_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_cy_1_Q,
      O => VGA_Result_2_CYINIT_29471
    );
  VGA_Result_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_2_F,
      O => VGA_Result_2_CYSELF_29458
    );
  VGA_Result_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_2_XORG_29460,
      O => VGA_Result(3)
    );
  VGA_Result_2_XORG : X_XOR2
    port map (
      I0 => VGA_Mcount_x_cy_2_Q,
      I1 => VGA_Result_2_G,
      O => VGA_Result_2_XORG_29460
    );
  VGA_Result_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_2_CYMUXFAST_29457,
      O => VGA_Mcount_x_cy_3_Q
    );
  VGA_Result_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_cy_1_Q,
      O => VGA_Result_2_FASTCARRY_29455
    );
  VGA_Result_2_CYAND : X_AND2
    port map (
      I0 => VGA_Result_2_CYSELG_29443,
      I1 => VGA_Result_2_CYSELF_29458,
      O => VGA_Result_2_CYAND_29456
    );
  VGA_Result_2_CYMUXFAST : X_MUX2
    port map (
      IA => VGA_Result_2_CYMUXG2_29454,
      IB => VGA_Result_2_FASTCARRY_29455,
      SEL => VGA_Result_2_CYAND_29456,
      O => VGA_Result_2_CYMUXFAST_29457
    );
  VGA_Result_2_CYMUXG2 : X_MUX2
    port map (
      IA => VGA_Result_2_LOGIC_ZERO_29452,
      IB => VGA_Result_2_CYMUXF2_29453,
      SEL => VGA_Result_2_CYSELG_29443,
      O => VGA_Result_2_CYMUXG2_29454
    );
  VGA_Result_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_2_G,
      O => VGA_Result_2_CYSELG_29443
    );
  VGA_Result_4_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_Result_4_LOGIC_ZERO_29490
    );
  VGA_Result_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_4_XORF_29510,
      O => VGA_Result(4)
    );
  VGA_Result_4_XORF : X_XOR2
    port map (
      I0 => VGA_Result_4_CYINIT_29509,
      I1 => VGA_Result_4_F,
      O => VGA_Result_4_XORF_29510
    );
  VGA_Result_4_CYMUXF : X_MUX2
    port map (
      IA => VGA_Result_4_LOGIC_ZERO_29490,
      IB => VGA_Result_4_CYINIT_29509,
      SEL => VGA_Result_4_CYSELF_29496,
      O => VGA_Mcount_x_cy_4_Q
    );
  VGA_Result_4_CYMUXF2 : X_MUX2
    port map (
      IA => VGA_Result_4_LOGIC_ZERO_29490,
      IB => VGA_Result_4_LOGIC_ZERO_29490,
      SEL => VGA_Result_4_CYSELF_29496,
      O => VGA_Result_4_CYMUXF2_29491
    );
  VGA_Result_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_cy_3_Q,
      O => VGA_Result_4_CYINIT_29509
    );
  VGA_Result_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_4_F,
      O => VGA_Result_4_CYSELF_29496
    );
  VGA_Result_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_4_XORG_29498,
      O => VGA_Result(5)
    );
  VGA_Result_4_XORG : X_XOR2
    port map (
      I0 => VGA_Mcount_x_cy_4_Q,
      I1 => VGA_Result_4_G,
      O => VGA_Result_4_XORG_29498
    );
  VGA_Result_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_4_CYMUXFAST_29495,
      O => VGA_Mcount_x_cy_5_Q
    );
  VGA_Result_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_cy_3_Q,
      O => VGA_Result_4_FASTCARRY_29493
    );
  VGA_Result_4_CYAND : X_AND2
    port map (
      I0 => VGA_Result_4_CYSELG_29481,
      I1 => VGA_Result_4_CYSELF_29496,
      O => VGA_Result_4_CYAND_29494
    );
  VGA_Result_4_CYMUXFAST : X_MUX2
    port map (
      IA => VGA_Result_4_CYMUXG2_29492,
      IB => VGA_Result_4_FASTCARRY_29493,
      SEL => VGA_Result_4_CYAND_29494,
      O => VGA_Result_4_CYMUXFAST_29495
    );
  VGA_Result_4_CYMUXG2 : X_MUX2
    port map (
      IA => VGA_Result_4_LOGIC_ZERO_29490,
      IB => VGA_Result_4_CYMUXF2_29491,
      SEL => VGA_Result_4_CYSELG_29481,
      O => VGA_Result_4_CYMUXG2_29492
    );
  VGA_Result_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_4_G,
      O => VGA_Result_4_CYSELG_29481
    );
  VGA_Result_8_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_Result_8_LOGIC_ZERO_29578
    );
  VGA_Result_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_8_XORF_29579,
      O => VGA_Result(8)
    );
  VGA_Result_8_XORF : X_XOR2
    port map (
      I0 => VGA_Result_8_CYINIT_29577,
      I1 => VGA_Result_8_F,
      O => VGA_Result_8_XORF_29579
    );
  VGA_Result_8_CYMUXF : X_MUX2
    port map (
      IA => VGA_Result_8_LOGIC_ZERO_29578,
      IB => VGA_Result_8_CYINIT_29577,
      SEL => VGA_Result_8_CYSELF_29568,
      O => VGA_Mcount_x_cy_8_Q
    );
  VGA_Result_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_6_CYMUXFAST_29533,
      O => VGA_Result_8_CYINIT_29577
    );
  VGA_Result_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_8_F,
      O => VGA_Result_8_CYSELF_29568
    );
  VGA_Result_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Result_8_XORG_29565,
      O => VGA_Result(9)
    );
  VGA_Result_8_XORG : X_XOR2
    port map (
      I0 => VGA_Mcount_x_cy_8_Q,
      I1 => VGA_x_9_rt_29562,
      O => VGA_Result_8_XORG_29565
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_LOGIC_ZERO_29900
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_LOGIC_ZERO_29900,
      IB => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_LOGIC_ZERO_29900,
      SEL => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYSELF_29906,
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXF2_29901
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut(2),
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYSELF_29906
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYMUXG_29873,
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_FASTCARRY_29903
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYSELG_29894,
      I1 => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYSELF_29906,
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYAND_29904
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXG2_29902,
      IB => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_FASTCARRY_29903,
      SEL => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYAND_29904,
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXFAST_29905
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_LOGIC_ZERO_29900,
      IB => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXF2_29901,
      SEL => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYSELG_29894,
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXG2_29902
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut(3),
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYSELG_29894
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_LOGIC_ZERO_29871
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_LOGIC_ZERO_29871,
      IB => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYINIT_29882,
      SEL => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYSELF_29876,
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy(0)
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_BXINV_29874,
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYINIT_29882
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut(0),
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYSELF_29876
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_BXINV_29874
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_LOGIC_ZERO_29871,
      IB => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy(0),
      SEL => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYSELG_29865,
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYMUXG_29873
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut(1),
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_1_CYSELG_29865
    );
  VGA_y_8_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_8_1_FXMUX_29845,
      O => VGA_y_8_1_DXMUX_29846
    );
  VGA_y_8_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_8_1_XORF_29844,
      O => VGA_y_8_1_FXMUX_29845
    );
  VGA_y_8_1_XORF : X_XOR2
    port map (
      I0 => VGA_y_8_1_CYINIT_29843,
      I1 => VGA_y_8_rt_29841,
      O => VGA_y_8_1_XORF_29844
    );
  VGA_y_8_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_6_1_CYMUXFAST_29791,
      O => VGA_y_8_1_CYINIT_29843
    );
  VGA_y_8_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_y_8_1_CLKINV_29832
    );
  VGA_y_8_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_16852,
      O => VGA_y_8_1_CEINV_29831
    );
  instruction_fetch_module_imp_pc_in_0_LOGIC_ZERO : X_ZERO
    port map (
      O => instruction_fetch_module_imp_pc_in_0_LOGIC_ZERO_29952
    );
  instruction_fetch_module_imp_pc_in_0_LOGIC_ONE : X_ONE
    port map (
      O => instruction_fetch_module_imp_pc_in_0_LOGIC_ONE_29975
    );
  instruction_fetch_module_imp_pc_in_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_0_XORF_29976,
      O => instruction_fetch_module_imp_pc_in_0_DXMUX_29978
    );
  instruction_fetch_module_imp_pc_in_0_XORF : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_0_CYINIT_29974,
      I1 => instruction_fetch_module_imp_Madd_pc_in_add0000_lut(0),
      O => instruction_fetch_module_imp_pc_in_0_XORF_29976
    );
  instruction_fetch_module_imp_pc_in_0_CYMUXF : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_0_LOGIC_ONE_29975,
      IB => instruction_fetch_module_imp_pc_in_0_CYINIT_29974,
      SEL => instruction_fetch_module_imp_pc_in_0_CYSELF_29967,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_0_Q
    );
  instruction_fetch_module_imp_pc_in_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_0_BXINV_29965,
      O => instruction_fetch_module_imp_pc_in_0_CYINIT_29974
    );
  instruction_fetch_module_imp_pc_in_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_lut(0),
      O => instruction_fetch_module_imp_pc_in_0_CYSELF_29967
    );
  instruction_fetch_module_imp_pc_in_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => instruction_fetch_module_imp_pc_in_0_BXINV_29965
    );
  instruction_fetch_module_imp_pc_in_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_0_XORG_29955,
      O => instruction_fetch_module_imp_pc_in_0_DYMUX_29957
    );
  instruction_fetch_module_imp_pc_in_0_XORG : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_0_Q,
      I1 => instruction_fetch_module_imp_pc_out_tmp(1),
      O => instruction_fetch_module_imp_pc_in_0_XORG_29955
    );
  instruction_fetch_module_imp_pc_in_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_0_CYMUXG_29954,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_1_Q
    );
  instruction_fetch_module_imp_pc_in_0_CYMUXG : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_0_LOGIC_ZERO_29952,
      IB => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_0_Q,
      SEL => instruction_fetch_module_imp_pc_in_0_CYSELG_29945,
      O => instruction_fetch_module_imp_pc_in_0_CYMUXG_29954
    );
  instruction_fetch_module_imp_pc_in_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(1),
      O => instruction_fetch_module_imp_pc_in_0_CYSELG_29945
    );
  instruction_fetch_module_imp_pc_in_0_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => instruction_fetch_module_imp_pc_in_0_SRINVNOT
    );
  instruction_fetch_module_imp_pc_in_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => instruction_fetch_module_imp_pc_in_0_CLKINV_29942
    );
  instruction_fetch_module_imp_pc_in_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => instruction_fetch_module_imp_pc_in_0_CEINV_29941
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_LOGIC_ZERO_29927
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_CYMUXF : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_LOGIC_ZERO_29927,
      IB => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_CYINIT_29926,
      SEL => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_CYSELF_29920,
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_cy_3_CYMUXFAST_29905,
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_CYINIT_29926
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut(4),
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_CYSELF_29920
    );
  instruction_fetch_module_imp_pc_in_2_LOGIC_ZERO : X_ZERO
    port map (
      O => instruction_fetch_module_imp_pc_in_2_LOGIC_ZERO_30010
    );
  instruction_fetch_module_imp_pc_in_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_2_XORF_30036,
      O => instruction_fetch_module_imp_pc_in_2_DXMUX_30038
    );
  instruction_fetch_module_imp_pc_in_2_XORF : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_2_CYINIT_30035,
      I1 => instruction_fetch_module_imp_pc_out_tmp(2),
      O => instruction_fetch_module_imp_pc_in_2_XORF_30036
    );
  instruction_fetch_module_imp_pc_in_2_CYMUXF : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_2_LOGIC_ZERO_30010,
      IB => instruction_fetch_module_imp_pc_in_2_CYINIT_30035,
      SEL => instruction_fetch_module_imp_pc_in_2_CYSELF_30016,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_2_Q
    );
  instruction_fetch_module_imp_pc_in_2_CYMUXF2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_2_LOGIC_ZERO_30010,
      IB => instruction_fetch_module_imp_pc_in_2_LOGIC_ZERO_30010,
      SEL => instruction_fetch_module_imp_pc_in_2_CYSELF_30016,
      O => instruction_fetch_module_imp_pc_in_2_CYMUXF2_30011
    );
  instruction_fetch_module_imp_pc_in_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_1_Q,
      O => instruction_fetch_module_imp_pc_in_2_CYINIT_30035
    );
  instruction_fetch_module_imp_pc_in_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(2),
      O => instruction_fetch_module_imp_pc_in_2_CYSELF_30016
    );
  instruction_fetch_module_imp_pc_in_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_2_XORG_30018,
      O => instruction_fetch_module_imp_pc_in_2_DYMUX_30020
    );
  instruction_fetch_module_imp_pc_in_2_XORG : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_2_Q,
      I1 => instruction_fetch_module_imp_pc_out_tmp(3),
      O => instruction_fetch_module_imp_pc_in_2_XORG_30018
    );
  instruction_fetch_module_imp_pc_in_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_2_CYMUXFAST_30015,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_3_Q
    );
  instruction_fetch_module_imp_pc_in_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_1_Q,
      O => instruction_fetch_module_imp_pc_in_2_FASTCARRY_30013
    );
  instruction_fetch_module_imp_pc_in_2_CYAND : X_AND2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_2_CYSELG_30003,
      I1 => instruction_fetch_module_imp_pc_in_2_CYSELF_30016,
      O => instruction_fetch_module_imp_pc_in_2_CYAND_30014
    );
  instruction_fetch_module_imp_pc_in_2_CYMUXFAST : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_2_CYMUXG2_30012,
      IB => instruction_fetch_module_imp_pc_in_2_FASTCARRY_30013,
      SEL => instruction_fetch_module_imp_pc_in_2_CYAND_30014,
      O => instruction_fetch_module_imp_pc_in_2_CYMUXFAST_30015
    );
  instruction_fetch_module_imp_pc_in_2_CYMUXG2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_2_LOGIC_ZERO_30010,
      IB => instruction_fetch_module_imp_pc_in_2_CYMUXF2_30011,
      SEL => instruction_fetch_module_imp_pc_in_2_CYSELG_30003,
      O => instruction_fetch_module_imp_pc_in_2_CYMUXG2_30012
    );
  instruction_fetch_module_imp_pc_in_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(3),
      O => instruction_fetch_module_imp_pc_in_2_CYSELG_30003
    );
  instruction_fetch_module_imp_pc_in_2_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => instruction_fetch_module_imp_pc_in_2_SRINVNOT
    );
  instruction_fetch_module_imp_pc_in_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => instruction_fetch_module_imp_pc_in_2_CLKINV_30000
    );
  instruction_fetch_module_imp_pc_in_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => instruction_fetch_module_imp_pc_in_2_CEINV_29999
    );
  VGA_y_6_1_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_y_6_1_LOGIC_ZERO_29786
    );
  VGA_y_6_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_6_1_FXMUX_29815,
      O => VGA_y_6_1_DXMUX_29816
    );
  VGA_y_6_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_6_1_XORF_29814,
      O => VGA_y_6_1_FXMUX_29815
    );
  VGA_y_6_1_XORF : X_XOR2
    port map (
      I0 => VGA_y_6_1_CYINIT_29813,
      I1 => VGA_y_6_1_F,
      O => VGA_y_6_1_XORF_29814
    );
  VGA_y_6_1_CYMUXF : X_MUX2
    port map (
      IA => VGA_y_6_1_LOGIC_ZERO_29786,
      IB => VGA_y_6_1_CYINIT_29813,
      SEL => VGA_y_6_1_CYSELF_29792,
      O => VGA_Mcount_y_cy(6)
    );
  VGA_y_6_1_CYMUXF2 : X_MUX2
    port map (
      IA => VGA_y_6_1_LOGIC_ZERO_29786,
      IB => VGA_y_6_1_LOGIC_ZERO_29786,
      SEL => VGA_y_6_1_CYSELF_29792,
      O => VGA_y_6_1_CYMUXF2_29787
    );
  VGA_y_6_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_y_cy(5),
      O => VGA_y_6_1_CYINIT_29813
    );
  VGA_y_6_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_6_1_F,
      O => VGA_y_6_1_CYSELF_29792
    );
  VGA_y_6_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_6_1_GYMUX_29795,
      O => VGA_y_6_1_DYMUX_29796
    );
  VGA_y_6_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_6_1_GYMUX_29795,
      O => VGA_Result_7_1
    );
  VGA_y_6_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_6_1_XORG_29794,
      O => VGA_y_6_1_GYMUX_29795
    );
  VGA_y_6_1_XORG : X_XOR2
    port map (
      I0 => VGA_Mcount_y_cy(6),
      I1 => VGA_y_6_1_G,
      O => VGA_y_6_1_XORG_29794
    );
  VGA_y_6_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_y_cy(5),
      O => VGA_y_6_1_FASTCARRY_29789
    );
  VGA_y_6_1_CYAND : X_AND2
    port map (
      I0 => VGA_y_6_1_CYSELG_29777,
      I1 => VGA_y_6_1_CYSELF_29792,
      O => VGA_y_6_1_CYAND_29790
    );
  VGA_y_6_1_CYMUXFAST : X_MUX2
    port map (
      IA => VGA_y_6_1_CYMUXG2_29788,
      IB => VGA_y_6_1_FASTCARRY_29789,
      SEL => VGA_y_6_1_CYAND_29790,
      O => VGA_y_6_1_CYMUXFAST_29791
    );
  VGA_y_6_1_CYMUXG2 : X_MUX2
    port map (
      IA => VGA_y_6_1_LOGIC_ZERO_29786,
      IB => VGA_y_6_1_CYMUXF2_29787,
      SEL => VGA_y_6_1_CYSELG_29777,
      O => VGA_y_6_1_CYMUXG2_29788
    );
  VGA_y_6_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_6_1_G,
      O => VGA_y_6_1_CYSELG_29777
    );
  VGA_y_6_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_y_6_1_SRINVNOT
    );
  VGA_y_6_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_y_6_1_CLKINV_29774
    );
  VGA_y_6_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_16852,
      O => VGA_y_6_1_CEINV_29773
    );
  VGA_y_4_1_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_y_4_1_LOGIC_ZERO_29724
    );
  VGA_y_4_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_4_1_FXMUX_29753,
      O => VGA_y_4_1_DXMUX_29754
    );
  VGA_y_4_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_4_1_XORF_29752,
      O => VGA_y_4_1_FXMUX_29753
    );
  VGA_y_4_1_XORF : X_XOR2
    port map (
      I0 => VGA_y_4_1_CYINIT_29751,
      I1 => VGA_y_4_1_F,
      O => VGA_y_4_1_XORF_29752
    );
  VGA_y_4_1_CYMUXF : X_MUX2
    port map (
      IA => VGA_y_4_1_LOGIC_ZERO_29724,
      IB => VGA_y_4_1_CYINIT_29751,
      SEL => VGA_y_4_1_CYSELF_29730,
      O => VGA_Mcount_y_cy(4)
    );
  VGA_y_4_1_CYMUXF2 : X_MUX2
    port map (
      IA => VGA_y_4_1_LOGIC_ZERO_29724,
      IB => VGA_y_4_1_LOGIC_ZERO_29724,
      SEL => VGA_y_4_1_CYSELF_29730,
      O => VGA_y_4_1_CYMUXF2_29725
    );
  VGA_y_4_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_y_cy(3),
      O => VGA_y_4_1_CYINIT_29751
    );
  VGA_y_4_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_4_1_F,
      O => VGA_y_4_1_CYSELF_29730
    );
  VGA_y_4_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_4_1_GYMUX_29733,
      O => VGA_y_4_1_DYMUX_29734
    );
  VGA_y_4_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_4_1_XORG_29732,
      O => VGA_y_4_1_GYMUX_29733
    );
  VGA_y_4_1_XORG : X_XOR2
    port map (
      I0 => VGA_Mcount_y_cy(4),
      I1 => VGA_y_4_1_G,
      O => VGA_y_4_1_XORG_29732
    );
  VGA_y_4_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_4_1_CYMUXFAST_29729,
      O => VGA_Mcount_y_cy(5)
    );
  VGA_y_4_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_y_cy(3),
      O => VGA_y_4_1_FASTCARRY_29727
    );
  VGA_y_4_1_CYAND : X_AND2
    port map (
      I0 => VGA_y_4_1_CYSELG_29715,
      I1 => VGA_y_4_1_CYSELF_29730,
      O => VGA_y_4_1_CYAND_29728
    );
  VGA_y_4_1_CYMUXFAST : X_MUX2
    port map (
      IA => VGA_y_4_1_CYMUXG2_29726,
      IB => VGA_y_4_1_FASTCARRY_29727,
      SEL => VGA_y_4_1_CYAND_29728,
      O => VGA_y_4_1_CYMUXFAST_29729
    );
  VGA_y_4_1_CYMUXG2 : X_MUX2
    port map (
      IA => VGA_y_4_1_LOGIC_ZERO_29724,
      IB => VGA_y_4_1_CYMUXF2_29725,
      SEL => VGA_y_4_1_CYSELG_29715,
      O => VGA_y_4_1_CYMUXG2_29726
    );
  VGA_y_4_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_4_1_G,
      O => VGA_y_4_1_CYSELG_29715
    );
  VGA_y_4_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_y_4_1_SRINVNOT
    );
  VGA_y_4_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_y_4_1_CLKINV_29712
    );
  VGA_y_4_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_16852,
      O => VGA_y_4_1_CEINV_29711
    );
  instruction_fetch_module_imp_pc_in_6_LOGIC_ZERO : X_ZERO
    port map (
      O => instruction_fetch_module_imp_pc_in_6_LOGIC_ZERO_30130
    );
  instruction_fetch_module_imp_pc_in_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_6_XORF_30156,
      O => instruction_fetch_module_imp_pc_in_6_DXMUX_30158
    );
  instruction_fetch_module_imp_pc_in_6_XORF : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_6_CYINIT_30155,
      I1 => instruction_fetch_module_imp_pc_out_tmp(6),
      O => instruction_fetch_module_imp_pc_in_6_XORF_30156
    );
  instruction_fetch_module_imp_pc_in_6_CYMUXF : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_6_LOGIC_ZERO_30130,
      IB => instruction_fetch_module_imp_pc_in_6_CYINIT_30155,
      SEL => instruction_fetch_module_imp_pc_in_6_CYSELF_30136,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_6_Q
    );
  instruction_fetch_module_imp_pc_in_6_CYMUXF2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_6_LOGIC_ZERO_30130,
      IB => instruction_fetch_module_imp_pc_in_6_LOGIC_ZERO_30130,
      SEL => instruction_fetch_module_imp_pc_in_6_CYSELF_30136,
      O => instruction_fetch_module_imp_pc_in_6_CYMUXF2_30131
    );
  instruction_fetch_module_imp_pc_in_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_5_Q,
      O => instruction_fetch_module_imp_pc_in_6_CYINIT_30155
    );
  instruction_fetch_module_imp_pc_in_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(6),
      O => instruction_fetch_module_imp_pc_in_6_CYSELF_30136
    );
  instruction_fetch_module_imp_pc_in_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_6_XORG_30138,
      O => instruction_fetch_module_imp_pc_in_6_DYMUX_30140
    );
  instruction_fetch_module_imp_pc_in_6_XORG : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_6_Q,
      I1 => instruction_fetch_module_imp_pc_out_tmp(7),
      O => instruction_fetch_module_imp_pc_in_6_XORG_30138
    );
  instruction_fetch_module_imp_pc_in_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_6_CYMUXFAST_30135,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_7_Q
    );
  instruction_fetch_module_imp_pc_in_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_5_Q,
      O => instruction_fetch_module_imp_pc_in_6_FASTCARRY_30133
    );
  instruction_fetch_module_imp_pc_in_6_CYAND : X_AND2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_6_CYSELG_30123,
      I1 => instruction_fetch_module_imp_pc_in_6_CYSELF_30136,
      O => instruction_fetch_module_imp_pc_in_6_CYAND_30134
    );
  instruction_fetch_module_imp_pc_in_6_CYMUXFAST : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_6_CYMUXG2_30132,
      IB => instruction_fetch_module_imp_pc_in_6_FASTCARRY_30133,
      SEL => instruction_fetch_module_imp_pc_in_6_CYAND_30134,
      O => instruction_fetch_module_imp_pc_in_6_CYMUXFAST_30135
    );
  instruction_fetch_module_imp_pc_in_6_CYMUXG2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_6_LOGIC_ZERO_30130,
      IB => instruction_fetch_module_imp_pc_in_6_CYMUXF2_30131,
      SEL => instruction_fetch_module_imp_pc_in_6_CYSELG_30123,
      O => instruction_fetch_module_imp_pc_in_6_CYMUXG2_30132
    );
  instruction_fetch_module_imp_pc_in_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(7),
      O => instruction_fetch_module_imp_pc_in_6_CYSELG_30123
    );
  instruction_fetch_module_imp_pc_in_6_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => instruction_fetch_module_imp_pc_in_6_SRINVNOT
    );
  instruction_fetch_module_imp_pc_in_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => instruction_fetch_module_imp_pc_in_6_CLKINV_30120
    );
  instruction_fetch_module_imp_pc_in_6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => instruction_fetch_module_imp_pc_in_6_CEINV_30119
    );
  instruction_fetch_module_imp_pc_in_12_LOGIC_ZERO : X_ZERO
    port map (
      O => instruction_fetch_module_imp_pc_in_12_LOGIC_ZERO_30310
    );
  instruction_fetch_module_imp_pc_in_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_12_XORF_30336,
      O => instruction_fetch_module_imp_pc_in_12_DXMUX_30338
    );
  instruction_fetch_module_imp_pc_in_12_XORF : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_12_CYINIT_30335,
      I1 => instruction_fetch_module_imp_pc_out_tmp(12),
      O => instruction_fetch_module_imp_pc_in_12_XORF_30336
    );
  instruction_fetch_module_imp_pc_in_12_CYMUXF : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_12_LOGIC_ZERO_30310,
      IB => instruction_fetch_module_imp_pc_in_12_CYINIT_30335,
      SEL => instruction_fetch_module_imp_pc_in_12_CYSELF_30316,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_12_Q
    );
  instruction_fetch_module_imp_pc_in_12_CYMUXF2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_12_LOGIC_ZERO_30310,
      IB => instruction_fetch_module_imp_pc_in_12_LOGIC_ZERO_30310,
      SEL => instruction_fetch_module_imp_pc_in_12_CYSELF_30316,
      O => instruction_fetch_module_imp_pc_in_12_CYMUXF2_30311
    );
  instruction_fetch_module_imp_pc_in_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_11_Q,
      O => instruction_fetch_module_imp_pc_in_12_CYINIT_30335
    );
  instruction_fetch_module_imp_pc_in_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(12),
      O => instruction_fetch_module_imp_pc_in_12_CYSELF_30316
    );
  instruction_fetch_module_imp_pc_in_12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_12_XORG_30318,
      O => instruction_fetch_module_imp_pc_in_12_DYMUX_30320
    );
  instruction_fetch_module_imp_pc_in_12_XORG : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_12_Q,
      I1 => instruction_fetch_module_imp_pc_out_tmp(13),
      O => instruction_fetch_module_imp_pc_in_12_XORG_30318
    );
  instruction_fetch_module_imp_pc_in_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_11_Q,
      O => instruction_fetch_module_imp_pc_in_12_FASTCARRY_30313
    );
  instruction_fetch_module_imp_pc_in_12_CYAND : X_AND2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_12_CYSELG_30303,
      I1 => instruction_fetch_module_imp_pc_in_12_CYSELF_30316,
      O => instruction_fetch_module_imp_pc_in_12_CYAND_30314
    );
  instruction_fetch_module_imp_pc_in_12_CYMUXFAST : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_12_CYMUXG2_30312,
      IB => instruction_fetch_module_imp_pc_in_12_FASTCARRY_30313,
      SEL => instruction_fetch_module_imp_pc_in_12_CYAND_30314,
      O => instruction_fetch_module_imp_pc_in_12_CYMUXFAST_30315
    );
  instruction_fetch_module_imp_pc_in_12_CYMUXG2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_12_LOGIC_ZERO_30310,
      IB => instruction_fetch_module_imp_pc_in_12_CYMUXF2_30311,
      SEL => instruction_fetch_module_imp_pc_in_12_CYSELG_30303,
      O => instruction_fetch_module_imp_pc_in_12_CYMUXG2_30312
    );
  instruction_fetch_module_imp_pc_in_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(13),
      O => instruction_fetch_module_imp_pc_in_12_CYSELG_30303
    );
  instruction_fetch_module_imp_pc_in_12_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => instruction_fetch_module_imp_pc_in_12_SRINVNOT
    );
  instruction_fetch_module_imp_pc_in_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => instruction_fetch_module_imp_pc_in_12_CLKINV_30300
    );
  instruction_fetch_module_imp_pc_in_12_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => instruction_fetch_module_imp_pc_in_12_CEINV_30299
    );
  instruction_fetch_module_imp_pc_in_8_LOGIC_ZERO : X_ZERO
    port map (
      O => instruction_fetch_module_imp_pc_in_8_LOGIC_ZERO_30190
    );
  instruction_fetch_module_imp_pc_in_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_8_XORF_30216,
      O => instruction_fetch_module_imp_pc_in_8_DXMUX_30218
    );
  instruction_fetch_module_imp_pc_in_8_XORF : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_8_CYINIT_30215,
      I1 => instruction_fetch_module_imp_pc_out_tmp(8),
      O => instruction_fetch_module_imp_pc_in_8_XORF_30216
    );
  instruction_fetch_module_imp_pc_in_8_CYMUXF : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_8_LOGIC_ZERO_30190,
      IB => instruction_fetch_module_imp_pc_in_8_CYINIT_30215,
      SEL => instruction_fetch_module_imp_pc_in_8_CYSELF_30196,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_8_Q
    );
  instruction_fetch_module_imp_pc_in_8_CYMUXF2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_8_LOGIC_ZERO_30190,
      IB => instruction_fetch_module_imp_pc_in_8_LOGIC_ZERO_30190,
      SEL => instruction_fetch_module_imp_pc_in_8_CYSELF_30196,
      O => instruction_fetch_module_imp_pc_in_8_CYMUXF2_30191
    );
  instruction_fetch_module_imp_pc_in_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_7_Q,
      O => instruction_fetch_module_imp_pc_in_8_CYINIT_30215
    );
  instruction_fetch_module_imp_pc_in_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(8),
      O => instruction_fetch_module_imp_pc_in_8_CYSELF_30196
    );
  instruction_fetch_module_imp_pc_in_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_8_XORG_30198,
      O => instruction_fetch_module_imp_pc_in_8_DYMUX_30200
    );
  instruction_fetch_module_imp_pc_in_8_XORG : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_8_Q,
      I1 => instruction_fetch_module_imp_pc_out_tmp(9),
      O => instruction_fetch_module_imp_pc_in_8_XORG_30198
    );
  instruction_fetch_module_imp_pc_in_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_8_CYMUXFAST_30195,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_9_Q
    );
  instruction_fetch_module_imp_pc_in_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_7_Q,
      O => instruction_fetch_module_imp_pc_in_8_FASTCARRY_30193
    );
  instruction_fetch_module_imp_pc_in_8_CYAND : X_AND2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_8_CYSELG_30183,
      I1 => instruction_fetch_module_imp_pc_in_8_CYSELF_30196,
      O => instruction_fetch_module_imp_pc_in_8_CYAND_30194
    );
  instruction_fetch_module_imp_pc_in_8_CYMUXFAST : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_8_CYMUXG2_30192,
      IB => instruction_fetch_module_imp_pc_in_8_FASTCARRY_30193,
      SEL => instruction_fetch_module_imp_pc_in_8_CYAND_30194,
      O => instruction_fetch_module_imp_pc_in_8_CYMUXFAST_30195
    );
  instruction_fetch_module_imp_pc_in_8_CYMUXG2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_8_LOGIC_ZERO_30190,
      IB => instruction_fetch_module_imp_pc_in_8_CYMUXF2_30191,
      SEL => instruction_fetch_module_imp_pc_in_8_CYSELG_30183,
      O => instruction_fetch_module_imp_pc_in_8_CYMUXG2_30192
    );
  instruction_fetch_module_imp_pc_in_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(9),
      O => instruction_fetch_module_imp_pc_in_8_CYSELG_30183
    );
  instruction_fetch_module_imp_pc_in_8_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => instruction_fetch_module_imp_pc_in_8_SRINVNOT
    );
  instruction_fetch_module_imp_pc_in_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => instruction_fetch_module_imp_pc_in_8_CLKINV_30180
    );
  instruction_fetch_module_imp_pc_in_8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => instruction_fetch_module_imp_pc_in_8_CEINV_30179
    );
  instruction_fetch_module_imp_pc_in_4_LOGIC_ZERO : X_ZERO
    port map (
      O => instruction_fetch_module_imp_pc_in_4_LOGIC_ZERO_30070
    );
  instruction_fetch_module_imp_pc_in_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_4_XORF_30096,
      O => instruction_fetch_module_imp_pc_in_4_DXMUX_30098
    );
  instruction_fetch_module_imp_pc_in_4_XORF : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_4_CYINIT_30095,
      I1 => instruction_fetch_module_imp_pc_out_tmp(4),
      O => instruction_fetch_module_imp_pc_in_4_XORF_30096
    );
  instruction_fetch_module_imp_pc_in_4_CYMUXF : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_4_LOGIC_ZERO_30070,
      IB => instruction_fetch_module_imp_pc_in_4_CYINIT_30095,
      SEL => instruction_fetch_module_imp_pc_in_4_CYSELF_30076,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_4_Q
    );
  instruction_fetch_module_imp_pc_in_4_CYMUXF2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_4_LOGIC_ZERO_30070,
      IB => instruction_fetch_module_imp_pc_in_4_LOGIC_ZERO_30070,
      SEL => instruction_fetch_module_imp_pc_in_4_CYSELF_30076,
      O => instruction_fetch_module_imp_pc_in_4_CYMUXF2_30071
    );
  instruction_fetch_module_imp_pc_in_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_3_Q,
      O => instruction_fetch_module_imp_pc_in_4_CYINIT_30095
    );
  instruction_fetch_module_imp_pc_in_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(4),
      O => instruction_fetch_module_imp_pc_in_4_CYSELF_30076
    );
  instruction_fetch_module_imp_pc_in_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_4_XORG_30078,
      O => instruction_fetch_module_imp_pc_in_4_DYMUX_30080
    );
  instruction_fetch_module_imp_pc_in_4_XORG : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_4_Q,
      I1 => instruction_fetch_module_imp_pc_out_tmp(5),
      O => instruction_fetch_module_imp_pc_in_4_XORG_30078
    );
  instruction_fetch_module_imp_pc_in_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_4_CYMUXFAST_30075,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_5_Q
    );
  instruction_fetch_module_imp_pc_in_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_3_Q,
      O => instruction_fetch_module_imp_pc_in_4_FASTCARRY_30073
    );
  instruction_fetch_module_imp_pc_in_4_CYAND : X_AND2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_4_CYSELG_30063,
      I1 => instruction_fetch_module_imp_pc_in_4_CYSELF_30076,
      O => instruction_fetch_module_imp_pc_in_4_CYAND_30074
    );
  instruction_fetch_module_imp_pc_in_4_CYMUXFAST : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_4_CYMUXG2_30072,
      IB => instruction_fetch_module_imp_pc_in_4_FASTCARRY_30073,
      SEL => instruction_fetch_module_imp_pc_in_4_CYAND_30074,
      O => instruction_fetch_module_imp_pc_in_4_CYMUXFAST_30075
    );
  instruction_fetch_module_imp_pc_in_4_CYMUXG2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_4_LOGIC_ZERO_30070,
      IB => instruction_fetch_module_imp_pc_in_4_CYMUXF2_30071,
      SEL => instruction_fetch_module_imp_pc_in_4_CYSELG_30063,
      O => instruction_fetch_module_imp_pc_in_4_CYMUXG2_30072
    );
  instruction_fetch_module_imp_pc_in_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(5),
      O => instruction_fetch_module_imp_pc_in_4_CYSELG_30063
    );
  instruction_fetch_module_imp_pc_in_4_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => instruction_fetch_module_imp_pc_in_4_SRINVNOT
    );
  instruction_fetch_module_imp_pc_in_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => instruction_fetch_module_imp_pc_in_4_CLKINV_30060
    );
  instruction_fetch_module_imp_pc_in_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => instruction_fetch_module_imp_pc_in_4_CEINV_30059
    );
  instruction_fetch_module_imp_pc_in_10_LOGIC_ZERO : X_ZERO
    port map (
      O => instruction_fetch_module_imp_pc_in_10_LOGIC_ZERO_30250
    );
  instruction_fetch_module_imp_pc_in_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_10_XORF_30276,
      O => instruction_fetch_module_imp_pc_in_10_DXMUX_30278
    );
  instruction_fetch_module_imp_pc_in_10_XORF : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_10_CYINIT_30275,
      I1 => instruction_fetch_module_imp_pc_out_tmp(10),
      O => instruction_fetch_module_imp_pc_in_10_XORF_30276
    );
  instruction_fetch_module_imp_pc_in_10_CYMUXF : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_10_LOGIC_ZERO_30250,
      IB => instruction_fetch_module_imp_pc_in_10_CYINIT_30275,
      SEL => instruction_fetch_module_imp_pc_in_10_CYSELF_30256,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_10_Q
    );
  instruction_fetch_module_imp_pc_in_10_CYMUXF2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_10_LOGIC_ZERO_30250,
      IB => instruction_fetch_module_imp_pc_in_10_LOGIC_ZERO_30250,
      SEL => instruction_fetch_module_imp_pc_in_10_CYSELF_30256,
      O => instruction_fetch_module_imp_pc_in_10_CYMUXF2_30251
    );
  instruction_fetch_module_imp_pc_in_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_9_Q,
      O => instruction_fetch_module_imp_pc_in_10_CYINIT_30275
    );
  instruction_fetch_module_imp_pc_in_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(10),
      O => instruction_fetch_module_imp_pc_in_10_CYSELF_30256
    );
  instruction_fetch_module_imp_pc_in_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_10_XORG_30258,
      O => instruction_fetch_module_imp_pc_in_10_DYMUX_30260
    );
  instruction_fetch_module_imp_pc_in_10_XORG : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_10_Q,
      I1 => instruction_fetch_module_imp_pc_out_tmp(11),
      O => instruction_fetch_module_imp_pc_in_10_XORG_30258
    );
  instruction_fetch_module_imp_pc_in_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_10_CYMUXFAST_30255,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_11_Q
    );
  instruction_fetch_module_imp_pc_in_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_9_Q,
      O => instruction_fetch_module_imp_pc_in_10_FASTCARRY_30253
    );
  instruction_fetch_module_imp_pc_in_10_CYAND : X_AND2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_10_CYSELG_30243,
      I1 => instruction_fetch_module_imp_pc_in_10_CYSELF_30256,
      O => instruction_fetch_module_imp_pc_in_10_CYAND_30254
    );
  instruction_fetch_module_imp_pc_in_10_CYMUXFAST : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_10_CYMUXG2_30252,
      IB => instruction_fetch_module_imp_pc_in_10_FASTCARRY_30253,
      SEL => instruction_fetch_module_imp_pc_in_10_CYAND_30254,
      O => instruction_fetch_module_imp_pc_in_10_CYMUXFAST_30255
    );
  instruction_fetch_module_imp_pc_in_10_CYMUXG2 : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_10_LOGIC_ZERO_30250,
      IB => instruction_fetch_module_imp_pc_in_10_CYMUXF2_30251,
      SEL => instruction_fetch_module_imp_pc_in_10_CYSELG_30243,
      O => instruction_fetch_module_imp_pc_in_10_CYMUXG2_30252
    );
  instruction_fetch_module_imp_pc_in_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(11),
      O => instruction_fetch_module_imp_pc_in_10_CYSELG_30243
    );
  instruction_fetch_module_imp_pc_in_10_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => instruction_fetch_module_imp_pc_in_10_SRINVNOT
    );
  instruction_fetch_module_imp_pc_in_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => instruction_fetch_module_imp_pc_in_10_CLKINV_30240
    );
  instruction_fetch_module_imp_pc_in_10_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => instruction_fetch_module_imp_pc_in_10_CEINV_30239
    );
  ID_forward_IF_regs_imp_branch_target_out_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_4_FXMUX_29084,
      O => ID_forward_IF_regs_imp_branch_target_out_4_DXMUX_29085
    );
  ID_forward_IF_regs_imp_branch_target_out_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_4_FXMUX_29084,
      O => branch_target_from_id_tmp(4)
    );
  ID_forward_IF_regs_imp_branch_target_out_4_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_4_XORF_29083,
      O => ID_forward_IF_regs_imp_branch_target_out_4_FXMUX_29084
    );
  ID_forward_IF_regs_imp_branch_target_out_4_XORF : X_XOR2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_4_CYINIT_29082,
      I1 => register_module_imp_Madd_branch_target_out_lut(4),
      O => ID_forward_IF_regs_imp_branch_target_out_4_XORF_29083
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CYMUXF : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_4_CY0F_29081,
      IB => ID_forward_IF_regs_imp_branch_target_out_4_CYINIT_29082,
      SEL => ID_forward_IF_regs_imp_branch_target_out_4_CYSELF_29061,
      O => register_module_imp_Madd_branch_target_out_cy_4_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CYMUXF2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_4_CY0F_29081,
      IB => ID_forward_IF_regs_imp_branch_target_out_4_CY0F_29081,
      SEL => ID_forward_IF_regs_imp_branch_target_out_4_CYSELF_29061,
      O => ID_forward_IF_regs_imp_branch_target_out_4_CYMUXF2_29056
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_3_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_4_CYINIT_29082
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(4),
      O => ID_forward_IF_regs_imp_branch_target_out_4_CY0F_29081
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(4),
      O => ID_forward_IF_regs_imp_branch_target_out_4_CYSELF_29061
    );
  ID_forward_IF_regs_imp_branch_target_out_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_4_GYMUX_29064,
      O => ID_forward_IF_regs_imp_branch_target_out_4_DYMUX_29065
    );
  ID_forward_IF_regs_imp_branch_target_out_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_4_GYMUX_29064,
      O => branch_target_from_id_tmp(5)
    );
  ID_forward_IF_regs_imp_branch_target_out_4_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_4_XORG_29063,
      O => ID_forward_IF_regs_imp_branch_target_out_4_GYMUX_29064
    );
  ID_forward_IF_regs_imp_branch_target_out_4_XORG : X_XOR2
    port map (
      I0 => register_module_imp_Madd_branch_target_out_cy_4_Q,
      I1 => register_module_imp_Madd_branch_target_out_lut(5),
      O => ID_forward_IF_regs_imp_branch_target_out_4_XORG_29063
    );
  ID_forward_IF_regs_imp_branch_target_out_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_4_CYMUXFAST_29060,
      O => register_module_imp_Madd_branch_target_out_cy_5_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_3_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_4_FASTCARRY_29058
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CYAND : X_AND2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_4_CYSELG_29049,
      I1 => ID_forward_IF_regs_imp_branch_target_out_4_CYSELF_29061,
      O => ID_forward_IF_regs_imp_branch_target_out_4_CYAND_29059
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CYMUXFAST : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_4_CYMUXG2_29057,
      IB => ID_forward_IF_regs_imp_branch_target_out_4_FASTCARRY_29058,
      SEL => ID_forward_IF_regs_imp_branch_target_out_4_CYAND_29059,
      O => ID_forward_IF_regs_imp_branch_target_out_4_CYMUXFAST_29060
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CYMUXG2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_4_CY0G_29055,
      IB => ID_forward_IF_regs_imp_branch_target_out_4_CYMUXF2_29056,
      SEL => ID_forward_IF_regs_imp_branch_target_out_4_CYSELG_29049,
      O => ID_forward_IF_regs_imp_branch_target_out_4_CYMUXG2_29057
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(5),
      O => ID_forward_IF_regs_imp_branch_target_out_4_CY0G_29055
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(5),
      O => ID_forward_IF_regs_imp_branch_target_out_4_CYSELG_29049
    );
  ID_forward_IF_regs_imp_branch_target_out_4_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_target_out_4_SRINVNOT
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_target_out_4_CLKINV_29046
    );
  ID_forward_IF_regs_imp_branch_target_out_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_target_out_4_CEINV_29045
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_3_LOGIC_ONE : X_ONE
    port map (
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_LOGIC_ONE_28863
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_LOGIC_ONE_28863,
      IB => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_LOGIC_ONE_28863,
      SEL => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYSELF_28869,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXF2_28864
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Mcompar_judge_cmp_gt0001_lut(2),
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYSELF_28869
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYMUXG_28835,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_FASTCARRY_28866
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYAND : X_AND2
    port map (
      I0 => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYSELG_28855,
      I1 => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYSELF_28869,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYAND_28867
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXG2_28865,
      IB => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_FASTCARRY_28866,
      SEL => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYAND_28867,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXFAST_28868
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_LOGIC_ONE_28863,
      IB => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXF2_28864,
      SEL => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYSELG_28855,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXG2_28865
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Mcompar_judge_cmp_gt0001_lut(3),
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYSELG_28855
    );
  ID_forward_IF_regs_imp_branch_target_out_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_2_FXMUX_29021,
      O => ID_forward_IF_regs_imp_branch_target_out_2_DXMUX_29022
    );
  ID_forward_IF_regs_imp_branch_target_out_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_2_FXMUX_29021,
      O => branch_target_from_id_tmp(2)
    );
  ID_forward_IF_regs_imp_branch_target_out_2_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_2_XORF_29020,
      O => ID_forward_IF_regs_imp_branch_target_out_2_FXMUX_29021
    );
  ID_forward_IF_regs_imp_branch_target_out_2_XORF : X_XOR2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_2_CYINIT_29019,
      I1 => register_module_imp_Madd_branch_target_out_lut(2),
      O => ID_forward_IF_regs_imp_branch_target_out_2_XORF_29020
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CYMUXF : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_2_CY0F_29018,
      IB => ID_forward_IF_regs_imp_branch_target_out_2_CYINIT_29019,
      SEL => ID_forward_IF_regs_imp_branch_target_out_2_CYSELF_28998,
      O => register_module_imp_Madd_branch_target_out_cy_2_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CYMUXF2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_2_CY0F_29018,
      IB => ID_forward_IF_regs_imp_branch_target_out_2_CY0F_29018,
      SEL => ID_forward_IF_regs_imp_branch_target_out_2_CYSELF_28998,
      O => ID_forward_IF_regs_imp_branch_target_out_2_CYMUXF2_28993
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_1_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_2_CYINIT_29019
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(2),
      O => ID_forward_IF_regs_imp_branch_target_out_2_CY0F_29018
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(2),
      O => ID_forward_IF_regs_imp_branch_target_out_2_CYSELF_28998
    );
  ID_forward_IF_regs_imp_branch_target_out_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_2_GYMUX_29001,
      O => ID_forward_IF_regs_imp_branch_target_out_2_DYMUX_29002
    );
  ID_forward_IF_regs_imp_branch_target_out_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_2_GYMUX_29001,
      O => branch_target_from_id_tmp(3)
    );
  ID_forward_IF_regs_imp_branch_target_out_2_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_2_XORG_29000,
      O => ID_forward_IF_regs_imp_branch_target_out_2_GYMUX_29001
    );
  ID_forward_IF_regs_imp_branch_target_out_2_XORG : X_XOR2
    port map (
      I0 => register_module_imp_Madd_branch_target_out_cy_2_Q,
      I1 => register_module_imp_Madd_branch_target_out_lut(3),
      O => ID_forward_IF_regs_imp_branch_target_out_2_XORG_29000
    );
  ID_forward_IF_regs_imp_branch_target_out_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_2_CYMUXFAST_28997,
      O => register_module_imp_Madd_branch_target_out_cy_3_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_1_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_2_FASTCARRY_28995
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CYAND : X_AND2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_2_CYSELG_28984,
      I1 => ID_forward_IF_regs_imp_branch_target_out_2_CYSELF_28998,
      O => ID_forward_IF_regs_imp_branch_target_out_2_CYAND_28996
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CYMUXFAST : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_2_CYMUXG2_28994,
      IB => ID_forward_IF_regs_imp_branch_target_out_2_FASTCARRY_28995,
      SEL => ID_forward_IF_regs_imp_branch_target_out_2_CYAND_28996,
      O => ID_forward_IF_regs_imp_branch_target_out_2_CYMUXFAST_28997
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CYMUXG2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_2_CY0G_28992,
      IB => ID_forward_IF_regs_imp_branch_target_out_2_CYMUXF2_28993,
      SEL => ID_forward_IF_regs_imp_branch_target_out_2_CYSELG_28984,
      O => ID_forward_IF_regs_imp_branch_target_out_2_CYMUXG2_28994
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(3),
      O => ID_forward_IF_regs_imp_branch_target_out_2_CY0G_28992
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(3),
      O => ID_forward_IF_regs_imp_branch_target_out_2_CYSELG_28984
    );
  ID_forward_IF_regs_imp_branch_target_out_2_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_target_out_2_SRINVNOT
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_target_out_2_CLKINV_28981
    );
  ID_forward_IF_regs_imp_branch_target_out_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_target_out_2_CEINV_28980
    );
  ID_forward_IF_regs_imp_branch_target_out_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_0_FXMUX_28958,
      O => ID_forward_IF_regs_imp_branch_target_out_0_DXMUX_28959
    );
  ID_forward_IF_regs_imp_branch_target_out_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_0_FXMUX_28958,
      O => branch_target_from_id_tmp(0)
    );
  ID_forward_IF_regs_imp_branch_target_out_0_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_0_XORF_28957,
      O => ID_forward_IF_regs_imp_branch_target_out_0_FXMUX_28958
    );
  ID_forward_IF_regs_imp_branch_target_out_0_XORF : X_XOR2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_0_CYINIT_28956,
      I1 => register_module_imp_Madd_branch_target_out_lut(0),
      O => ID_forward_IF_regs_imp_branch_target_out_0_XORF_28957
    );
  ID_forward_IF_regs_imp_branch_target_out_0_CYMUXF : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_0_CY0F_28955,
      IB => ID_forward_IF_regs_imp_branch_target_out_0_CYINIT_28956,
      SEL => ID_forward_IF_regs_imp_branch_target_out_0_CYSELF_28947,
      O => register_module_imp_Madd_branch_target_out_cy_0_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_0_BXINV_28945,
      O => ID_forward_IF_regs_imp_branch_target_out_0_CYINIT_28956
    );
  ID_forward_IF_regs_imp_branch_target_out_0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(0),
      O => ID_forward_IF_regs_imp_branch_target_out_0_CY0F_28955
    );
  ID_forward_IF_regs_imp_branch_target_out_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(0),
      O => ID_forward_IF_regs_imp_branch_target_out_0_CYSELF_28947
    );
  ID_forward_IF_regs_imp_branch_target_out_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => ID_forward_IF_regs_imp_branch_target_out_0_BXINV_28945
    );
  ID_forward_IF_regs_imp_branch_target_out_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_0_GYMUX_28936,
      O => ID_forward_IF_regs_imp_branch_target_out_0_DYMUX_28937
    );
  ID_forward_IF_regs_imp_branch_target_out_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_0_GYMUX_28936,
      O => branch_target_from_id_tmp(1)
    );
  ID_forward_IF_regs_imp_branch_target_out_0_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_0_XORG_28935,
      O => ID_forward_IF_regs_imp_branch_target_out_0_GYMUX_28936
    );
  ID_forward_IF_regs_imp_branch_target_out_0_XORG : X_XOR2
    port map (
      I0 => register_module_imp_Madd_branch_target_out_cy_0_Q,
      I1 => register_module_imp_Madd_branch_target_out_lut(1),
      O => ID_forward_IF_regs_imp_branch_target_out_0_XORG_28935
    );
  ID_forward_IF_regs_imp_branch_target_out_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_0_CYMUXG_28934,
      O => register_module_imp_Madd_branch_target_out_cy_1_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_0_CYMUXG : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_0_CY0G_28932,
      IB => register_module_imp_Madd_branch_target_out_cy_0_Q,
      SEL => ID_forward_IF_regs_imp_branch_target_out_0_CYSELG_28924,
      O => ID_forward_IF_regs_imp_branch_target_out_0_CYMUXG_28934
    );
  ID_forward_IF_regs_imp_branch_target_out_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(1),
      O => ID_forward_IF_regs_imp_branch_target_out_0_CY0G_28932
    );
  ID_forward_IF_regs_imp_branch_target_out_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(1),
      O => ID_forward_IF_regs_imp_branch_target_out_0_CYSELG_28924
    );
  ID_forward_IF_regs_imp_branch_target_out_0_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_target_out_0_SRINVNOT
    );
  ID_forward_IF_regs_imp_branch_target_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_target_out_0_CLKINV_28921
    );
  ID_forward_IF_regs_imp_branch_target_out_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_target_out_0_CEINV_28920
    );
  ID_forward_IF_regs_imp_branch_target_out_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_6_FXMUX_29147,
      O => ID_forward_IF_regs_imp_branch_target_out_6_DXMUX_29148
    );
  ID_forward_IF_regs_imp_branch_target_out_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_6_FXMUX_29147,
      O => branch_target_from_id_tmp(6)
    );
  ID_forward_IF_regs_imp_branch_target_out_6_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_6_XORF_29146,
      O => ID_forward_IF_regs_imp_branch_target_out_6_FXMUX_29147
    );
  ID_forward_IF_regs_imp_branch_target_out_6_XORF : X_XOR2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_6_CYINIT_29145,
      I1 => register_module_imp_Madd_branch_target_out_lut(6),
      O => ID_forward_IF_regs_imp_branch_target_out_6_XORF_29146
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CYMUXF : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_6_CY0F_29144,
      IB => ID_forward_IF_regs_imp_branch_target_out_6_CYINIT_29145,
      SEL => ID_forward_IF_regs_imp_branch_target_out_6_CYSELF_29126,
      O => register_module_imp_Madd_branch_target_out_cy_6_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CYMUXF2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_6_CY0F_29144,
      IB => ID_forward_IF_regs_imp_branch_target_out_6_CY0F_29144,
      SEL => ID_forward_IF_regs_imp_branch_target_out_6_CYSELF_29126,
      O => ID_forward_IF_regs_imp_branch_target_out_6_CYMUXF2_29121
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_5_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_6_CYINIT_29145
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(6),
      O => ID_forward_IF_regs_imp_branch_target_out_6_CY0F_29144
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(6),
      O => ID_forward_IF_regs_imp_branch_target_out_6_CYSELF_29126
    );
  ID_forward_IF_regs_imp_branch_target_out_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_6_GYMUX_29129,
      O => ID_forward_IF_regs_imp_branch_target_out_6_DYMUX_29130
    );
  ID_forward_IF_regs_imp_branch_target_out_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_6_GYMUX_29129,
      O => branch_target_from_id_tmp(7)
    );
  ID_forward_IF_regs_imp_branch_target_out_6_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_6_XORG_29128,
      O => ID_forward_IF_regs_imp_branch_target_out_6_GYMUX_29129
    );
  ID_forward_IF_regs_imp_branch_target_out_6_XORG : X_XOR2
    port map (
      I0 => register_module_imp_Madd_branch_target_out_cy_6_Q,
      I1 => register_module_imp_Madd_branch_target_out_lut(7),
      O => ID_forward_IF_regs_imp_branch_target_out_6_XORG_29128
    );
  ID_forward_IF_regs_imp_branch_target_out_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_6_CYMUXFAST_29125,
      O => register_module_imp_Madd_branch_target_out_cy_7_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_5_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_6_FASTCARRY_29123
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CYAND : X_AND2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_6_CYSELG_29114,
      I1 => ID_forward_IF_regs_imp_branch_target_out_6_CYSELF_29126,
      O => ID_forward_IF_regs_imp_branch_target_out_6_CYAND_29124
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CYMUXFAST : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_6_CYMUXG2_29122,
      IB => ID_forward_IF_regs_imp_branch_target_out_6_FASTCARRY_29123,
      SEL => ID_forward_IF_regs_imp_branch_target_out_6_CYAND_29124,
      O => ID_forward_IF_regs_imp_branch_target_out_6_CYMUXFAST_29125
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CYMUXG2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_6_CY0G_29120,
      IB => ID_forward_IF_regs_imp_branch_target_out_6_CYMUXF2_29121,
      SEL => ID_forward_IF_regs_imp_branch_target_out_6_CYSELG_29114,
      O => ID_forward_IF_regs_imp_branch_target_out_6_CYMUXG2_29122
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(7),
      O => ID_forward_IF_regs_imp_branch_target_out_6_CY0G_29120
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(7),
      O => ID_forward_IF_regs_imp_branch_target_out_6_CYSELG_29114
    );
  ID_forward_IF_regs_imp_branch_target_out_6_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_target_out_6_SRINVNOT
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_target_out_6_CLKINV_29111
    );
  ID_forward_IF_regs_imp_branch_target_out_6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_target_out_6_CEINV_29110
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_5_LOGIC_ONE : X_ONE
    port map (
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_LOGIC_ONE_28890
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_LOGIC_ZERO_28906
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_LOGIC_ZERO_28906,
      IB => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_LOGIC_ZERO_28906,
      SEL => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYSELF_28896,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXF2_28891
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Mcompar_judge_cmp_gt0001_lut(4),
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYSELF_28896
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXFAST_28895,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_Q
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Mcompar_judge_cmp_gt0001_cy_3_CYMUXFAST_28868,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_FASTCARRY_28893
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYAND : X_AND2
    port map (
      I0 => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYSELG_28881,
      I1 => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYSELF_28896,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYAND_28894
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXG2_28892,
      IB => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_FASTCARRY_28893,
      SEL => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYAND_28894,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXFAST_28895
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_LOGIC_ONE_28890,
      IB => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXF2_28891,
      SEL => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYSELG_28881,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYMUXG2_28892
    );
  DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_15_rt_28880,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_CYSELG_28881
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_0_LOGIC_ZERO : X_ZERO
    port map (
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_LOGIC_ZERO_28833
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Mcompar_judge_cmp_gt0001_lut(0),
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_0
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYMUXF : X_MUX2
    port map (
      IA => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_LOGIC_ZERO_28833,
      IB => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYINIT_28844,
      SEL => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYSELF_28838,
      O => DM_imp_Mcompar_judge_cmp_gt0001_cy_0_Q
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_BXINV_28836,
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYINIT_28844
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Mcompar_judge_cmp_gt0001_lut(0),
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYSELF_28838
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_BXINV_28836
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYMUXG : X_MUX2
    port map (
      IA => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_LOGIC_ZERO_28833,
      IB => DM_imp_Mcompar_judge_cmp_gt0001_cy_0_Q,
      SEL => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYSELG_28825,
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYMUXG_28835
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Mcompar_judge_cmp_gt0001_lut(1),
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut_0_CYSELG_28825
    );
  ID_forward_IF_regs_imp_branch_target_out_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_12_FXMUX_29336,
      O => ID_forward_IF_regs_imp_branch_target_out_12_DXMUX_29337
    );
  ID_forward_IF_regs_imp_branch_target_out_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_12_FXMUX_29336,
      O => branch_target_from_id_tmp(12)
    );
  ID_forward_IF_regs_imp_branch_target_out_12_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_12_XORF_29335,
      O => ID_forward_IF_regs_imp_branch_target_out_12_FXMUX_29336
    );
  ID_forward_IF_regs_imp_branch_target_out_12_XORF : X_XOR2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_12_CYINIT_29334,
      I1 => register_module_imp_Madd_branch_target_out_lut(12),
      O => ID_forward_IF_regs_imp_branch_target_out_12_XORF_29335
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CYMUXF : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_12_CY0F_29333,
      IB => ID_forward_IF_regs_imp_branch_target_out_12_CYINIT_29334,
      SEL => ID_forward_IF_regs_imp_branch_target_out_12_CYSELF_29315,
      O => register_module_imp_Madd_branch_target_out_cy_12_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CYMUXF2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_12_CY0F_29333,
      IB => ID_forward_IF_regs_imp_branch_target_out_12_CY0F_29333,
      SEL => ID_forward_IF_regs_imp_branch_target_out_12_CYSELF_29315,
      O => ID_forward_IF_regs_imp_branch_target_out_12_CYMUXF2_29310
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_11_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_12_CYINIT_29334
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(12),
      O => ID_forward_IF_regs_imp_branch_target_out_12_CY0F_29333
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(12),
      O => ID_forward_IF_regs_imp_branch_target_out_12_CYSELF_29315
    );
  ID_forward_IF_regs_imp_branch_target_out_12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_12_GYMUX_29318,
      O => ID_forward_IF_regs_imp_branch_target_out_12_DYMUX_29319
    );
  ID_forward_IF_regs_imp_branch_target_out_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_12_GYMUX_29318,
      O => branch_target_from_id_tmp(13)
    );
  ID_forward_IF_regs_imp_branch_target_out_12_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_12_XORG_29317,
      O => ID_forward_IF_regs_imp_branch_target_out_12_GYMUX_29318
    );
  ID_forward_IF_regs_imp_branch_target_out_12_XORG : X_XOR2
    port map (
      I0 => register_module_imp_Madd_branch_target_out_cy_12_Q,
      I1 => register_module_imp_Madd_branch_target_out_lut(13),
      O => ID_forward_IF_regs_imp_branch_target_out_12_XORG_29317
    );
  ID_forward_IF_regs_imp_branch_target_out_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_11_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_12_FASTCARRY_29312
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CYAND : X_AND2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_12_CYSELG_29303,
      I1 => ID_forward_IF_regs_imp_branch_target_out_12_CYSELF_29315,
      O => ID_forward_IF_regs_imp_branch_target_out_12_CYAND_29313
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CYMUXFAST : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_12_CYMUXG2_29311,
      IB => ID_forward_IF_regs_imp_branch_target_out_12_FASTCARRY_29312,
      SEL => ID_forward_IF_regs_imp_branch_target_out_12_CYAND_29313,
      O => ID_forward_IF_regs_imp_branch_target_out_12_CYMUXFAST_29314
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CYMUXG2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_12_CY0G_29309,
      IB => ID_forward_IF_regs_imp_branch_target_out_12_CYMUXF2_29310,
      SEL => ID_forward_IF_regs_imp_branch_target_out_12_CYSELG_29303,
      O => ID_forward_IF_regs_imp_branch_target_out_12_CYMUXG2_29311
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(13),
      O => ID_forward_IF_regs_imp_branch_target_out_12_CY0G_29309
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(13),
      O => ID_forward_IF_regs_imp_branch_target_out_12_CYSELG_29303
    );
  ID_forward_IF_regs_imp_branch_target_out_12_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_target_out_12_SRINVNOT
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_target_out_12_CLKINV_29300
    );
  ID_forward_IF_regs_imp_branch_target_out_12_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_target_out_12_CEINV_29299
    );
  ID_forward_IF_regs_imp_branch_target_out_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_14_FXMUX_29391,
      O => ID_forward_IF_regs_imp_branch_target_out_14_DXMUX_29392
    );
  ID_forward_IF_regs_imp_branch_target_out_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_14_FXMUX_29391,
      O => branch_target_from_id_tmp(14)
    );
  ID_forward_IF_regs_imp_branch_target_out_14_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_14_XORF_29390,
      O => ID_forward_IF_regs_imp_branch_target_out_14_FXMUX_29391
    );
  ID_forward_IF_regs_imp_branch_target_out_14_XORF : X_XOR2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_14_CYINIT_29389,
      I1 => register_module_imp_Madd_branch_target_out_lut(14),
      O => ID_forward_IF_regs_imp_branch_target_out_14_XORF_29390
    );
  ID_forward_IF_regs_imp_branch_target_out_14_CYMUXF : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_14_CY0F_29388,
      IB => ID_forward_IF_regs_imp_branch_target_out_14_CYINIT_29389,
      SEL => ID_forward_IF_regs_imp_branch_target_out_14_CYSELF_29382,
      O => register_module_imp_Madd_branch_target_out_cy_14_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_12_CYMUXFAST_29314,
      O => ID_forward_IF_regs_imp_branch_target_out_14_CYINIT_29389
    );
  ID_forward_IF_regs_imp_branch_target_out_14_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(14),
      O => ID_forward_IF_regs_imp_branch_target_out_14_CY0F_29388
    );
  ID_forward_IF_regs_imp_branch_target_out_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(14),
      O => ID_forward_IF_regs_imp_branch_target_out_14_CYSELF_29382
    );
  ID_forward_IF_regs_imp_branch_target_out_14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_14_GYMUX_29372,
      O => ID_forward_IF_regs_imp_branch_target_out_14_DYMUX_29373
    );
  ID_forward_IF_regs_imp_branch_target_out_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_14_GYMUX_29372,
      O => branch_target_from_id_tmp(15)
    );
  ID_forward_IF_regs_imp_branch_target_out_14_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_14_XORG_29371,
      O => ID_forward_IF_regs_imp_branch_target_out_14_GYMUX_29372
    );
  ID_forward_IF_regs_imp_branch_target_out_14_XORG : X_XOR2
    port map (
      I0 => register_module_imp_Madd_branch_target_out_cy_14_Q,
      I1 => register_module_imp_Madd_branch_target_out_lut(15),
      O => ID_forward_IF_regs_imp_branch_target_out_14_XORG_29371
    );
  ID_forward_IF_regs_imp_branch_target_out_14_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_target_out_14_SRINVNOT
    );
  ID_forward_IF_regs_imp_branch_target_out_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_target_out_14_CLKINV_29362
    );
  ID_forward_IF_regs_imp_branch_target_out_14_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_target_out_14_CEINV_29361
    );
  ID_forward_IF_regs_imp_branch_target_out_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_8_FXMUX_29210,
      O => ID_forward_IF_regs_imp_branch_target_out_8_DXMUX_29211
    );
  ID_forward_IF_regs_imp_branch_target_out_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_8_FXMUX_29210,
      O => branch_target_from_id_tmp(8)
    );
  ID_forward_IF_regs_imp_branch_target_out_8_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_8_XORF_29209,
      O => ID_forward_IF_regs_imp_branch_target_out_8_FXMUX_29210
    );
  ID_forward_IF_regs_imp_branch_target_out_8_XORF : X_XOR2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_8_CYINIT_29208,
      I1 => register_module_imp_Madd_branch_target_out_lut(8),
      O => ID_forward_IF_regs_imp_branch_target_out_8_XORF_29209
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CYMUXF : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_8_CY0F_29207,
      IB => ID_forward_IF_regs_imp_branch_target_out_8_CYINIT_29208,
      SEL => ID_forward_IF_regs_imp_branch_target_out_8_CYSELF_29189,
      O => register_module_imp_Madd_branch_target_out_cy_8_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CYMUXF2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_8_CY0F_29207,
      IB => ID_forward_IF_regs_imp_branch_target_out_8_CY0F_29207,
      SEL => ID_forward_IF_regs_imp_branch_target_out_8_CYSELF_29189,
      O => ID_forward_IF_regs_imp_branch_target_out_8_CYMUXF2_29184
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_7_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_8_CYINIT_29208
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(8),
      O => ID_forward_IF_regs_imp_branch_target_out_8_CY0F_29207
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(8),
      O => ID_forward_IF_regs_imp_branch_target_out_8_CYSELF_29189
    );
  ID_forward_IF_regs_imp_branch_target_out_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_8_GYMUX_29192,
      O => ID_forward_IF_regs_imp_branch_target_out_8_DYMUX_29193
    );
  ID_forward_IF_regs_imp_branch_target_out_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_8_GYMUX_29192,
      O => branch_target_from_id_tmp(9)
    );
  ID_forward_IF_regs_imp_branch_target_out_8_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_8_XORG_29191,
      O => ID_forward_IF_regs_imp_branch_target_out_8_GYMUX_29192
    );
  ID_forward_IF_regs_imp_branch_target_out_8_XORG : X_XOR2
    port map (
      I0 => register_module_imp_Madd_branch_target_out_cy_8_Q,
      I1 => register_module_imp_Madd_branch_target_out_lut(9),
      O => ID_forward_IF_regs_imp_branch_target_out_8_XORG_29191
    );
  ID_forward_IF_regs_imp_branch_target_out_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_8_CYMUXFAST_29188,
      O => register_module_imp_Madd_branch_target_out_cy_9_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_7_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_8_FASTCARRY_29186
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CYAND : X_AND2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_8_CYSELG_29177,
      I1 => ID_forward_IF_regs_imp_branch_target_out_8_CYSELF_29189,
      O => ID_forward_IF_regs_imp_branch_target_out_8_CYAND_29187
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CYMUXFAST : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_8_CYMUXG2_29185,
      IB => ID_forward_IF_regs_imp_branch_target_out_8_FASTCARRY_29186,
      SEL => ID_forward_IF_regs_imp_branch_target_out_8_CYAND_29187,
      O => ID_forward_IF_regs_imp_branch_target_out_8_CYMUXFAST_29188
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CYMUXG2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_8_CY0G_29183,
      IB => ID_forward_IF_regs_imp_branch_target_out_8_CYMUXF2_29184,
      SEL => ID_forward_IF_regs_imp_branch_target_out_8_CYSELG_29177,
      O => ID_forward_IF_regs_imp_branch_target_out_8_CYMUXG2_29185
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(9),
      O => ID_forward_IF_regs_imp_branch_target_out_8_CY0G_29183
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(9),
      O => ID_forward_IF_regs_imp_branch_target_out_8_CYSELG_29177
    );
  ID_forward_IF_regs_imp_branch_target_out_8_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_target_out_8_SRINVNOT
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_target_out_8_CLKINV_29174
    );
  ID_forward_IF_regs_imp_branch_target_out_8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_target_out_8_CEINV_29173
    );
  ID_forward_IF_regs_imp_branch_target_out_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_10_FXMUX_29273,
      O => ID_forward_IF_regs_imp_branch_target_out_10_DXMUX_29274
    );
  ID_forward_IF_regs_imp_branch_target_out_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_10_FXMUX_29273,
      O => branch_target_from_id_tmp(10)
    );
  ID_forward_IF_regs_imp_branch_target_out_10_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_10_XORF_29272,
      O => ID_forward_IF_regs_imp_branch_target_out_10_FXMUX_29273
    );
  ID_forward_IF_regs_imp_branch_target_out_10_XORF : X_XOR2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_10_CYINIT_29271,
      I1 => register_module_imp_Madd_branch_target_out_lut(10),
      O => ID_forward_IF_regs_imp_branch_target_out_10_XORF_29272
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CYMUXF : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_10_CY0F_29270,
      IB => ID_forward_IF_regs_imp_branch_target_out_10_CYINIT_29271,
      SEL => ID_forward_IF_regs_imp_branch_target_out_10_CYSELF_29252,
      O => register_module_imp_Madd_branch_target_out_cy_10_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CYMUXF2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_10_CY0F_29270,
      IB => ID_forward_IF_regs_imp_branch_target_out_10_CY0F_29270,
      SEL => ID_forward_IF_regs_imp_branch_target_out_10_CYSELF_29252,
      O => ID_forward_IF_regs_imp_branch_target_out_10_CYMUXF2_29247
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_9_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_10_CYINIT_29271
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(10),
      O => ID_forward_IF_regs_imp_branch_target_out_10_CY0F_29270
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(10),
      O => ID_forward_IF_regs_imp_branch_target_out_10_CYSELF_29252
    );
  ID_forward_IF_regs_imp_branch_target_out_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_10_GYMUX_29255,
      O => ID_forward_IF_regs_imp_branch_target_out_10_DYMUX_29256
    );
  ID_forward_IF_regs_imp_branch_target_out_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_10_GYMUX_29255,
      O => branch_target_from_id_tmp(11)
    );
  ID_forward_IF_regs_imp_branch_target_out_10_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_10_XORG_29254,
      O => ID_forward_IF_regs_imp_branch_target_out_10_GYMUX_29255
    );
  ID_forward_IF_regs_imp_branch_target_out_10_XORG : X_XOR2
    port map (
      I0 => register_module_imp_Madd_branch_target_out_cy_10_Q,
      I1 => register_module_imp_Madd_branch_target_out_lut(11),
      O => ID_forward_IF_regs_imp_branch_target_out_10_XORG_29254
    );
  ID_forward_IF_regs_imp_branch_target_out_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_10_CYMUXFAST_29251,
      O => register_module_imp_Madd_branch_target_out_cy_11_Q
    );
  ID_forward_IF_regs_imp_branch_target_out_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_cy_9_Q,
      O => ID_forward_IF_regs_imp_branch_target_out_10_FASTCARRY_29249
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CYAND : X_AND2
    port map (
      I0 => ID_forward_IF_regs_imp_branch_target_out_10_CYSELG_29240,
      I1 => ID_forward_IF_regs_imp_branch_target_out_10_CYSELF_29252,
      O => ID_forward_IF_regs_imp_branch_target_out_10_CYAND_29250
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CYMUXFAST : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_10_CYMUXG2_29248,
      IB => ID_forward_IF_regs_imp_branch_target_out_10_FASTCARRY_29249,
      SEL => ID_forward_IF_regs_imp_branch_target_out_10_CYAND_29250,
      O => ID_forward_IF_regs_imp_branch_target_out_10_CYMUXFAST_29251
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CYMUXG2 : X_MUX2
    port map (
      IA => ID_forward_IF_regs_imp_branch_target_out_10_CY0G_29246,
      IB => ID_forward_IF_regs_imp_branch_target_out_10_CYMUXF2_29247,
      SEL => ID_forward_IF_regs_imp_branch_target_out_10_CYSELG_29240,
      O => ID_forward_IF_regs_imp_branch_target_out_10_CYMUXG2_29248
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(11),
      O => ID_forward_IF_regs_imp_branch_target_out_10_CY0G_29246
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_Madd_branch_target_out_lut(11),
      O => ID_forward_IF_regs_imp_branch_target_out_10_CYSELG_29240
    );
  ID_forward_IF_regs_imp_branch_target_out_10_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_target_out_10_SRINVNOT
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_target_out_10_CLKINV_29237
    );
  ID_forward_IF_regs_imp_branch_target_out_10_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_target_out_10_CEINV_29236
    );
  register_module_imp_registers_imp_Mmux_varindex0000_65 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_14_15741,
      ADR1 => register_module_imp_registers_imp_regs_0_14_16384,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_65_31380
    );
  register_module_imp_registers_imp_Mmux_varindex0000_511 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_14_15768,
      ADR1 => register_module_imp_registers_imp_regs_2_14_15746,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_511_31388
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f55_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f55_F5MUX_31390,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f55
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f55_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_65_31380,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_511_31388,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f55_BXINV_31382,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f55_F5MUX_31390
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f55_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f55_BXINV_31382
    );
  register_module_imp_registers_imp_Mmux_varindex0000_514 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_1_17143,
      ADR1 => register_module_imp_registers_imp_regs_4_1_17144,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_514_31464
    );
  register_module_imp_registers_imp_Mmux_varindex0000_47 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_1_17141,
      ADR1 => register_module_imp_registers_imp_regs_6_1_17142,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_47_31474
    );
  register_module_imp_registers_imp_varindex0000_1_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_1_F5MUX_31476,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f57
    );
  register_module_imp_registers_imp_varindex0000_1_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_514_31464,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_47_31474,
      SEL => register_module_imp_registers_imp_varindex0000_1_BXINV_31468,
      O => register_module_imp_registers_imp_varindex0000_1_F5MUX_31476
    );
  register_module_imp_registers_imp_varindex0000_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_1_BXINV_31468
    );
  register_module_imp_registers_imp_varindex0000_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_1_F6MUX_31466,
      O => register_module_imp_registers_imp_varindex0000(1)
    );
  register_module_imp_registers_imp_varindex0000_1_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f57,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f57,
      SEL => register_module_imp_registers_imp_varindex0000_1_BYINV_31458,
      O => register_module_imp_registers_imp_varindex0000_1_F6MUX_31466
    );
  register_module_imp_registers_imp_varindex0000_1_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_1_BYINV_31458
    );
  register_module_imp_registers_imp_Mmux_varindex0000_67 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_1_15907,
      ADR1 => register_module_imp_registers_imp_regs_0_1_15890,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_67_31490
    );
  register_module_imp_registers_imp_Mmux_varindex0000_515 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_1_15866,
      ADR1 => register_module_imp_registers_imp_regs_3_1_15901,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_515_31498
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f57_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f57_F5MUX_31500,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f57
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f57_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_67_31490,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_515_31498,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f57_BXINV_31492,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f57_F5MUX_31500
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f57_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f57_BXINV_31492
    );
  register_module_imp_registers_imp_Mmux_varindex0000_48 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_2_17148,
      ADR1 => register_module_imp_registers_imp_regs_6_2_17149,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_48_31529
    );
  register_module_imp_registers_imp_Mmux_varindex0000_516 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_2_17150,
      ADR1 => register_module_imp_registers_imp_regs_4_2_17151,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_516_31519
    );
  register_module_imp_registers_imp_varindex0000_2_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_2_F5MUX_31531,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f58
    );
  register_module_imp_registers_imp_varindex0000_2_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_516_31519,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_48_31529,
      SEL => register_module_imp_registers_imp_varindex0000_2_BXINV_31523,
      O => register_module_imp_registers_imp_varindex0000_2_F5MUX_31531
    );
  register_module_imp_registers_imp_varindex0000_2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_2_BXINV_31523
    );
  register_module_imp_registers_imp_varindex0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_2_F6MUX_31521,
      O => register_module_imp_registers_imp_varindex0000(2)
    );
  register_module_imp_registers_imp_varindex0000_2_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f58,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f58,
      SEL => register_module_imp_registers_imp_varindex0000_2_BYINV_31513,
      O => register_module_imp_registers_imp_varindex0000_2_F6MUX_31521
    );
  register_module_imp_registers_imp_varindex0000_2_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_2_BYINV_31513
    );
  register_module_imp_registers_imp_Mmux_varindex0000_43 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_12_16418,
      ADR1 => register_module_imp_registers_imp_regs_6_12_16411,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_43_31254
    );
  register_module_imp_registers_imp_Mmux_varindex0000_56 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_12_16404,
      ADR1 => register_module_imp_registers_imp_regs_4_12_16397,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_56_31244
    );
  register_module_imp_registers_imp_varindex0000_12_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_12_F5MUX_31256,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f53
    );
  register_module_imp_registers_imp_varindex0000_12_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_56_31244,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_43_31254,
      SEL => register_module_imp_registers_imp_varindex0000_12_BXINV_31248,
      O => register_module_imp_registers_imp_varindex0000_12_F5MUX_31256
    );
  register_module_imp_registers_imp_varindex0000_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_12_BXINV_31248
    );
  register_module_imp_registers_imp_varindex0000_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_12_F6MUX_31246,
      O => register_module_imp_registers_imp_varindex0000(12)
    );
  register_module_imp_registers_imp_varindex0000_12_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f53,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f53,
      SEL => register_module_imp_registers_imp_varindex0000_12_BYINV_31238,
      O => register_module_imp_registers_imp_varindex0000_12_F6MUX_31246
    );
  register_module_imp_registers_imp_varindex0000_12_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_12_BYINV_31238
    );
  register_module_imp_registers_imp_Mmux_varindex0000_64 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_13_15738,
      ADR1 => register_module_imp_registers_imp_regs_0_13_16375,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_64_31325
    );
  register_module_imp_registers_imp_Mmux_varindex0000_59 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_13_15769,
      ADR1 => register_module_imp_registers_imp_regs_2_13_15744,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_59_31333
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f54_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f54_F5MUX_31335,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f54
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f54_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_64_31325,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_59_31333,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f54_BXINV_31327,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f54_F5MUX_31335
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f54_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f54_BXINV_31327
    );
  register_module_imp_registers_imp_Mmux_varindex0000_510 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_14_16406,
      ADR1 => register_module_imp_registers_imp_regs_4_14_16399,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_510_31354
    );
  register_module_imp_registers_imp_Mmux_varindex0000_45 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_14_16420,
      ADR1 => register_module_imp_registers_imp_regs_6_14_16413,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_45_31364
    );
  register_module_imp_registers_imp_varindex0000_14_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_14_F5MUX_31366,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f55
    );
  register_module_imp_registers_imp_varindex0000_14_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_510_31354,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_45_31364,
      SEL => register_module_imp_registers_imp_varindex0000_14_BXINV_31358,
      O => register_module_imp_registers_imp_varindex0000_14_F5MUX_31366
    );
  register_module_imp_registers_imp_varindex0000_14_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_14_BXINV_31358
    );
  register_module_imp_registers_imp_varindex0000_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_14_F6MUX_31356,
      O => register_module_imp_registers_imp_varindex0000(14)
    );
  register_module_imp_registers_imp_varindex0000_14_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f55,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f55,
      SEL => register_module_imp_registers_imp_varindex0000_14_BYINV_31348,
      O => register_module_imp_registers_imp_varindex0000_14_F6MUX_31356
    );
  register_module_imp_registers_imp_varindex0000_14_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_14_BYINV_31348
    );
  register_module_imp_registers_imp_Mmux_varindex0000_46 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_15_16419,
      ADR1 => register_module_imp_registers_imp_regs_6_15_16412,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_46_31419
    );
  register_module_imp_registers_imp_Mmux_varindex0000_512 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_15_16405,
      ADR1 => register_module_imp_registers_imp_regs_4_15_16398,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_512_31409
    );
  register_module_imp_registers_imp_varindex0000_15_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_15_F5MUX_31421,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f56
    );
  register_module_imp_registers_imp_varindex0000_15_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_512_31409,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_46_31419,
      SEL => register_module_imp_registers_imp_varindex0000_15_BXINV_31413,
      O => register_module_imp_registers_imp_varindex0000_15_F5MUX_31421
    );
  register_module_imp_registers_imp_varindex0000_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_15_BXINV_31413
    );
  register_module_imp_registers_imp_varindex0000_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_15_F6MUX_31411,
      O => register_module_imp_registers_imp_varindex0000(15)
    );
  register_module_imp_registers_imp_varindex0000_15_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f56,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f56,
      SEL => register_module_imp_registers_imp_varindex0000_15_BYINV_31403,
      O => register_module_imp_registers_imp_varindex0000_15_F6MUX_31411
    );
  register_module_imp_registers_imp_varindex0000_15_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_15_BYINV_31403
    );
  register_module_imp_registers_imp_Mmux_varindex0000_63 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_12_15740,
      ADR1 => register_module_imp_registers_imp_regs_0_12_16376,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_63_31270
    );
  register_module_imp_registers_imp_Mmux_varindex0000_57 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_12_15770,
      ADR1 => register_module_imp_registers_imp_regs_2_12_15745,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_57_31278
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f53_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f53_F5MUX_31280,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f53
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f53_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_63_31270,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_57_31278,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f53_BXINV_31272,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f53_F5MUX_31280
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f53_BXINV_31272
    );
  register_module_imp_registers_imp_Mmux_varindex0000_62 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_11_16371,
      ADR1 => register_module_imp_registers_imp_regs_1_11_15856,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_62_31215
    );
  register_module_imp_registers_imp_Mmux_varindex0000_55 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_11_15764,
      ADR1 => register_module_imp_registers_imp_regs_2_11_15802,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_55_31223
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f52_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f52_F5MUX_31225,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f52
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f52_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_62_31215,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_55_31223,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f52_BXINV_31217,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f52_F5MUX_31225
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f52_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f52_BXINV_31217
    );
  register_module_imp_registers_imp_Mmux_varindex0000_44 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_13_16417,
      ADR1 => register_module_imp_registers_imp_regs_6_13_16410,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_44_31309
    );
  register_module_imp_registers_imp_Mmux_varindex0000_58 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_13_16403,
      ADR1 => register_module_imp_registers_imp_regs_4_13_16396,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_58_31299
    );
  register_module_imp_registers_imp_varindex0000_13_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_13_F5MUX_31311,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f54
    );
  register_module_imp_registers_imp_varindex0000_13_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_58_31299,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_44_31309,
      SEL => register_module_imp_registers_imp_varindex0000_13_BXINV_31303,
      O => register_module_imp_registers_imp_varindex0000_13_F5MUX_31311
    );
  register_module_imp_registers_imp_varindex0000_13_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_13_BXINV_31303
    );
  register_module_imp_registers_imp_varindex0000_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_13_F6MUX_31301,
      O => register_module_imp_registers_imp_varindex0000(13)
    );
  register_module_imp_registers_imp_varindex0000_13_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f54,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f54,
      SEL => register_module_imp_registers_imp_varindex0000_13_BYINV_31293,
      O => register_module_imp_registers_imp_varindex0000_13_F6MUX_31301
    );
  register_module_imp_registers_imp_varindex0000_13_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_13_BYINV_31293
    );
  register_module_imp_registers_imp_Mmux_varindex0000_513 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_15_15767,
      ADR1 => register_module_imp_registers_imp_regs_2_15_15747,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_513_31443
    );
  register_module_imp_registers_imp_Mmux_varindex0000_66 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_15_15739,
      ADR1 => register_module_imp_registers_imp_regs_0_15_16383,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_66_31435
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f56_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f56_F5MUX_31445,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f56
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f56_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_66_31435,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_513_31443,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f56_BXINV_31437,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f56_F5MUX_31445
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f56_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f56_BXINV_31437
    );
  register_module_imp_registers_imp_varindex0000_4_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_4_F5MUX_31641,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f510
    );
  register_module_imp_registers_imp_varindex0000_4_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_520_31629,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_410_31639,
      SEL => register_module_imp_registers_imp_varindex0000_4_BXINV_31633,
      O => register_module_imp_registers_imp_varindex0000_4_F5MUX_31641
    );
  register_module_imp_registers_imp_varindex0000_4_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_4_BXINV_31633
    );
  register_module_imp_registers_imp_varindex0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_4_F6MUX_31631,
      O => register_module_imp_registers_imp_varindex0000(4)
    );
  register_module_imp_registers_imp_varindex0000_4_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f510,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f510,
      SEL => register_module_imp_registers_imp_varindex0000_4_BYINV_31623,
      O => register_module_imp_registers_imp_varindex0000_4_F6MUX_31631
    );
  register_module_imp_registers_imp_varindex0000_4_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_4_BYINV_31623
    );
  register_module_imp_registers_imp_varindex0001_10_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_10_F5MUX_31696,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f51
    );
  register_module_imp_registers_imp_varindex0001_10_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_52_31684,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_41_31694,
      SEL => register_module_imp_registers_imp_varindex0001_10_BXINV_31688,
      O => register_module_imp_registers_imp_varindex0001_10_F5MUX_31696
    );
  register_module_imp_registers_imp_varindex0001_10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_10_BXINV_31688
    );
  register_module_imp_registers_imp_varindex0001_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_10_F6MUX_31686,
      O => register_module_imp_registers_imp_varindex0001_10_Q
    );
  register_module_imp_registers_imp_varindex0001_10_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f51,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f51,
      SEL => register_module_imp_registers_imp_varindex0001_10_BYINV_31678,
      O => register_module_imp_registers_imp_varindex0001_10_F6MUX_31686
    );
  register_module_imp_registers_imp_varindex0001_10_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_10_BYINV_31678
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f51_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f51_F5MUX_31720,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f51
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f51_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_61_31710,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_53_31718,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f51_BXINV_31712,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f51_F5MUX_31720
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f51_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f51_BXINV_31712
    );
  register_module_imp_registers_imp_Mmux_varindex0001_63 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_12_15740,
      ADR1 => register_module_imp_registers_imp_regs_0_12_16376,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_63_31820
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f53_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f53_F5MUX_31830,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f53
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f53_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_63_31820,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_57_31828,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f53_BXINV_31822,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f53_F5MUX_31830
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f53_BXINV_31822
    );
  register_module_imp_registers_imp_Mmux_varindex0001_61 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => read_reg_2_from_id(0),
      ADR1 => register_module_imp_registers_imp_regs_0_10_16372,
      ADR2 => register_module_imp_registers_imp_regs_1_10_15858,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_61_31710
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f54_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f54_F5MUX_31885,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f54
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f54_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_64_31875,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_59_31883,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f54_BXINV_31877,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f54_F5MUX_31885
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f54_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f54_BXINV_31877
    );
  register_module_imp_registers_imp_Mmux_varindex0000_520 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_4_17164,
      ADR1 => register_module_imp_registers_imp_regs_4_4_17165,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_520_31629
    );
  register_module_imp_registers_imp_Mmux_varindex0001_64 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_13_15738,
      ADR1 => register_module_imp_registers_imp_regs_0_13_16375,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_64_31875
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f510_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f510_F5MUX_31665,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f510
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f510_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_610_31655,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_521_31663,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f510_BXINV_31657,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f510_F5MUX_31665
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f510_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f510_BXINV_31657
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f52_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f52_F5MUX_31775,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f52
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f52_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_62_31765,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_55_31773,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f52_BXINV_31767,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f52_F5MUX_31775
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f52_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f52_BXINV_31767
    );
  register_module_imp_registers_imp_Mmux_varindex0000_517 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_2_15869,
      ADR1 => register_module_imp_registers_imp_regs_3_2_15902,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_517_31553
    );
  register_module_imp_registers_imp_Mmux_varindex0000_68 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_2_15910,
      ADR1 => register_module_imp_registers_imp_regs_0_2_15889,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_68_31545
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f58_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f58_F5MUX_31555,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f58
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f58_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_68_31545,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_517_31553,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f58_BXINV_31547,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f58_F5MUX_31555
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f58_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f58_BXINV_31547
    );
  register_module_imp_registers_imp_Mmux_varindex0001_62 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_11_16371,
      ADR1 => register_module_imp_registers_imp_regs_1_11_15856,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_62_31765
    );
  register_module_imp_registers_imp_Mmux_varindex0001_58 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_13_16403,
      ADR1 => register_module_imp_registers_imp_regs_4_13_16396,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_58_31849
    );
  register_module_imp_registers_imp_varindex0001_13_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_13_F5MUX_31861,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f54
    );
  register_module_imp_registers_imp_varindex0001_13_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_58_31849,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_44_31859,
      SEL => register_module_imp_registers_imp_varindex0001_13_BXINV_31853,
      O => register_module_imp_registers_imp_varindex0001_13_F5MUX_31861
    );
  register_module_imp_registers_imp_varindex0001_13_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_13_BXINV_31853
    );
  register_module_imp_registers_imp_varindex0001_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_13_F6MUX_31851,
      O => register_module_imp_registers_imp_varindex0001_13_Q
    );
  register_module_imp_registers_imp_varindex0001_13_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f54,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f54,
      SEL => register_module_imp_registers_imp_varindex0001_13_BYINV_31843,
      O => register_module_imp_registers_imp_varindex0001_13_F6MUX_31851
    );
  register_module_imp_registers_imp_varindex0001_13_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_13_BYINV_31843
    );
  register_module_imp_registers_imp_Mmux_varindex0000_49 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_3_17155,
      ADR1 => register_module_imp_registers_imp_regs_6_3_17156,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_49_31584
    );
  register_module_imp_registers_imp_Mmux_varindex0000_518 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_3_17157,
      ADR1 => register_module_imp_registers_imp_regs_4_3_17158,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_518_31574
    );
  register_module_imp_registers_imp_varindex0000_3_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_3_F5MUX_31586,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f59
    );
  register_module_imp_registers_imp_varindex0000_3_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_518_31574,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_49_31584,
      SEL => register_module_imp_registers_imp_varindex0000_3_BXINV_31578,
      O => register_module_imp_registers_imp_varindex0000_3_F5MUX_31586
    );
  register_module_imp_registers_imp_varindex0000_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_3_BXINV_31578
    );
  register_module_imp_registers_imp_varindex0000_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_3_F6MUX_31576,
      O => register_module_imp_registers_imp_varindex0000(3)
    );
  register_module_imp_registers_imp_varindex0000_3_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f59,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f59,
      SEL => register_module_imp_registers_imp_varindex0000_3_BYINV_31568,
      O => register_module_imp_registers_imp_varindex0000_3_F6MUX_31576
    );
  register_module_imp_registers_imp_varindex0000_3_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_3_BYINV_31568
    );
  register_module_imp_registers_imp_Mmux_varindex0001_56 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_12_16404,
      ADR1 => register_module_imp_registers_imp_regs_4_12_16397,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_56_31794
    );
  register_module_imp_registers_imp_varindex0001_12_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_12_F5MUX_31806,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f53
    );
  register_module_imp_registers_imp_varindex0001_12_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_56_31794,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_43_31804,
      SEL => register_module_imp_registers_imp_varindex0001_12_BXINV_31798,
      O => register_module_imp_registers_imp_varindex0001_12_F5MUX_31806
    );
  register_module_imp_registers_imp_varindex0001_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_12_BXINV_31798
    );
  register_module_imp_registers_imp_varindex0001_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_12_F6MUX_31796,
      O => register_module_imp_registers_imp_varindex0001_12_Q
    );
  register_module_imp_registers_imp_varindex0001_12_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f53,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f53,
      SEL => register_module_imp_registers_imp_varindex0001_12_BYINV_31788,
      O => register_module_imp_registers_imp_varindex0001_12_F6MUX_31796
    );
  register_module_imp_registers_imp_varindex0001_12_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_12_BYINV_31788
    );
  register_module_imp_registers_imp_Mmux_varindex0000_410 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_4_17162,
      ADR1 => register_module_imp_registers_imp_regs_6_4_17163,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_410_31639
    );
  register_module_imp_registers_imp_Mmux_varindex0001_52 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_10_16402,
      ADR1 => register_module_imp_registers_imp_regs_4_10_16395,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_52_31684
    );
  register_module_imp_registers_imp_Mmux_varindex0001_54 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_11_16401,
      ADR1 => register_module_imp_registers_imp_regs_4_11_16394,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_54_31739
    );
  register_module_imp_registers_imp_varindex0001_11_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_11_F5MUX_31751,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f52
    );
  register_module_imp_registers_imp_varindex0001_11_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_54_31739,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_42_31749,
      SEL => register_module_imp_registers_imp_varindex0001_11_BXINV_31743,
      O => register_module_imp_registers_imp_varindex0001_11_F5MUX_31751
    );
  register_module_imp_registers_imp_varindex0001_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_11_BXINV_31743
    );
  register_module_imp_registers_imp_varindex0001_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_11_F6MUX_31741,
      O => register_module_imp_registers_imp_varindex0001_11_Q
    );
  register_module_imp_registers_imp_varindex0001_11_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f52,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f52,
      SEL => register_module_imp_registers_imp_varindex0001_11_BYINV_31733,
      O => register_module_imp_registers_imp_varindex0001_11_F6MUX_31741
    );
  register_module_imp_registers_imp_varindex0001_11_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_11_BYINV_31733
    );
  register_module_imp_registers_imp_Mmux_varindex0000_610 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_4_15873,
      ADR1 => register_module_imp_registers_imp_regs_0_4_15845,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_610_31655
    );
  register_module_imp_registers_imp_Mmux_varindex0000_519 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_3_15900,
      ADR1 => register_module_imp_registers_imp_regs_2_3_15867,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_519_31608
    );
  register_module_imp_registers_imp_Mmux_varindex0000_69 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_3_15908,
      ADR1 => register_module_imp_registers_imp_regs_0_3_15891,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_69_31600
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f59_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f59_F5MUX_31610,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f59
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f59_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_69_31600,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_519_31608,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f59_BXINV_31602,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f59_F5MUX_31610
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f59_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f59_BXINV_31602
    );
  register_module_imp_registers_imp_Mmux_varindex0001_57 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_12_15770,
      ADR1 => register_module_imp_registers_imp_regs_2_12_15745,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_57_31828
    );
  instruction_fetch_module_imp_pc_in_14_LOGIC_ZERO : X_ZERO
    port map (
      O => instruction_fetch_module_imp_pc_in_14_LOGIC_ZERO_30388
    );
  instruction_fetch_module_imp_pc_in_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_14_XORF_30389,
      O => instruction_fetch_module_imp_pc_in_14_DXMUX_30391
    );
  instruction_fetch_module_imp_pc_in_14_XORF : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_pc_in_14_CYINIT_30387,
      I1 => instruction_fetch_module_imp_pc_out_tmp(14),
      O => instruction_fetch_module_imp_pc_in_14_XORF_30389
    );
  instruction_fetch_module_imp_pc_in_14_CYMUXF : X_MUX2
    port map (
      IA => instruction_fetch_module_imp_pc_in_14_LOGIC_ZERO_30388,
      IB => instruction_fetch_module_imp_pc_in_14_CYINIT_30387,
      SEL => instruction_fetch_module_imp_pc_in_14_CYSELF_30380,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_14_Q
    );
  instruction_fetch_module_imp_pc_in_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_12_CYMUXFAST_30315,
      O => instruction_fetch_module_imp_pc_in_14_CYINIT_30387
    );
  instruction_fetch_module_imp_pc_in_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_out_tmp(14),
      O => instruction_fetch_module_imp_pc_in_14_CYSELF_30380
    );
  instruction_fetch_module_imp_pc_in_14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_14_XORG_30369,
      O => instruction_fetch_module_imp_pc_in_14_DYMUX_30371
    );
  instruction_fetch_module_imp_pc_in_14_XORG : X_XOR2
    port map (
      I0 => instruction_fetch_module_imp_Madd_pc_in_add0000_cy_14_Q,
      I1 => instruction_fetch_module_imp_pc_out_tmp(15),
      O => instruction_fetch_module_imp_pc_in_14_XORG_30369
    );
  instruction_fetch_module_imp_pc_in_14_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => instruction_fetch_module_imp_pc_in_14_SRINVNOT
    );
  instruction_fetch_module_imp_pc_in_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => instruction_fetch_module_imp_pc_in_14_CLKINV_30359
    );
  instruction_fetch_module_imp_pc_in_14_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => instruction_fetch_module_imp_pc_in_14_CEINV_30358
    );
  register_module_imp_registers_imp_Mmux_varindex0000_521 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_4_15796,
      ADR1 => register_module_imp_registers_imp_regs_2_4_15812,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_521_31663
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f511_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f511_F5MUX_30620,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f511
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f511_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_611_30610,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_523_30618,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f511_BXINV_30612,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f511_F5MUX_30620
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f511_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f511_BXINV_30612
    );
  VGA_romAddr_add0001_6_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_romAddr_add0001_6_LOGIC_ZERO_30513
    );
  VGA_romAddr_add0001_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_add0001_6_XORF_30533,
      O => VGA_romAddr_add0001(6)
    );
  VGA_romAddr_add0001_6_XORF : X_XOR2
    port map (
      I0 => VGA_romAddr_add0001_6_CYINIT_30532,
      I1 => VGA_romAddr_add0001_6_F,
      O => VGA_romAddr_add0001_6_XORF_30533
    );
  VGA_romAddr_add0001_6_CYMUXF : X_MUX2
    port map (
      IA => VGA_romAddr_add0001_6_LOGIC_ZERO_30513,
      IB => VGA_romAddr_add0001_6_CYINIT_30532,
      SEL => VGA_romAddr_add0001_6_CYSELF_30519,
      O => VGA_Madd_romAddr_add0001_cy_6_Q
    );
  VGA_romAddr_add0001_6_CYMUXF2 : X_MUX2
    port map (
      IA => VGA_romAddr_add0001_6_LOGIC_ZERO_30513,
      IB => VGA_romAddr_add0001_6_LOGIC_ZERO_30513,
      SEL => VGA_romAddr_add0001_6_CYSELF_30519,
      O => VGA_romAddr_add0001_6_CYMUXF2_30514
    );
  VGA_romAddr_add0001_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_add0001_cy_5_Q,
      O => VGA_romAddr_add0001_6_CYINIT_30532
    );
  VGA_romAddr_add0001_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_add0001_6_F,
      O => VGA_romAddr_add0001_6_CYSELF_30519
    );
  VGA_romAddr_add0001_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_add0001_6_XORG_30521,
      O => VGA_romAddr_add0001(7)
    );
  VGA_romAddr_add0001_6_XORG : X_XOR2
    port map (
      I0 => VGA_Madd_romAddr_add0001_cy_6_Q,
      I1 => VGA_Madd_romAddr_not0000_7_1,
      O => VGA_romAddr_add0001_6_XORG_30521
    );
  VGA_romAddr_add0001_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_add0001_cy_5_Q,
      O => VGA_romAddr_add0001_6_FASTCARRY_30516
    );
  VGA_romAddr_add0001_6_CYAND : X_AND2
    port map (
      I0 => VGA_romAddr_add0001_6_CYSELG_30505,
      I1 => VGA_romAddr_add0001_6_CYSELF_30519,
      O => VGA_romAddr_add0001_6_CYAND_30517
    );
  VGA_romAddr_add0001_6_CYMUXFAST : X_MUX2
    port map (
      IA => VGA_romAddr_add0001_6_CYMUXG2_30515,
      IB => VGA_romAddr_add0001_6_FASTCARRY_30516,
      SEL => VGA_romAddr_add0001_6_CYAND_30517,
      O => VGA_romAddr_add0001_6_CYMUXFAST_30518
    );
  VGA_romAddr_add0001_6_CYMUXG2 : X_MUX2
    port map (
      IA => VGA_romAddr_add0001_6_LOGIC_ZERO_30513,
      IB => VGA_romAddr_add0001_6_CYMUXF2_30514,
      SEL => VGA_romAddr_add0001_6_CYSELG_30505,
      O => VGA_romAddr_add0001_6_CYMUXG2_30515
    );
  VGA_romAddr_add0001_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_not0000_7_1,
      O => VGA_romAddr_add0001_6_CYSELG_30505
    );
  register_module_imp_registers_imp_Mmux_varindex0001_41 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_10_16416,
      ADR1 => register_module_imp_registers_imp_regs_6_10_16409,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_41_31694
    );
  register_module_imp_registers_imp_Mmux_varindex0001_59 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_13_15769,
      ADR1 => register_module_imp_registers_imp_regs_2_13_15744,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_59_31883
    );
  register_module_imp_registers_imp_varindex0000_6_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_6_F5MUX_30651,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f512
    );
  register_module_imp_registers_imp_varindex0000_6_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_524_30639,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_412_30649,
      SEL => register_module_imp_registers_imp_varindex0000_6_BXINV_30643,
      O => register_module_imp_registers_imp_varindex0000_6_F5MUX_30651
    );
  register_module_imp_registers_imp_varindex0000_6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_6_BXINV_30643
    );
  register_module_imp_registers_imp_varindex0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_6_F6MUX_30641,
      O => register_module_imp_registers_imp_varindex0000(6)
    );
  register_module_imp_registers_imp_varindex0000_6_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f512,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f512,
      SEL => register_module_imp_registers_imp_varindex0000_6_BYINV_30633,
      O => register_module_imp_registers_imp_varindex0000_6_F6MUX_30641
    );
  register_module_imp_registers_imp_varindex0000_6_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_6_BYINV_30633
    );
  register_module_imp_registers_imp_Mmux_varindex0001_43 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_12_16418,
      ADR1 => register_module_imp_registers_imp_regs_6_12_16411,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_43_31804
    );
  register_module_imp_registers_imp_Mmux_varindex0001_42 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_11_16415,
      ADR1 => register_module_imp_registers_imp_regs_6_11_16408,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_42_31749
    );
  register_module_imp_registers_imp_Mmux_varindex0001_44 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_13_16417,
      ADR1 => register_module_imp_registers_imp_regs_6_13_16410,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_44_31859
    );
  register_module_imp_registers_imp_varindex0000_5_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_5_F5MUX_30596,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f511
    );
  register_module_imp_registers_imp_varindex0000_5_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_522_30584,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_411_30594,
      SEL => register_module_imp_registers_imp_varindex0000_5_BXINV_30588,
      O => register_module_imp_registers_imp_varindex0000_5_F5MUX_30596
    );
  register_module_imp_registers_imp_varindex0000_5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_5_BXINV_30588
    );
  register_module_imp_registers_imp_varindex0000_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_5_F6MUX_30586,
      O => register_module_imp_registers_imp_varindex0000(5)
    );
  register_module_imp_registers_imp_varindex0000_5_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f511,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f511,
      SEL => register_module_imp_registers_imp_varindex0000_5_BYINV_30578,
      O => register_module_imp_registers_imp_varindex0000_5_F6MUX_30586
    );
  register_module_imp_registers_imp_varindex0000_5_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_5_BYINV_30578
    );
  VGA_Madd_romAddr_add0001_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_Madd_romAddr_add0001_cy_3_LOGIC_ZERO_30443
    );
  VGA_Madd_romAddr_add0001_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => VGA_Madd_romAddr_add0001_cy_3_LOGIC_ZERO_30443,
      IB => VGA_Madd_romAddr_add0001_cy_3_LOGIC_ZERO_30443,
      SEL => VGA_Madd_romAddr_add0001_cy_3_CYSELF_30449,
      O => VGA_Madd_romAddr_add0001_cy_3_CYMUXF2_30444
    );
  VGA_Madd_romAddr_add0001_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_not0000_2_Q,
      O => VGA_Madd_romAddr_add0001_cy_3_CYSELF_30449
    );
  VGA_Madd_romAddr_add0001_cy_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_add0001_cy_3_CYMUXFAST_30448,
      O => VGA_Madd_romAddr_add0001_cy_3_Q
    );
  VGA_Madd_romAddr_add0001_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_add0001_cy_1_CYMUXG_30415,
      O => VGA_Madd_romAddr_add0001_cy_3_FASTCARRY_30446
    );
  VGA_Madd_romAddr_add0001_cy_3_CYAND : X_AND2
    port map (
      I0 => VGA_Madd_romAddr_add0001_cy_3_CYSELG_30434,
      I1 => VGA_Madd_romAddr_add0001_cy_3_CYSELF_30449,
      O => VGA_Madd_romAddr_add0001_cy_3_CYAND_30447
    );
  VGA_Madd_romAddr_add0001_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => VGA_Madd_romAddr_add0001_cy_3_CYMUXG2_30445,
      IB => VGA_Madd_romAddr_add0001_cy_3_FASTCARRY_30446,
      SEL => VGA_Madd_romAddr_add0001_cy_3_CYAND_30447,
      O => VGA_Madd_romAddr_add0001_cy_3_CYMUXFAST_30448
    );
  VGA_Madd_romAddr_add0001_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => VGA_Madd_romAddr_add0001_cy_3_LOGIC_ZERO_30443,
      IB => VGA_Madd_romAddr_add0001_cy_3_CYMUXF2_30444,
      SEL => VGA_Madd_romAddr_add0001_cy_3_CYSELG_30434,
      O => VGA_Madd_romAddr_add0001_cy_3_CYMUXG2_30445
    );
  VGA_Madd_romAddr_add0001_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_not0000_3_Q,
      O => VGA_Madd_romAddr_add0001_cy_3_CYSELG_30434
    );
  register_module_imp_registers_imp_Mmux_varindex0001_55 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_11_15764,
      ADR1 => register_module_imp_registers_imp_regs_2_11_15802,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_55_31773
    );
  VGA_Madd_romAddr_add0001_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_Madd_romAddr_add0001_cy_1_LOGIC_ZERO_30413
    );
  VGA_Madd_romAddr_add0001_cy_1_LOGIC_ONE : X_ONE
    port map (
      O => VGA_Madd_romAddr_add0001_cy_1_LOGIC_ONE_30428
    );
  VGA_Madd_romAddr_add0001_cy_1_CYMUXF : X_MUX2
    port map (
      IA => VGA_Madd_romAddr_add0001_cy_1_LOGIC_ONE_30428,
      IB => VGA_Madd_romAddr_add0001_cy_1_CYINIT_30427,
      SEL => VGA_Madd_romAddr_add0001_cy_1_CYSELF_30418,
      O => VGA_Madd_romAddr_add0001_cy_0_Q
    );
  VGA_Madd_romAddr_add0001_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_add0001_cy_1_BXINV_30416,
      O => VGA_Madd_romAddr_add0001_cy_1_CYINIT_30427
    );
  VGA_Madd_romAddr_add0001_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y_0_rt_30417,
      O => VGA_Madd_romAddr_add0001_cy_1_CYSELF_30418
    );
  VGA_Madd_romAddr_add0001_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => VGA_Madd_romAddr_add0001_cy_1_BXINV_30416
    );
  VGA_Madd_romAddr_add0001_cy_1_CYMUXG : X_MUX2
    port map (
      IA => VGA_Madd_romAddr_add0001_cy_1_LOGIC_ZERO_30413,
      IB => VGA_Madd_romAddr_add0001_cy_0_Q,
      SEL => VGA_Madd_romAddr_add0001_cy_1_CYSELG_30404,
      O => VGA_Madd_romAddr_add0001_cy_1_CYMUXG_30415
    );
  VGA_Madd_romAddr_add0001_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_not0000_1_Q,
      O => VGA_Madd_romAddr_add0001_cy_1_CYSELG_30404
    );
  VGA_romAddr_add0001_8_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_romAddr_add0001_8_LOGIC_ZERO_30563
    );
  VGA_romAddr_add0001_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_add0001_8_XORF_30564,
      O => VGA_romAddr_add0001(8)
    );
  VGA_romAddr_add0001_8_XORF : X_XOR2
    port map (
      I0 => VGA_romAddr_add0001_8_CYINIT_30562,
      I1 => VGA_Madd_romAddr_not0000_8_Q,
      O => VGA_romAddr_add0001_8_XORF_30564
    );
  VGA_romAddr_add0001_8_CYMUXF : X_MUX2
    port map (
      IA => VGA_romAddr_add0001_8_LOGIC_ZERO_30563,
      IB => VGA_romAddr_add0001_8_CYINIT_30562,
      SEL => VGA_romAddr_add0001_8_CYSELF_30555,
      O => VGA_Madd_romAddr_add0001_cy_8_Q
    );
  VGA_romAddr_add0001_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_add0001_6_CYMUXFAST_30518,
      O => VGA_romAddr_add0001_8_CYINIT_30562
    );
  VGA_romAddr_add0001_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_not0000_8_Q,
      O => VGA_romAddr_add0001_8_CYSELF_30555
    );
  VGA_romAddr_add0001_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_add0001_8_XORG_30552,
      O => VGA_romAddr_add0001(9)
    );
  VGA_romAddr_add0001_8_XORG : X_XOR2
    port map (
      I0 => VGA_Madd_romAddr_add0001_cy_8_Q,
      I1 => VGA_Msub_romAddr_sub0000_cy_8_11,
      O => VGA_romAddr_add0001_8_XORG_30552
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_LOGIC_ZERO : X_ZERO
    port map (
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_LOGIC_ZERO_30475
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_addsub0000_Madd_lut_0_XORF_30495,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut(0)
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_XORF : X_XOR2
    port map (
      I0 => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYINIT_30494,
      I1 => VGA_Madd_romAddr_not0000_4_Q,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_XORF_30495
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXF : X_MUX2
    port map (
      IA => VGA_Madd_romAddr_addsub0000_Madd_lut_0_LOGIC_ZERO_30475,
      IB => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYINIT_30494,
      SEL => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELF_30481,
      O => VGA_Madd_romAddr_add0001_cy_4_Q
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXF2 : X_MUX2
    port map (
      IA => VGA_Madd_romAddr_addsub0000_Madd_lut_0_LOGIC_ZERO_30475,
      IB => VGA_Madd_romAddr_addsub0000_Madd_lut_0_LOGIC_ZERO_30475,
      SEL => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELF_30481,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXF2_30476
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_add0001_cy_3_Q,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYINIT_30494
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_not0000_4_Q,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELF_30481
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_addsub0000_Madd_lut_0_XORG_30483,
      O => VGA_romAddr_add0001(5)
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_XORG : X_XOR2
    port map (
      I0 => VGA_Madd_romAddr_add0001_cy_4_Q,
      I1 => VGA_Madd_romAddr_not0000_5_Q,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_XORG_30483
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXFAST_30480,
      O => VGA_Madd_romAddr_add0001_cy_5_Q
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_add0001_cy_3_Q,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_FASTCARRY_30478
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYAND : X_AND2
    port map (
      I0 => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELG_30466,
      I1 => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELF_30481,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYAND_30479
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXFAST : X_MUX2
    port map (
      IA => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXG2_30477,
      IB => VGA_Madd_romAddr_addsub0000_Madd_lut_0_FASTCARRY_30478,
      SEL => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYAND_30479,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXFAST_30480
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXG2 : X_MUX2
    port map (
      IA => VGA_Madd_romAddr_addsub0000_Madd_lut_0_LOGIC_ZERO_30475,
      IB => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXF2_30476,
      SEL => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELG_30466,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYMUXG2_30477
    );
  VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Madd_romAddr_not0000_5_Q,
      O => VGA_Madd_romAddr_addsub0000_Madd_lut_0_CYSELG_30466
    );
  register_module_imp_registers_imp_Mmux_varindex0001_53 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_10_15761,
      ADR1 => register_module_imp_registers_imp_regs_2_10_15799,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_53_31718
    );
  register_module_imp_registers_imp_Mmux_varindex0001_523 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_5_15811,
      ADR1 => register_module_imp_registers_imp_regs_3_5_15794,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_523_30893
    );
  register_module_imp_registers_imp_Mmux_varindex0001_611 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_5_15872,
      ADR1 => register_module_imp_registers_imp_regs_0_5_15844,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_611_30885
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f511_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f511_F5MUX_30895,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f511
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f511_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_611_30885,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_523_30893,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f511_BXINV_30887,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f511_F5MUX_30895
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f511_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f511_BXINV_30887
    );
  register_module_imp_registers_imp_Mmux_varindex0001_524 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_6_17080,
      ADR1 => register_module_imp_registers_imp_regs_4_6_17081,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_524_30914
    );
  register_module_imp_registers_imp_Mmux_varindex0001_412 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_6_17078,
      ADR1 => register_module_imp_registers_imp_regs_6_6_17079,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_412_30924
    );
  register_module_imp_registers_imp_varindex0001_6_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_6_F5MUX_30926,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f512
    );
  register_module_imp_registers_imp_varindex0001_6_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_524_30914,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_412_30924,
      SEL => register_module_imp_registers_imp_varindex0001_6_BXINV_30918,
      O => register_module_imp_registers_imp_varindex0001_6_F5MUX_30926
    );
  register_module_imp_registers_imp_varindex0001_6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_6_BXINV_30918
    );
  register_module_imp_registers_imp_varindex0001_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_6_F6MUX_30916,
      O => register_module_imp_registers_imp_varindex0001_6_Q
    );
  register_module_imp_registers_imp_varindex0001_6_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f512,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f512,
      SEL => register_module_imp_registers_imp_varindex0001_6_BYINV_30908,
      O => register_module_imp_registers_imp_varindex0001_6_F6MUX_30916
    );
  register_module_imp_registers_imp_varindex0001_6_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_6_BYINV_30908
    );
  register_module_imp_registers_imp_varindex0000_9_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_9_F5MUX_30816,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f515
    );
  register_module_imp_registers_imp_varindex0000_9_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_530_30804,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_415_30814,
      SEL => register_module_imp_registers_imp_varindex0000_9_BXINV_30808,
      O => register_module_imp_registers_imp_varindex0000_9_F5MUX_30816
    );
  register_module_imp_registers_imp_varindex0000_9_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_9_BXINV_30808
    );
  register_module_imp_registers_imp_varindex0000_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_9_F6MUX_30806,
      O => register_module_imp_registers_imp_varindex0000(9)
    );
  register_module_imp_registers_imp_varindex0000_9_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f515,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f515,
      SEL => register_module_imp_registers_imp_varindex0000_9_BYINV_30798,
      O => register_module_imp_registers_imp_varindex0000_9_F6MUX_30806
    );
  register_module_imp_registers_imp_varindex0000_9_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_9_BYINV_30798
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f515_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f515_F5MUX_30840,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f515
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f515_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_615_30830,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_531_30838,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f515_BXINV_30832,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f515_F5MUX_30840
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f515_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f515_BXINV_30832
    );
  register_module_imp_registers_imp_Mmux_varindex0001_525 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_6_15810,
      ADR1 => register_module_imp_registers_imp_regs_3_6_15795,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_525_30948
    );
  register_module_imp_registers_imp_Mmux_varindex0001_612 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_6_15871,
      ADR1 => register_module_imp_registers_imp_regs_0_6_15843,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_612_30940
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f512_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f512_F5MUX_30950,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f512
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f512_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_612_30940,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_525_30948,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f512_BXINV_30942,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f512_F5MUX_30950
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f512_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f512_BXINV_30942
    );
  register_module_imp_registers_imp_varindex0000_8_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_8_F5MUX_30761,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f514
    );
  register_module_imp_registers_imp_varindex0000_8_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_528_30749,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_414_30759,
      SEL => register_module_imp_registers_imp_varindex0000_8_BXINV_30753,
      O => register_module_imp_registers_imp_varindex0000_8_F5MUX_30761
    );
  register_module_imp_registers_imp_varindex0000_8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_8_BXINV_30753
    );
  register_module_imp_registers_imp_varindex0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_8_F6MUX_30751,
      O => register_module_imp_registers_imp_varindex0000(8)
    );
  register_module_imp_registers_imp_varindex0000_8_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f514,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f514,
      SEL => register_module_imp_registers_imp_varindex0000_8_BYINV_30743,
      O => register_module_imp_registers_imp_varindex0000_8_F6MUX_30751
    );
  register_module_imp_registers_imp_varindex0000_8_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_8_BYINV_30743
    );
  register_module_imp_registers_imp_Mmux_varindex0001_413 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_7_17085,
      ADR1 => register_module_imp_registers_imp_regs_6_7_17086,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_413_30979
    );
  register_module_imp_registers_imp_Mmux_varindex0001_526 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_7_17087,
      ADR1 => register_module_imp_registers_imp_regs_4_7_17088,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_526_30969
    );
  register_module_imp_registers_imp_varindex0001_7_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_7_F5MUX_30981,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f513
    );
  register_module_imp_registers_imp_varindex0001_7_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_526_30969,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_413_30979,
      SEL => register_module_imp_registers_imp_varindex0001_7_BXINV_30973,
      O => register_module_imp_registers_imp_varindex0001_7_F5MUX_30981
    );
  register_module_imp_registers_imp_varindex0001_7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_7_BXINV_30973
    );
  register_module_imp_registers_imp_varindex0001_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_7_F6MUX_30971,
      O => register_module_imp_registers_imp_varindex0001_7_Q
    );
  register_module_imp_registers_imp_varindex0001_7_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f513,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f513,
      SEL => register_module_imp_registers_imp_varindex0001_7_BYINV_30963,
      O => register_module_imp_registers_imp_varindex0001_7_F6MUX_30971
    );
  register_module_imp_registers_imp_varindex0001_7_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_7_BYINV_30963
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f514_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f514_F5MUX_30785,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f514
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f514_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_614_30775,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_529_30783,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f514_BXINV_30777,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f514_F5MUX_30785
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f514_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f514_BXINV_30777
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f513_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f513_F5MUX_30730,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f513
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f513_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_613_30720,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_527_30728,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f513_BXINV_30722,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f513_F5MUX_30730
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f513_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f513_BXINV_30722
    );
  register_module_imp_registers_imp_varindex0000_7_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_7_F5MUX_30706,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f513
    );
  register_module_imp_registers_imp_varindex0000_7_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_526_30694,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_413_30704,
      SEL => register_module_imp_registers_imp_varindex0000_7_BXINV_30698,
      O => register_module_imp_registers_imp_varindex0000_7_F5MUX_30706
    );
  register_module_imp_registers_imp_varindex0000_7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_7_BXINV_30698
    );
  register_module_imp_registers_imp_varindex0000_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_7_F6MUX_30696,
      O => register_module_imp_registers_imp_varindex0000(7)
    );
  register_module_imp_registers_imp_varindex0000_7_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f513,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f513,
      SEL => register_module_imp_registers_imp_varindex0000_7_BYINV_30688,
      O => register_module_imp_registers_imp_varindex0000_7_F6MUX_30696
    );
  register_module_imp_registers_imp_varindex0000_7_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_7_BYINV_30688
    );
  register_module_imp_registers_imp_Mmux_varindex0001_411 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_5_17071,
      ADR1 => register_module_imp_registers_imp_regs_6_5_17072,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_411_30869
    );
  register_module_imp_registers_imp_Mmux_varindex0001_522 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_5_17073,
      ADR1 => register_module_imp_registers_imp_regs_4_5_17074,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_522_30859
    );
  register_module_imp_registers_imp_varindex0001_5_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_5_F5MUX_30871,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f511
    );
  register_module_imp_registers_imp_varindex0001_5_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_522_30859,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_411_30869,
      SEL => register_module_imp_registers_imp_varindex0001_5_BXINV_30863,
      O => register_module_imp_registers_imp_varindex0001_5_F5MUX_30871
    );
  register_module_imp_registers_imp_varindex0001_5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_5_BXINV_30863
    );
  register_module_imp_registers_imp_varindex0001_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_5_F6MUX_30861,
      O => register_module_imp_registers_imp_varindex0001_5_Q
    );
  register_module_imp_registers_imp_varindex0001_5_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f511,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f511,
      SEL => register_module_imp_registers_imp_varindex0001_5_BYINV_30853,
      O => register_module_imp_registers_imp_varindex0001_5_F6MUX_30861
    );
  register_module_imp_registers_imp_varindex0001_5_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_5_BYINV_30853
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f512_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f512_F5MUX_30675,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f512
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f512_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_612_30665,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_525_30673,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f512_BXINV_30667,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f512_F5MUX_30675
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f512_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f512_BXINV_30667
    );
  register_module_imp_registers_imp_Mmux_varindex0001_531 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_9_15763,
      ADR1 => register_module_imp_registers_imp_regs_2_9_15801,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_531_31113
    );
  register_module_imp_registers_imp_Mmux_varindex0001_615 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => read_reg_2_from_id(0),
      ADR1 => register_module_imp_registers_imp_regs_0_9_17107,
      ADR2 => register_module_imp_registers_imp_regs_1_9_15857,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_615_31105
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f515_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f515_F5MUX_31115,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f515
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f515_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_615_31105,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_531_31113,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f515_BXINV_31107,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f515_F5MUX_31115
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f515_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f515_BXINV_31107
    );
  register_module_imp_registers_imp_Mmux_varindex0001_527 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_7_15813,
      ADR1 => register_module_imp_registers_imp_regs_3_7_15793,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_527_31003
    );
  register_module_imp_registers_imp_Mmux_varindex0001_613 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_7_15874,
      ADR1 => register_module_imp_registers_imp_regs_0_7_15846,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_613_30995
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f513_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f513_F5MUX_31005,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f513
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f513_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_613_30995,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_527_31003,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f513_BXINV_30997,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f513_F5MUX_31005
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f513_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f513_BXINV_30997
    );
  register_module_imp_registers_imp_Mmux_varindex0001_414 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_8_17092,
      ADR1 => register_module_imp_registers_imp_regs_6_8_17093,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_414_31034
    );
  register_module_imp_registers_imp_Mmux_varindex0001_528 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_8_17094,
      ADR1 => register_module_imp_registers_imp_regs_4_8_17095,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_528_31024
    );
  register_module_imp_registers_imp_varindex0001_8_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_8_F5MUX_31036,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f514
    );
  register_module_imp_registers_imp_varindex0001_8_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_528_31024,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_414_31034,
      SEL => register_module_imp_registers_imp_varindex0001_8_BXINV_31028,
      O => register_module_imp_registers_imp_varindex0001_8_F5MUX_31036
    );
  register_module_imp_registers_imp_varindex0001_8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_8_BXINV_31028
    );
  register_module_imp_registers_imp_varindex0001_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_8_F6MUX_31026,
      O => register_module_imp_registers_imp_varindex0001_8_Q
    );
  register_module_imp_registers_imp_varindex0001_8_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f514,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f514,
      SEL => register_module_imp_registers_imp_varindex0001_8_BYINV_31018,
      O => register_module_imp_registers_imp_varindex0001_8_F6MUX_31026
    );
  register_module_imp_registers_imp_varindex0001_8_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_8_BYINV_31018
    );
  register_module_imp_registers_imp_Mmux_varindex0000_53 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_10_15761,
      ADR1 => register_module_imp_registers_imp_regs_2_10_15799,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_53_31168
    );
  register_module_imp_registers_imp_Mmux_varindex0000_61 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_10_15858,
      ADR1 => register_module_imp_registers_imp_regs_0_10_16372,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_61_31160
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f51_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f51_F5MUX_31170,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f51
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f51_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_61_31160,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_53_31168,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f51_BXINV_31162,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f51_F5MUX_31170
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f51_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f51_BXINV_31162
    );
  register_module_imp_registers_imp_Mmux_varindex0001_529 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_8_15762,
      ADR1 => register_module_imp_registers_imp_regs_2_8_15800,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_529_31058
    );
  register_module_imp_registers_imp_Mmux_varindex0001_614 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_8_15859,
      ADR1 => register_module_imp_registers_imp_regs_0_8_17099,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_614_31050
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f514_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f514_F5MUX_31060,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f514
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f514_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_614_31050,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_529_31058,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f514_BXINV_31052,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f514_F5MUX_31060
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f514_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f514_BXINV_31052
    );
  register_module_imp_registers_imp_Mmux_varindex0001_415 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_9_17100,
      ADR1 => register_module_imp_registers_imp_regs_6_9_17101,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_415_31089
    );
  register_module_imp_registers_imp_Mmux_varindex0001_530 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_9_17102,
      ADR1 => register_module_imp_registers_imp_regs_4_9_17103,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_530_31079
    );
  register_module_imp_registers_imp_varindex0001_9_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_9_F5MUX_31091,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f515
    );
  register_module_imp_registers_imp_varindex0001_9_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_530_31079,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_415_31089,
      SEL => register_module_imp_registers_imp_varindex0001_9_BXINV_31083,
      O => register_module_imp_registers_imp_varindex0001_9_F5MUX_31091
    );
  register_module_imp_registers_imp_varindex0001_9_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_9_BXINV_31083
    );
  register_module_imp_registers_imp_varindex0001_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_9_F6MUX_31081,
      O => register_module_imp_registers_imp_varindex0001_9_Q
    );
  register_module_imp_registers_imp_varindex0001_9_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f515,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f515,
      SEL => register_module_imp_registers_imp_varindex0001_9_BYINV_31073,
      O => register_module_imp_registers_imp_varindex0001_9_F6MUX_31081
    );
  register_module_imp_registers_imp_varindex0001_9_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_9_BYINV_31073
    );
  register_module_imp_registers_imp_Mmux_varindex0000_52 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_10_16402,
      ADR1 => register_module_imp_registers_imp_regs_4_10_16395,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_52_31134
    );
  register_module_imp_registers_imp_Mmux_varindex0000_41 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_10_16416,
      ADR1 => register_module_imp_registers_imp_regs_6_10_16409,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_41_31144
    );
  register_module_imp_registers_imp_varindex0000_10_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_10_F5MUX_31146,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f51
    );
  register_module_imp_registers_imp_varindex0000_10_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_52_31134,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_41_31144,
      SEL => register_module_imp_registers_imp_varindex0000_10_BXINV_31138,
      O => register_module_imp_registers_imp_varindex0000_10_F5MUX_31146
    );
  register_module_imp_registers_imp_varindex0000_10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_10_BXINV_31138
    );
  register_module_imp_registers_imp_varindex0000_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_10_F6MUX_31136,
      O => register_module_imp_registers_imp_varindex0000(10)
    );
  register_module_imp_registers_imp_varindex0000_10_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f51,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f51,
      SEL => register_module_imp_registers_imp_varindex0000_10_BYINV_31128,
      O => register_module_imp_registers_imp_varindex0000_10_F6MUX_31136
    );
  register_module_imp_registers_imp_varindex0000_10_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_10_BYINV_31128
    );
  register_module_imp_registers_imp_Mmux_varindex0000_54 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_11_16401,
      ADR1 => register_module_imp_registers_imp_regs_4_11_16394,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_54_31189
    );
  register_module_imp_registers_imp_Mmux_varindex0000_42 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_11_16415,
      ADR1 => register_module_imp_registers_imp_regs_6_11_16408,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_42_31199
    );
  register_module_imp_registers_imp_varindex0000_11_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_11_F5MUX_31201,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f52
    );
  register_module_imp_registers_imp_varindex0000_11_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_54_31189,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_42_31199,
      SEL => register_module_imp_registers_imp_varindex0000_11_BXINV_31193,
      O => register_module_imp_registers_imp_varindex0000_11_F5MUX_31201
    );
  register_module_imp_registers_imp_varindex0000_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_11_BXINV_31193
    );
  register_module_imp_registers_imp_varindex0000_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_11_F6MUX_31191,
      O => register_module_imp_registers_imp_varindex0000(11)
    );
  register_module_imp_registers_imp_varindex0000_11_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f52,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f52,
      SEL => register_module_imp_registers_imp_varindex0000_11_BYINV_31183,
      O => register_module_imp_registers_imp_varindex0000_11_F6MUX_31191
    );
  register_module_imp_registers_imp_varindex0000_11_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_11_BYINV_31183
    );
  register_module_imp_registers_imp_Mmux_varindex0001_519 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_3_15900,
      ADR1 => register_module_imp_registers_imp_regs_2_3_15867,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_519_32103
    );
  register_module_imp_registers_imp_Mmux_varindex0001_69 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_3_15908,
      ADR1 => register_module_imp_registers_imp_regs_0_3_15891,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_69_32095
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f59_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f59_F5MUX_32105,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f59
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f59_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_69_32095,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_519_32103,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f59_BXINV_32097,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f59_F5MUX_32105
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f59_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f59_BXINV_32097
    );
  register_module_imp_registers_imp_Mmux_varindex0001_66 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_15_15739,
      ADR1 => register_module_imp_registers_imp_regs_0_15_16383,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_66_31985
    );
  register_module_imp_registers_imp_Mmux_varindex0001_513 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_15_15767,
      ADR1 => register_module_imp_registers_imp_regs_2_15_15747,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_513_31993
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f56_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f56_F5MUX_31995,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f56
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f56_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_66_31985,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_513_31993,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f56_BXINV_31987,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f56_F5MUX_31995
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f56_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f56_BXINV_31987
    );
  register_module_imp_registers_imp_Mmux_varindex0001_48 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_2_17148,
      ADR1 => register_module_imp_registers_imp_regs_6_2_17149,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_48_32024
    );
  register_module_imp_registers_imp_Mmux_varindex0001_516 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_2_17150,
      ADR1 => register_module_imp_registers_imp_regs_4_2_17151,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_516_32014
    );
  register_module_imp_registers_imp_varindex0001_2_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_2_F5MUX_32026,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f58
    );
  register_module_imp_registers_imp_varindex0001_2_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_516_32014,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_48_32024,
      SEL => register_module_imp_registers_imp_varindex0001_2_BXINV_32018,
      O => register_module_imp_registers_imp_varindex0001_2_F5MUX_32026
    );
  register_module_imp_registers_imp_varindex0001_2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_2_BXINV_32018
    );
  register_module_imp_registers_imp_varindex0001_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_2_F6MUX_32016,
      O => register_module_imp_registers_imp_varindex0001_2_Q
    );
  register_module_imp_registers_imp_varindex0001_2_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f58,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f58,
      SEL => register_module_imp_registers_imp_varindex0001_2_BYINV_32008,
      O => register_module_imp_registers_imp_varindex0001_2_F6MUX_32016
    );
  register_module_imp_registers_imp_varindex0001_2_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_2_BYINV_32008
    );
  register_module_imp_registers_imp_Mmux_varindex0001_520 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_4_17164,
      ADR1 => register_module_imp_registers_imp_regs_4_4_17165,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_520_32124
    );
  register_module_imp_registers_imp_Mmux_varindex0001_410 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_4_17162,
      ADR1 => register_module_imp_registers_imp_regs_6_4_17163,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_410_32134
    );
  register_module_imp_registers_imp_varindex0001_4_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_4_F5MUX_32136,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f510
    );
  register_module_imp_registers_imp_varindex0001_4_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_520_32124,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_410_32134,
      SEL => register_module_imp_registers_imp_varindex0001_4_BXINV_32128,
      O => register_module_imp_registers_imp_varindex0001_4_F5MUX_32136
    );
  register_module_imp_registers_imp_varindex0001_4_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_4_BXINV_32128
    );
  register_module_imp_registers_imp_varindex0001_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_4_F6MUX_32126,
      O => register_module_imp_registers_imp_varindex0001_4_Q
    );
  register_module_imp_registers_imp_varindex0001_4_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f510,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f510,
      SEL => register_module_imp_registers_imp_varindex0001_4_BYINV_32118,
      O => register_module_imp_registers_imp_varindex0001_4_F6MUX_32126
    );
  register_module_imp_registers_imp_varindex0001_4_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_4_BYINV_32118
    );
  register_module_imp_registers_imp_Mmux_varindex0001_68 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_2_15910,
      ADR1 => register_module_imp_registers_imp_regs_0_2_15889,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_68_32040
    );
  register_module_imp_registers_imp_Mmux_varindex0001_517 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_2_15869,
      ADR1 => register_module_imp_registers_imp_regs_3_2_15902,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_517_32048
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f58_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f58_F5MUX_32050,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f58
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f58_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_68_32040,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_517_32048,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f58_BXINV_32042,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f58_F5MUX_32050
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f58_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f58_BXINV_32042
    );
  VGA_Mmux_romData_mux0002_5 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => fontData(0),
      ADR1 => fontData(1),
      ADR2 => VGA_x(0),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0000_4
    );
  VGA_Mmux_romData_mux0002_51 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => fontData(2),
      ADR1 => fontData(3),
      ADR2 => VGA_x(0),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0000_5
    );
  VGA_romData_mux0000_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romData_mux0000_F5MUX_32191,
      O => VGA_Mmux_romData_mux0000_3_f5
    );
  VGA_romData_mux0000_F5MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0000_5,
      IB => VGA_Mmux_romData_mux0000_4,
      SEL => VGA_romData_mux0000_BXINV_32183,
      O => VGA_romData_mux0000_F5MUX_32191
    );
  VGA_romData_mux0000_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(1),
      O => VGA_romData_mux0000_BXINV_32183
    );
  VGA_romData_mux0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romData_mux0000_F6MUX_32181,
      O => VGA_romData_mux0000
    );
  VGA_romData_mux0000_F6MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0000_4_f5,
      IB => VGA_Mmux_romData_mux0000_3_f5,
      SEL => VGA_romData_mux0000_BYINV_32173,
      O => VGA_romData_mux0000_F6MUX_32181
    );
  VGA_romData_mux0000_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(2),
      O => VGA_romData_mux0000_BYINV_32173
    );
  register_module_imp_registers_imp_Mmux_varindex0001_518 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_3_17157,
      ADR1 => register_module_imp_registers_imp_regs_4_3_17158,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_518_32069
    );
  register_module_imp_registers_imp_Mmux_varindex0001_49 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_3_17155,
      ADR1 => register_module_imp_registers_imp_regs_6_3_17156,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_49_32079
    );
  register_module_imp_registers_imp_varindex0001_3_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_3_F5MUX_32081,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f59
    );
  register_module_imp_registers_imp_varindex0001_3_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_518_32069,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_49_32079,
      SEL => register_module_imp_registers_imp_varindex0001_3_BXINV_32073,
      O => register_module_imp_registers_imp_varindex0001_3_F5MUX_32081
    );
  register_module_imp_registers_imp_varindex0001_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_3_BXINV_32073
    );
  register_module_imp_registers_imp_varindex0001_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_3_F6MUX_32071,
      O => register_module_imp_registers_imp_varindex0001_3_Q
    );
  register_module_imp_registers_imp_varindex0001_3_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f59,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f59,
      SEL => register_module_imp_registers_imp_varindex0001_3_BYINV_32063,
      O => register_module_imp_registers_imp_varindex0001_3_F6MUX_32071
    );
  register_module_imp_registers_imp_varindex0001_3_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_3_BYINV_32063
    );
  VGA_Mmux_romData_mux0002_6 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => fontData(4),
      ADR1 => fontData(5),
      ADR2 => VGA_x(0),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0000_51
    );
  VGA_Mmux_romData_mux0002_4 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => fontData(6),
      ADR1 => fontData(7),
      ADR2 => VGA_x(0),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0000_6
    );
  VGA_Mmux_romData_mux0000_4_f5_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mmux_romData_mux0000_4_f5_F5MUX_32215,
      O => VGA_Mmux_romData_mux0000_4_f5
    );
  VGA_Mmux_romData_mux0000_4_f5_F5MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0000_6,
      IB => VGA_Mmux_romData_mux0000_51,
      SEL => VGA_Mmux_romData_mux0000_4_f5_BXINV_32207,
      O => VGA_Mmux_romData_mux0000_4_f5_F5MUX_32215
    );
  VGA_Mmux_romData_mux0000_4_f5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(1),
      O => VGA_Mmux_romData_mux0000_4_f5_BXINV_32207
    );
  register_module_imp_registers_imp_Mmux_varindex0001_510 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_14_16406,
      ADR1 => register_module_imp_registers_imp_regs_4_14_16399,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_510_31904
    );
  register_module_imp_registers_imp_Mmux_varindex0001_45 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_14_16420,
      ADR1 => register_module_imp_registers_imp_regs_6_14_16413,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_45_31914
    );
  register_module_imp_registers_imp_varindex0001_14_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_14_F5MUX_31916,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f55
    );
  register_module_imp_registers_imp_varindex0001_14_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_510_31904,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_45_31914,
      SEL => register_module_imp_registers_imp_varindex0001_14_BXINV_31908,
      O => register_module_imp_registers_imp_varindex0001_14_F5MUX_31916
    );
  register_module_imp_registers_imp_varindex0001_14_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_14_BXINV_31908
    );
  register_module_imp_registers_imp_varindex0001_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_14_F6MUX_31906,
      O => register_module_imp_registers_imp_varindex0001_14_Q
    );
  register_module_imp_registers_imp_varindex0001_14_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f55,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f55,
      SEL => register_module_imp_registers_imp_varindex0001_14_BYINV_31898,
      O => register_module_imp_registers_imp_varindex0001_14_F6MUX_31906
    );
  register_module_imp_registers_imp_varindex0001_14_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_14_BYINV_31898
    );
  register_module_imp_registers_imp_Mmux_varindex0001_610 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_4_15873,
      ADR1 => register_module_imp_registers_imp_regs_0_4_15845,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_610_32150
    );
  register_module_imp_registers_imp_Mmux_varindex0001_521 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_4_15796,
      ADR1 => register_module_imp_registers_imp_regs_2_4_15812,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_521_32158
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f510_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f510_F5MUX_32160,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f510
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f510_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_610_32150,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_521_32158,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f510_BXINV_32152,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f510_F5MUX_32160
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f510_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f510_BXINV_32152
    );
  register_module_imp_registers_imp_Mmux_varindex0001_46 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_15_16419,
      ADR1 => register_module_imp_registers_imp_regs_6_15_16412,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_46_31969
    );
  register_module_imp_registers_imp_Mmux_varindex0001_512 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_15_16405,
      ADR1 => register_module_imp_registers_imp_regs_4_15_16398,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_512_31959
    );
  register_module_imp_registers_imp_varindex0001_15_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_15_F5MUX_31971,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f56
    );
  register_module_imp_registers_imp_varindex0001_15_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_512_31959,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_46_31969,
      SEL => register_module_imp_registers_imp_varindex0001_15_BXINV_31963,
      O => register_module_imp_registers_imp_varindex0001_15_F5MUX_31971
    );
  register_module_imp_registers_imp_varindex0001_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_15_BXINV_31963
    );
  register_module_imp_registers_imp_varindex0001_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_15_F6MUX_31961,
      O => register_module_imp_registers_imp_varindex0001_15_Q
    );
  register_module_imp_registers_imp_varindex0001_15_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f56,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f56,
      SEL => register_module_imp_registers_imp_varindex0001_15_BYINV_31953,
      O => register_module_imp_registers_imp_varindex0001_15_F6MUX_31961
    );
  register_module_imp_registers_imp_varindex0001_15_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_15_BYINV_31953
    );
  VGA_Mmux_romData_mux0001_3_f52 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(3),
      ADR2 => fontData(2),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0001_3_f52_32244
    );
  VGA_Mmux_romData_mux0001_3_f51 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(5),
      ADR2 => fontData(4),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0001_3_f51_32234
    );
  VGA_romData_mux0001_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romData_mux0001_F5MUX_32246,
      O => VGA_Mmux_romData_mux0001_3_f5
    );
  VGA_romData_mux0001_F5MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0001_3_f51_32234,
      IB => VGA_Mmux_romData_mux0001_3_f52_32244,
      SEL => VGA_romData_mux0001_BXINV_32238,
      O => VGA_romData_mux0001_F5MUX_32246
    );
  VGA_romData_mux0001_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(1),
      O => VGA_romData_mux0001_BXINV_32238
    );
  VGA_romData_mux0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romData_mux0001_F6MUX_32236,
      O => VGA_romData_mux0001
    );
  VGA_romData_mux0001_F6MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0001_4_f5,
      IB => VGA_Mmux_romData_mux0001_3_f5,
      SEL => VGA_romData_mux0001_BYINV_32228,
      O => VGA_romData_mux0001_F6MUX_32236
    );
  VGA_romData_mux0001_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(2),
      O => VGA_romData_mux0001_BYINV_32228
    );
  register_module_imp_registers_imp_Mmux_varindex0001_511 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_14_15768,
      ADR1 => register_module_imp_registers_imp_regs_2_14_15746,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_511_31938
    );
  register_module_imp_registers_imp_Mmux_varindex0001_65 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_14_15741,
      ADR1 => register_module_imp_registers_imp_regs_0_14_16384,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_65_31930
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f55_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f55_F5MUX_31940,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f55
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f55_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_65_31930,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_511_31938,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f55_BXINV_31932,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f55_F5MUX_31940
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f55_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f55_BXINV_31932
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f5_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f5_F5MUX_32490,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f5
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f5_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_6_32480,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_51_32488,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f5_BXINV_32482,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f5_F5MUX_32490
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f5_BXINV_32482
    );
  VGA_Mmux_romData_mux0001_4_f52 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(7),
      ADR2 => fontData(6),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0001_4_f52_32268
    );
  VGA_Mmux_romData_mux0001_4_f51 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(1),
      ADR2 => fontData(0),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0001_4_f51_32260
    );
  VGA_Mmux_romData_mux0001_4_f5_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mmux_romData_mux0001_4_f5_F5MUX_32270,
      O => VGA_Mmux_romData_mux0001_4_f5
    );
  VGA_Mmux_romData_mux0001_4_f5_F5MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0001_4_f51_32260,
      IB => VGA_Mmux_romData_mux0001_4_f52_32268,
      SEL => VGA_Mmux_romData_mux0001_4_f5_BXINV_32262,
      O => VGA_Mmux_romData_mux0001_4_f5_F5MUX_32270
    );
  VGA_Mmux_romData_mux0001_4_f5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(1),
      O => VGA_Mmux_romData_mux0001_4_f5_BXINV_32262
    );
  register_module_imp_registers_imp_Mmux_varindex0000_51 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_0_15903,
      ADR1 => register_module_imp_registers_imp_regs_2_0_15868,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_51_32433
    );
  register_module_imp_registers_imp_Mmux_varindex0000_6 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_0_15909,
      ADR1 => register_module_imp_registers_imp_regs_0_0_15835,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_6_32425
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f5_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0000_4_f5_F5MUX_32435,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f5
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f5_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_6_32425,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_51_32433,
      SEL => register_module_imp_registers_imp_Mmux_varindex0000_4_f5_BXINV_32427,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f5_F5MUX_32435
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4_f5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_f5_BXINV_32427
    );
  VGA_Mmux_romData_mux0002_3_f52 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(7),
      ADR2 => fontData(6),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0002_3_f52_32299
    );
  VGA_Mmux_romData_mux0002_3_f51 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(1),
      ADR2 => fontData(0),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0002_3_f51_32289
    );
  VGA_romData_mux0002_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romData_mux0002_F5MUX_32301,
      O => VGA_Mmux_romData_mux0002_3_f5
    );
  VGA_romData_mux0002_F5MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0002_3_f51_32289,
      IB => VGA_Mmux_romData_mux0002_3_f52_32299,
      SEL => VGA_romData_mux0002_BXINV_32293,
      O => VGA_romData_mux0002_F5MUX_32301
    );
  VGA_romData_mux0002_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(1),
      O => VGA_romData_mux0002_BXINV_32293
    );
  VGA_romData_mux0002_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romData_mux0002_F6MUX_32291,
      O => VGA_romData_mux0002
    );
  VGA_romData_mux0002_F6MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0002_4_f5,
      IB => VGA_Mmux_romData_mux0002_3_f5,
      SEL => VGA_romData_mux0002_BYINV_32283,
      O => VGA_romData_mux0002_F6MUX_32291
    );
  VGA_romData_mux0002_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(2),
      O => VGA_romData_mux0002_BYINV_32283
    );
  hs_OBUF : X_OBUF
    port map (
      I => hs_O,
      O => hs
    );
  vs_OBUF : X_OBUF
    port map (
      I => vs_O,
      O => vs
    );
  ram1_addr_10_OBUF : X_OBUF
    port map (
      I => ram1_addr_10_O,
      O => ram1_addr(10)
    );
  register_module_imp_registers_imp_Mmux_varindex0001_6 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_0_15909,
      ADR1 => register_module_imp_registers_imp_regs_0_0_15835,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_6_32480
    );
  register_module_imp_registers_imp_Mmux_varindex0001_51 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_0_15903,
      ADR1 => register_module_imp_registers_imp_regs_2_0_15868,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_51_32488
    );
  register_module_imp_registers_imp_Mmux_varindex0000_4 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_0_17213,
      ADR1 => register_module_imp_registers_imp_regs_6_0_17214,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_4_32409
    );
  register_module_imp_registers_imp_Mmux_varindex0000_5 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_0_17215,
      ADR1 => register_module_imp_registers_imp_regs_4_0_17216,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_5_32399
    );
  register_module_imp_registers_imp_varindex0000_0_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_0_F5MUX_32411,
      O => register_module_imp_registers_imp_Mmux_varindex0000_3_f5
    );
  register_module_imp_registers_imp_varindex0000_0_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_5_32399,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_4_32409,
      SEL => register_module_imp_registers_imp_varindex0000_0_BXINV_32403,
      O => register_module_imp_registers_imp_varindex0000_0_F5MUX_32411
    );
  register_module_imp_registers_imp_varindex0000_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_varindex0000_0_BXINV_32403
    );
  register_module_imp_registers_imp_varindex0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000_0_F6MUX_32401,
      O => register_module_imp_registers_imp_varindex0000(0)
    );
  register_module_imp_registers_imp_varindex0000_0_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0000_4_f5,
      IB => register_module_imp_registers_imp_Mmux_varindex0000_3_f5,
      SEL => register_module_imp_registers_imp_varindex0000_0_BYINV_32393,
      O => register_module_imp_registers_imp_varindex0000_0_F6MUX_32401
    );
  register_module_imp_registers_imp_varindex0000_0_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(2),
      O => register_module_imp_registers_imp_varindex0000_0_BYINV_32393
    );
  ram1_addr_11_OBUF : X_OBUF
    port map (
      I => ram1_addr_11_O,
      O => ram1_addr(11)
    );
  ram1_addr_12_OBUF : X_OBUF
    port map (
      I => ram1_addr_12_O,
      O => ram1_addr(12)
    );
  ram1_addr_13_OBUF : X_OBUF
    port map (
      I => ram1_addr_13_O,
      O => ram1_addr(13)
    );
  VGA_Mmux_romData_mux0003_3_f51 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(7),
      ADR2 => fontData(6),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0003_3_f51_32344
    );
  VGA_Mmux_romData_mux0003_3_f52 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(5),
      ADR2 => fontData(4),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0003_3_f52_32354
    );
  VGA_romData_mux0003_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romData_mux0003_F5MUX_32356,
      O => VGA_Mmux_romData_mux0003_3_f5
    );
  VGA_romData_mux0003_F5MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0003_3_f51_32344,
      IB => VGA_Mmux_romData_mux0003_3_f52_32354,
      SEL => VGA_romData_mux0003_BXINV_32348,
      O => VGA_romData_mux0003_F5MUX_32356
    );
  VGA_romData_mux0003_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(1),
      O => VGA_romData_mux0003_BXINV_32348
    );
  VGA_romData_mux0003_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romData_mux0003_F6MUX_32346,
      O => VGA_romData_mux0003
    );
  VGA_romData_mux0003_F6MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0003_4_f5,
      IB => VGA_Mmux_romData_mux0003_3_f5,
      SEL => VGA_romData_mux0003_BYINV_32338,
      O => VGA_romData_mux0003_F6MUX_32346
    );
  VGA_romData_mux0003_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(2),
      O => VGA_romData_mux0003_BYINV_32338
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_0_17213,
      ADR1 => register_module_imp_registers_imp_regs_6_0_17214,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_32464
    );
  register_module_imp_registers_imp_Mmux_varindex0001_5 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_0_17215,
      ADR1 => register_module_imp_registers_imp_regs_4_0_17216,
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_5_32454
    );
  register_module_imp_registers_imp_varindex0001_0_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_0_F5MUX_32466,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f5
    );
  register_module_imp_registers_imp_varindex0001_0_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_5_32454,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_4_32464,
      SEL => register_module_imp_registers_imp_varindex0001_0_BXINV_32458,
      O => register_module_imp_registers_imp_varindex0001_0_F5MUX_32466
    );
  register_module_imp_registers_imp_varindex0001_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_varindex0001_0_BXINV_32458
    );
  register_module_imp_registers_imp_varindex0001_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0001_0_F6MUX_32456,
      O => register_module_imp_registers_imp_varindex0001_0_Q
    );
  register_module_imp_registers_imp_varindex0001_0_F6MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_4_f5,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_3_f5,
      SEL => register_module_imp_registers_imp_varindex0001_0_BYINV_32448,
      O => register_module_imp_registers_imp_varindex0001_0_F6MUX_32456
    );
  register_module_imp_registers_imp_varindex0001_0_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(2),
      O => register_module_imp_registers_imp_varindex0001_0_BYINV_32448
    );
  VGA_Mmux_romData_mux0002_4_f51 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(5),
      ADR2 => fontData(4),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0002_4_f51_32315
    );
  VGA_Mmux_romData_mux0002_4_f52 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(3),
      ADR2 => fontData(2),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0002_4_f52_32323
    );
  VGA_Mmux_romData_mux0002_4_f5_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mmux_romData_mux0002_4_f5_F5MUX_32325,
      O => VGA_Mmux_romData_mux0002_4_f5
    );
  VGA_Mmux_romData_mux0002_4_f5_F5MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0002_4_f51_32315,
      IB => VGA_Mmux_romData_mux0002_4_f52_32323,
      SEL => VGA_Mmux_romData_mux0002_4_f5_BXINV_32317,
      O => VGA_Mmux_romData_mux0002_4_f5_F5MUX_32325
    );
  VGA_Mmux_romData_mux0002_4_f5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(1),
      O => VGA_Mmux_romData_mux0002_4_f5_BXINV_32317
    );
  VGA_Mmux_romData_mux0003_4_f52 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(1),
      ADR2 => fontData(0),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0003_4_f52_32378
    );
  VGA_Mmux_romData_mux0003_4_f51 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => fontData(3),
      ADR2 => fontData(2),
      ADR3 => VCC,
      O => VGA_Mmux_romData_mux0003_4_f51_32370
    );
  VGA_Mmux_romData_mux0003_4_f5_F5USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mmux_romData_mux0003_4_f5_F5MUX_32380,
      O => VGA_Mmux_romData_mux0003_4_f5
    );
  VGA_Mmux_romData_mux0003_4_f5_F5MUX : X_MUX2
    port map (
      IA => VGA_Mmux_romData_mux0003_4_f51_32370,
      IB => VGA_Mmux_romData_mux0003_4_f52_32378,
      SEL => VGA_Mmux_romData_mux0003_4_f5_BXINV_32372,
      O => VGA_Mmux_romData_mux0003_4_f5_F5MUX_32380
    );
  VGA_Mmux_romData_mux0003_4_f5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(1),
      O => VGA_Mmux_romData_mux0003_4_f5_BXINV_32372
    );
  ram1_data_11_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_11_O,
      CTL => ram1_data_11_T,
      O => ram1_data(11)
    );
  ram1_data_11_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(11),
      O => ram1_data_11_INBUF
    );
  oGreen_1_OBUF : X_OBUF
    port map (
      I => oGreen_1_O,
      O => oGreen(1)
    );
  ram1_data_15_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_15_O,
      CTL => ram1_data_15_T,
      O => ram1_data(15)
    );
  ram1_data_15_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(15),
      O => ram1_data_15_INBUF
    );
  ram1_data_14_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_14_O,
      CTL => ram1_data_14_T,
      O => ram1_data(14)
    );
  ram1_data_14_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(14),
      O => ram1_data_14_INBUF
    );
  ram1_addr_16_OBUF : X_OBUF
    port map (
      I => ram1_addr_16_O,
      O => ram1_addr(16)
    );
  ram2_addr_10_OBUF : X_OBUF
    port map (
      I => ram2_addr_10_O,
      O => ram2_addr(10)
    );
  ram2_addr_11_OBUF : X_OBUF
    port map (
      I => ram2_addr_11_O,
      O => ram2_addr(11)
    );
  wrn_OBUF : X_OBUF
    port map (
      I => wrn_O,
      O => wrn
    );
  ram1_data_10_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_10_INBUF,
      O => N3211
    );
  ram1_data_10_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_10_O,
      CTL => ram1_data_10_T,
      O => ram1_data(10)
    );
  ram1_data_10_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(10),
      O => ram1_data_10_INBUF
    );
  ram1_data_12_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_12_O,
      CTL => ram1_data_12_T,
      O => ram1_data(12)
    );
  ram1_data_12_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(12),
      O => ram1_data_12_INBUF
    );
  rdn_OBUF : X_OBUF
    port map (
      I => rdn_O,
      O => rdn
    );
  ram2_addr_12_OBUF : X_OBUF
    port map (
      I => ram2_addr_12_O,
      O => ram2_addr(12)
    );
  ram1_addr_15_OBUF : X_OBUF
    port map (
      I => ram1_addr_15_O,
      O => ram1_addr(15)
    );
  ram1_data_13_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_13_O,
      CTL => ram1_data_13_T,
      O => ram1_data(13)
    );
  ram1_data_13_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(13),
      O => ram1_data_13_INBUF
    );
  rst_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst,
      O => rst_INBUF
    );
  ram1_addr_14_OBUF : X_OBUF
    port map (
      I => ram1_addr_14_O,
      O => ram1_addr(14)
    );
  oGreen_2_OBUF : X_OBUF
    port map (
      I => oGreen_2_O,
      O => oGreen(2)
    );
  ram1_addr_17_OBUF : X_OBUF
    port map (
      I => ram1_addr_17_O,
      O => ram1_addr(17)
    );
  oGreen_0_OBUF : X_OBUF
    port map (
      I => oGreen_0_O,
      O => oGreen(0)
    );
  rst_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_INBUF,
      O => rst_IBUF_15674
    );
  oRed_0_OBUF : X_OBUF
    port map (
      I => oRed_0_O,
      O => oRed(0)
    );
  oRed_1_OBUF : X_OBUF
    port map (
      I => oRed_1_O,
      O => oRed(1)
    );
  ram2_addr_15_OBUF : X_OBUF
    port map (
      I => ram2_addr_15_O,
      O => ram2_addr(15)
    );
  tsre_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tsre,
      O => tsre_INBUF
    );
  ram2_addr_14_OBUF : X_OBUF
    port map (
      I => ram2_addr_14_O,
      O => ram2_addr(14)
    );
  ram2_data_14_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_14_O,
      CTL => ram2_data_14_T,
      O => ram2_data(14)
    );
  ram2_data_14_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(14),
      O => ram2_data_14_INBUF
    );
  ram2_data_10_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_10_O,
      CTL => ram2_data_10_T,
      O => ram2_data(10)
    );
  ram2_data_10_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(10),
      O => ram2_data_10_INBUF
    );
  ram2_data_15_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_15_O,
      CTL => ram2_data_15_T,
      O => ram2_data(15)
    );
  ram2_data_15_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(15),
      O => ram2_data_15_INBUF
    );
  led_10_OBUF : X_OBUF
    port map (
      I => led_10_O,
      O => led(10)
    );
  led_11_OBUF : X_OBUF
    port map (
      I => led_11_O,
      O => led(11)
    );
  oRed_2_OBUF : X_OBUF
    port map (
      I => oRed_2_O,
      O => oRed(2)
    );
  ram2_addr_13_OBUF : X_OBUF
    port map (
      I => ram2_addr_13_O,
      O => ram2_addr(13)
    );
  ram2_data_13_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_13_O,
      CTL => ram2_data_13_T,
      O => ram2_data(13)
    );
  ram2_data_13_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(13),
      O => ram2_data_13_INBUF
    );
  led_12_OBUF : X_OBUF
    port map (
      I => led_12_O,
      O => led(12)
    );
  led_13_OBUF : X_OBUF
    port map (
      I => led_13_O,
      O => led(13)
    );
  ram2_data_12_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_12_O,
      CTL => ram2_data_12_T,
      O => ram2_data(12)
    );
  ram2_data_12_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(12),
      O => ram2_data_12_INBUF
    );
  tbre_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tbre,
      O => tbre_INBUF
    );
  ram2_addr_17_OBUF : X_OBUF
    port map (
      I => ram2_addr_17_O,
      O => ram2_addr(17)
    );
  ram2_addr_16_OBUF : X_OBUF
    port map (
      I => ram2_addr_16_O,
      O => ram2_addr(16)
    );
  ram2_data_11_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_11_O,
      CTL => ram2_data_11_T,
      O => ram2_data(11)
    );
  ram2_data_11_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(11),
      O => ram2_data_11_INBUF
    );
  ram2_we_OBUF : X_OBUF
    port map (
      I => ram2_we_O,
      O => ram2_we
    );
  clk_50M_IBUFG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_50M,
      O => clk_50M_INBUF
    );
  ram1_en_OBUF : X_OBUF
    port map (
      I => ram1_en_O,
      O => ram1_en
    );
  ps2data_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ps2data,
      O => ps2data_INBUF
    );
  ram1_oe_OBUF : X_OBUF
    port map (
      I => ram1_oe_O,
      O => ram1_oe
    );
  led_14_OBUF : X_OBUF
    port map (
      I => led_14_O,
      O => led(14)
    );
  ram2_en_OBUF : X_OBUF
    port map (
      I => ram2_en_O,
      O => ram2_en
    );
  ram1_we_OBUF : X_OBUF
    port map (
      I => ram1_we_O,
      O => ram1_we
    );
  ram2_oe_OBUF : X_OBUF
    port map (
      I => ram2_oe_O,
      O => ram2_oe
    );
  data_ready_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => data_ready,
      O => data_ready_INBUF
    );
  led_15_OBUF : X_OBUF
    port map (
      I => led_15_O,
      O => led(15)
    );
  disp0_3_OBUF : X_OBUF
    port map (
      I => disp0_3_O,
      O => disp0(3)
    );
  disp1_0_OBUF : X_OBUF
    port map (
      I => disp1_0_O,
      O => disp1(0)
    );
  ram2_addr_2_OBUF : X_OBUF
    port map (
      I => ram2_addr_2_O,
      O => ram2_addr(2)
    );
  disp0_1_OBUF : X_OBUF
    port map (
      I => disp0_1_O,
      O => disp0(1)
    );
  disp0_4_OBUF : X_OBUF
    port map (
      I => disp0_4_O,
      O => disp0(4)
    );
  disp1_1_OBUF : X_OBUF
    port map (
      I => disp1_1_O,
      O => disp1(1)
    );
  disp0_5_OBUF : X_OBUF
    port map (
      I => disp0_5_O,
      O => disp0(5)
    );
  disp0_2_OBUF : X_OBUF
    port map (
      I => disp0_2_O,
      O => disp0(2)
    );
  ram2_addr_0_OBUF : X_OBUF
    port map (
      I => ram2_addr_0_O,
      O => ram2_addr(0)
    );
  ram2_addr_9_OBUF : X_OBUF
    port map (
      I => ram2_addr_9_O,
      O => ram2_addr(9)
    );
  ram2_addr_4_OBUF : X_OBUF
    port map (
      I => ram2_addr_4_O,
      O => ram2_addr(4)
    );
  disp0_0_OBUF : X_OBUF
    port map (
      I => disp0_0_O,
      O => disp0(0)
    );
  ram1_data_8_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_8_O,
      CTL => ram1_data_8_T,
      O => ram1_data(8)
    );
  ram1_data_8_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(8),
      O => ram1_data_8_INBUF
    );
  ram1_data_9_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_9_O,
      CTL => ram1_data_9_T,
      O => ram1_data(9)
    );
  ram1_data_9_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(9),
      O => ram1_data_9_INBUF
    );
  ram2_addr_6_OBUF : X_OBUF
    port map (
      I => ram2_addr_6_O,
      O => ram2_addr(6)
    );
  ram2_addr_3_OBUF : X_OBUF
    port map (
      I => ram2_addr_3_O,
      O => ram2_addr(3)
    );
  ram2_addr_5_OBUF : X_OBUF
    port map (
      I => ram2_addr_5_O,
      O => ram2_addr(5)
    );
  ram2_addr_1_OBUF : X_OBUF
    port map (
      I => ram2_addr_1_O,
      O => ram2_addr(1)
    );
  ram2_addr_7_OBUF : X_OBUF
    port map (
      I => ram2_addr_7_O,
      O => ram2_addr(7)
    );
  ram2_addr_8_OBUF : X_OBUF
    port map (
      I => ram2_addr_8_O,
      O => ram2_addr(8)
    );
  ram2_data_3_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_3_O,
      CTL => ram2_data_3_T,
      O => ram2_data(3)
    );
  ram2_data_3_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(3),
      O => ram2_data_3_INBUF
    );
  ram2_data_1_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_1_O,
      CTL => ram2_data_1_T,
      O => ram2_data(1)
    );
  ram2_data_1_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(1),
      O => ram2_data_1_INBUF
    );
  switch_14_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(14),
      O => switch_14_INBUF
    );
  switch_11_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(11),
      O => switch_11_INBUF
    );
  disp1_3_OBUF : X_OBUF
    port map (
      I => disp1_3_O,
      O => disp1(3)
    );
  disp1_2_OBUF : X_OBUF
    port map (
      I => disp1_2_O,
      O => disp1(2)
    );
  ram2_data_4_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_4_O,
      CTL => ram2_data_4_T,
      O => ram2_data(4)
    );
  ram2_data_4_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(4),
      O => ram2_data_4_INBUF
    );
  ram2_data_2_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_2_O,
      CTL => ram2_data_2_T,
      O => ram2_data(2)
    );
  ram2_data_2_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(2),
      O => ram2_data_2_INBUF
    );
  switch_10_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(10),
      O => switch_10_INBUF
    );
  ram2_data_5_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_5_O,
      CTL => ram2_data_5_T,
      O => ram2_data(5)
    );
  ram2_data_5_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(5),
      O => ram2_data_5_INBUF
    );
  disp1_5_OBUF : X_OBUF
    port map (
      I => disp1_5_O,
      O => disp1(5)
    );
  disp1_6_OBUF : X_OBUF
    port map (
      I => disp1_6_O,
      O => disp1(6)
    );
  switch_15_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(15),
      O => switch_15_INBUF
    );
  ram2_data_6_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_6_O,
      CTL => ram2_data_6_T,
      O => ram2_data(6)
    );
  ram2_data_6_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(6),
      O => ram2_data_6_INBUF
    );
  ram2_data_0_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_0_O,
      CTL => ram2_data_0_T,
      O => ram2_data(0)
    );
  ram2_data_0_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(0),
      O => ram2_data_0_INBUF
    );
  disp1_4_OBUF : X_OBUF
    port map (
      I => disp1_4_O,
      O => disp1(4)
    );
  switch_13_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(13),
      O => switch_13_INBUF
    );
  switch_12_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(12),
      O => switch_12_INBUF
    );
  disp0_6_OBUF : X_OBUF
    port map (
      I => disp0_6_O,
      O => disp0(6)
    );
  ps2clk_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ps2clk,
      O => ps2clk_INBUF
    );
  switch_0_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(0),
      O => switch_0_INBUF
    );
  led_4_OBUF : X_OBUF
    port map (
      I => led_4_O,
      O => led(4)
    );
  ram2_data_8_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_8_O,
      CTL => ram2_data_8_T,
      O => ram2_data(8)
    );
  ram2_data_8_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(8),
      O => ram2_data_8_INBUF
    );
  switch_3_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(3),
      O => switch_3_INBUF
    );
  ram2_data_7_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_7_O,
      CTL => ram2_data_7_T,
      O => ram2_data(7)
    );
  ram2_data_7_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(7),
      O => ram2_data_7_INBUF
    );
  led_5_OBUF : X_OBUF
    port map (
      I => led_5_O,
      O => led(5)
    );
  led_7_OBUF : X_OBUF
    port map (
      I => led_7_O,
      O => led(7)
    );
  clk_11_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_11,
      O => clk_11_INBUF
    );
  led_3_OBUF : X_OBUF
    port map (
      I => led_3_O,
      O => led(3)
    );
  led_8_OBUF : X_OBUF
    port map (
      I => led_8_O,
      O => led(8)
    );
  led_9_OBUF : X_OBUF
    port map (
      I => led_9_O,
      O => led(9)
    );
  switch_1_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(1),
      O => switch_1_INBUF
    );
  switch_2_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(2),
      O => switch_2_INBUF
    );
  led_6_OBUF : X_OBUF
    port map (
      I => led_6_O,
      O => led(6)
    );
  switch_4_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(4),
      O => switch_4_INBUF
    );
  led_0_OBUF : X_OBUF
    port map (
      I => led_0_O,
      O => led(0)
    );
  led_1_OBUF : X_OBUF
    port map (
      I => led_1_O,
      O => led(1)
    );
  led_2_OBUF : X_OBUF
    port map (
      I => led_2_O,
      O => led(2)
    );
  ram2_data_9_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram2_data_9_O,
      CTL => ram2_data_9_T,
      O => ram2_data(9)
    );
  ram2_data_9_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data(9),
      O => ram2_data_9_INBUF
    );
  VGA_CLK_2_BUFG : X_BUFGMUX
    port map (
      I0 => VGA_CLK_21,
      I1 => GND,
      S => VGA_CLK_2_BUFG_S_INVNOT,
      O => VGA_CLK_2_15673
    );
  VGA_CLK_2_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => VGA_CLK_2_BUFG_S_INVNOT
    );
  N438_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N438_F5MUX_34155,
      O => N438
    );
  N438_F5MUX : X_MUX2
    port map (
      IA => N438_G,
      IB => VGA_romAddr_mux0054_9_1001_SW0,
      SEL => N438_BXINV_34148,
      O => N438_F5MUX_34155
    );
  N438_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0151_0,
      O => N438_BXINV_34148
    );
  ALU_imp_tmp_shift0006_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_shift0006_15_F5MUX_34130,
      O => ALU_imp_tmp_shift0006(15)
    );
  ALU_imp_tmp_shift0006_15_F5MUX : X_MUX2
    port map (
      IA => ALU_imp_tmp_shift0006_15_11_34121,
      IB => ALU_imp_tmp_shift0006_15_1,
      SEL => ALU_imp_tmp_shift0006_15_BXINV_34123,
      O => ALU_imp_tmp_shift0006_15_F5MUX_34130
    );
  ALU_imp_tmp_shift0006_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out(15),
      O => ALU_imp_tmp_shift0006_15_BXINV_34123
    );
  ALU_imp_tmp_4_50_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_4_50_F5MUX_34180,
      O => ALU_imp_tmp_4_50
    );
  ALU_imp_tmp_4_50_F5MUX : X_MUX2
    port map (
      IA => N1663,
      IB => N1664,
      SEL => ALU_imp_tmp_4_50_BXINV_34173,
      O => ALU_imp_tmp_4_50_F5MUX_34180
    );
  ALU_imp_tmp_4_50_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(3),
      O => ALU_imp_tmp_4_50_BXINV_34173
    );
  switch_5_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(5),
      O => switch_5_INBUF
    );
  Inst_clock_CLK0_BUFG_INST : X_BUFGMUX
    port map (
      I0 => Inst_clock_CLK0_BUF,
      I1 => GND,
      S => Inst_clock_CLK0_BUFG_INST_S_INVNOT,
      O => clk_50
    );
  Inst_clock_CLK0_BUFG_INST_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_clock_CLK0_BUFG_INST_S_INVNOT
    );
  N1138_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1138_F5MUX_34232,
      O => N1138
    );
  N1138_F5MUX : X_MUX2
    port map (
      IA => VGA_romAddr_cmp_le0029_pack_1,
      IB => N1600,
      SEL => N1138_BXINV_34225,
      O => N1138_F5MUX_34232
    );
  N1138_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(7),
      O => N1138_BXINV_34225
    );
  N1138_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0029_pack_1,
      O => VGA_romAddr_cmp_le0029
    );
  N621_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N621_F5MUX_34257,
      O => N621
    );
  N621_F5MUX : X_MUX2
    port map (
      IA => N1505,
      IB => N1506,
      SEL => N621_BXINV_34249,
      O => N621_F5MUX_34257
    );
  N621_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_837_46498,
      O => N621_BXINV_34249
    );
  Inst_clock_DCM_SP_INST_PSCLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Inst_clock_DCM_SP_INST_PSCLKINV_34018
    );
  Inst_clock_DCM_SP_INST : X_DCM_SP
    generic map(
      DUTY_CYCLE_CORRECTION => TRUE,
      FACTORY_JF => X"C080",
      CLKDV_DIVIDE => 2.000000,
      CLKFX_DIVIDE => 6,
      CLKFX_MULTIPLY => 5,
      CLKOUT_PHASE_SHIFT => "NONE",
      CLKIN_PERIOD => 20.000000,
      DESKEW_ADJUST => "7",
      DFS_FREQUENCY_MODE => "LOW",
      STARTUP_WAIT => FALSE,
      CLK_FEEDBACK => "1X",
      DLL_FREQUENCY_MODE => "LOW",
      CLKIN_DIVIDE_BY_2 => FALSE,
      PHASE_SHIFT => 0
    )
    port map (
      CLKIN => Inst_clock_DCM_SP_INST_CLKIN_BUF_34016,
      CLKFB => Inst_clock_DCM_SP_INST_CLKFB_BUF_34017,
      RST => '0',
      DSSEN => NLW_Inst_clock_DCM_SP_INST_DSSEN_UNCONNECTED,
      PSINCDEC => '0',
      PSEN => '0',
      PSCLK => Inst_clock_DCM_SP_INST_PSCLKINV_34018,
      PSDONE => Inst_clock_DCM_SP_INST_PSDONE,
      LOCKED => Inst_clock_DCM_SP_INST_LOCKED,
      CLKFX180 => Inst_clock_DCM_SP_INST_CLKFX180,
      CLKFX => Inst_clock_CLKFX_BUF,
      CLKDV => Inst_clock_DCM_SP_INST_CLKDV,
      CLK2X180 => Inst_clock_DCM_SP_INST_CLK2X180,
      CLK2X => Inst_clock_DCM_SP_INST_CLK2X,
      CLK270 => Inst_clock_DCM_SP_INST_CLK270,
      CLK180 => Inst_clock_DCM_SP_INST_CLK180,
      CLK90 => Inst_clock_DCM_SP_INST_CLK90,
      CLK0 => Inst_clock_CLK0_BUF,
      STATUS(7) => Inst_clock_DCM_SP_INST_STATUS7,
      STATUS(6) => Inst_clock_DCM_SP_INST_STATUS6,
      STATUS(5) => Inst_clock_DCM_SP_INST_STATUS5,
      STATUS(4) => Inst_clock_DCM_SP_INST_STATUS4,
      STATUS(3) => Inst_clock_DCM_SP_INST_STATUS3,
      STATUS(2) => Inst_clock_DCM_SP_INST_STATUS2,
      STATUS(1) => Inst_clock_DCM_SP_INST_STATUS1,
      STATUS(0) => Inst_clock_DCM_SP_INST_STATUS0
    );
  Inst_clock_DCM_SP_INST_CLKFB_BUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_50,
      O => Inst_clock_DCM_SP_INST_CLKFB_BUF_34017
    );
  Inst_clock_DCM_SP_INST_CLKIN_BUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_50M_INBUF,
      O => Inst_clock_DCM_SP_INST_CLKIN_BUF_34016
    );
  ALU_imp_tmp_5_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_12_F5MUX_34205,
      O => ALU_imp_tmp_5_12
    );
  ALU_imp_tmp_5_12_F5MUX : X_MUX2
    port map (
      IA => N2123,
      IB => N2124,
      SEL => ALU_imp_tmp_5_12_BXINV_34198,
      O => ALU_imp_tmp_5_12_F5MUX_34205
    );
  ALU_imp_tmp_5_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_5_12_BXINV_34198
    );
  ALU_imp_tmp_13_74_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_13_74_F5MUX_34282,
      O => ALU_imp_tmp_13_74
    );
  ALU_imp_tmp_13_74_F5MUX : X_MUX2
    port map (
      IA => N2009,
      IB => N2010,
      SEL => ALU_imp_tmp_13_74_BXINV_34275,
      O => ALU_imp_tmp_13_74_F5MUX_34282
    );
  ALU_imp_tmp_13_74_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_tmp_13_74_BXINV_34275
    );
  switch_6_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(6),
      O => switch_6_INBUF
    );
  switch_9_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(9),
      O => switch_9_INBUF
    );
  fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0010387CFEFEFE6C7EFFE7C3FFDBFF7E7E8199BD81A5817E0000000000000000",
      INIT_01 => X"0000183C3C180000003810EEFE7C3810003C18E7FF183C3C0010387CFE7C3810",
      INIT_02 => X"78CCCCCC7D0F070FFFC399BDBD99C3FF003C664242663C00FFFFE7C3C3E7FFFF",
      INIT_03 => X"00105438EE3854101C0EE272161A141800F078080A0A0C08187E183C6666663C",
      INIT_04 => X"006600666666666600183C5A185A3C1800020E3EFE3E0E020080E0F8FEF8E080",
      INIT_05 => X"7E183C5A185A3C18007E7E7E00000000708838444438221C001B1B7BDBDBDB7F",
      INIT_06 => X"00003060FE6030000000180CFE0C180000183C5A1818181800181818185A3C18",
      INIT_07 => X"000010387CFEFE000000FEFE7C38100000002442FF4224000000FEC0C0C00000",
      INIT_08 => X"006C6CFE6CFE6C6C000000000024246C00180018183C3C180000000000000000",
      INIT_09 => X"0000000000201030007ACCCE78384C3800CC6A36D8AC66000010FC167CD07C10",
      INIT_0A => X"00003030FC3030000000663CFF3C660000603018181830600018306060603018",
      INIT_0B => X"00C06030180C0602003000000000000000000000FC0000002010300000000000",
      INIT_0C => X"007CC6063C06C67C00FEC6701C06C67C007E181818783818007CE6E6F6DECE7C",
      INIT_0D => X"00303030180CC6FE007CC6C6FCC0C67C007CC60606FCC0FE001E0CFECC6C3C1C",
      INIT_0E => X"20103000000030000000300000003000007CC6067EC6C67C007CC6C67CC6C67C",
      INIT_0F => X"00300030180CCC78006030180C18306000007E00007E0000000C18306030180C",
      INIT_10 => X"007CC6C0C0C0C67C00FC66667C6666FC00C6C6C6FEC6C67C007C809EA69E827C",
      INIT_11 => X"007EC6CEC0C6C67C00F06068786862FE00FE6268786862FE00FC6666666666FC",
      INIT_12 => X"00E6666C786C66E60078CCCC0C0C0C1E003C18181818183C00C6C6C6FEC6C6C6",
      INIT_13 => X"007CC6C6C6C6C67C00C6C6CEDEF6E6C600C6C6D6FEEEC68200FE6662606060F0",
      INIT_14 => X"007CC6067CC0C67C00E666667C6666FC067CDED6C6C6C67C00F060607C6666FC",
      INIT_15 => X"0082C6EEFED6C6C60010386CC6C6C6C6007CC6C6C6C6C6C6003C1818185A5A7E",
      INIT_16 => X"007860606060607800FE6632188CC6FE003C18183C66666600C66C3838386CC6",
      INIT_17 => X"FF0000000000000000000000C66C381000781818181818780002060C183060C0",
      INIT_18 => X"007CC6C0C67C0000007C66667C6060E00076CC7C0C7800000000000000102030",
      INIT_19 => X"780C7CCCCC760000007830307830361C007CC0FEC67C00000076CCCC7C0C0C1C",
      INIT_1A => X"00E66C786C6660E078CC0C0C1C000C00003C18181838001800E66666766C60E0",
      INIT_1B => X"007CC6C6C67C00000066666666DC000000D6D6D6FECC0000003C181818181838",
      INIT_1C => X"007C067CC07C000000F0606076DE00001E0C7CCCCC7C0000F0607C6666DC0000",
      INIT_1D => X"006CFED6D6C600000010386CC6C600000076CCCCCCCC00000018343030FC3010",
      INIT_1E => X"000E18183018180E00FC643098FC0000F80C7CCCCCCC000000C66C386CC60000",
      INIT_1F => X"00FEC6C66C381000000000000000DC7600E03030183030E00018181800181818",
      INIT_20 => X"0076CC7C0C38827C007CC0FEC67C100E0076CCCCCCCC00CC70187CC6C0C0C67C",
      INIT_21 => X"70187CC0C07C00000076CC7C0C7830300076CC7C0C7810E00076CC7C0C7800CC",
      INIT_22 => X"003C181818380066007CC0FEC67C10E0007CC0FEC67C00C6007CC0FEC67C827C",
      INIT_23 => X"00C6C6FEC67C383800C6C6FEC67C00C6003C1818183810E0003C18181838827C",
      INIT_24 => X"007CC6C6C67C827C00CEC8C8FEC8C87E007ED07E127C000000FE607860FE100E",
      INIT_25 => X"0076CCCCCCCC10E00076CCCCCCCC827C007CC6C6C67C10E0007CC6C6C67C00C6",
      INIT_26 => X"00187CD6D0D67C18007CC6C6C6C600C6007CC6C6C6C67CC6F80C7CCCCCCC00CC",
      INIT_27 => X"70D818183C181B0E06CCDECCC4F8CCF800187E187E183C6600DCF260F0606C38",
      INIT_28 => X"0076CCCCCCCC100E007CC6C6C67C100E003C18181838100E0076CC7C0C78100E",
      INIT_29 => X"00007C00386C6C3800007E00343C0C3800C6CEDEF6E698660066666666DC9866",
      INIT_2A => X"001E8C46FED0C8C000000C0CFC0000000000C0C0FC000000007CC6C660300030",
      INIT_2B => X"0000D86C366CD8000000366CD86C360000183C3C18180018000CBE5CECD0C8C0",
      INIT_2C => X"1818181818181818EEDB77DBEEDB77DBAA55AA55AA55AA558822882288228822",
      INIT_2D => X"363636FE00000000363636F636363636181818F818F81818181818F818181818",
      INIT_2E => X"363636F606FE00003636363636363636363636F606F63636181818F818F80000",
      INIT_2F => X"181818F800000000000000F818F81818000000FE36363636000000FE06F63636",
      INIT_30 => X"1818181F18181818181818FF00000000000000FF181818180000001F18181818",
      INIT_31 => X"36363637363636361818181F181F1818181818FF18181818000000FF00000000",
      INIT_32 => X"363636F700FF0000000000FF00F7363636363637303F00000000003F30373636",
      INIT_33 => X"000000FF00FF1818363636F700F73636000000FF00FF00003636363730373636",
      INIT_34 => X"0000003F36363636363636FF00000000181818FF00FF0000000000FF36363636",
      INIT_35 => X"363636FF363636363636363F000000001818181F181F00000000001F181F1818",
      INIT_36 => X"FFFFFFFFFFFFFFFF1818181F00000000000000F818181818181818FF18FF1818",
      INIT_37 => X"00000000FFFFFFFF0F0F0F0F0F0F0F0FF0F0F0F0F0F0F0F0FFFFFFFF00000000",
      INIT_38 => X"00486C6CEC7E020000F06060606062FE40DCC6C6CCD8CC780076DCC8CC740000",
      INIT_39 => X"00101818D87E000080F8CCCCCCCC00000070C8C8D07E000000FE6230183062FE",
      INIT_3A => X"0078CCCC7C18223C00EE286CC6C6C67C007CC6C6FEC6C67C38107CD6D67C1038",
      INIT_3B => X"00C6C6C6C6C67C00007CC0F8C07C000000C07CF29E7C06000000669999660000",
      INIT_3C => X"007C001830603018007C0030180C1830007E0018187E18180000FE00FE00FE00",
      INIT_3D => X"0000DC7600DC7600000018007E00180070D8D8181818181818181818181B1B0E",
      INIT_3E => X"003C6CEC0C0C0C0F000000180000000000000018180000000000000000386C38",
      INIT_3F => X"000000000000000000003C3C3C3C000000000000F0C030F0000000006C6C6CD8",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk_50,
      CLKB => '0',
      ENA => '1',
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(10) => VGA_romAddr(10),
      ADDRA(9) => VGA_romAddr(9),
      ADDRA(8) => VGA_romAddr(8),
      ADDRA(7) => VGA_romAddr(7),
      ADDRA(6) => VGA_romAddr(6),
      ADDRA(5) => VGA_romAddr(5),
      ADDRA(4) => VGA_romAddr(4),
      ADDRA(3) => VGA_romAddr(3),
      ADDRA(2) => VGA_romAddr(2),
      ADDRA(1) => VGA_romAddr(1),
      ADDRA(0) => VGA_romAddr(0),
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(7) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7,
      DIA(6) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6,
      DIA(5) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5,
      DIA(4) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4,
      DIA(3) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3,
      DIA(2) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2,
      DIA(1) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1,
      DIA(0) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0,
      DIPA(0) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0,
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(0) => '0',
      DOA(7) => fontData(7),
      DOA(6) => fontData(6),
      DOA(5) => fontData(5),
      DOA(4) => fontData(4),
      DOA(3) => fontData(3),
      DOA(2) => fontData(2),
      DOA(1) => fontData(1),
      DOA(0) => fontData(0),
      DOPA(0) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0,
      DOB(7) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7,
      DOB(6) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6,
      DOB(5) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5,
      DOB(4) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4,
      DOB(3) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3,
      DOB(2) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2,
      DOB(1) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1,
      DOB(0) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0,
      DOPB(0) => fontMem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0
    );
  switch_8_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(8),
      O => switch_8_INBUF
    );
  Inst_clock_CLKFX_BUFG_INST : X_BUFGMUX
    port map (
      I0 => Inst_clock_CLKFX_BUF,
      I1 => GND,
      S => Inst_clock_CLKFX_BUFG_INST_S_INVNOT,
      O => clk
    );
  Inst_clock_CLKFX_BUFG_INST_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Inst_clock_CLKFX_BUFG_INST_S_INVNOT
    );
  clk_manual_BUFGP_BUFG : X_BUFGMUX
    port map (
      I0 => clk_manual_BUFGP_IBUFG_17227,
      I1 => GND,
      S => clk_manual_BUFGP_BUFG_S_INVNOT,
      O => clk_manual_BUFGP
    );
  clk_manual_BUFGP_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => clk_manual_BUFGP_BUFG_S_INVNOT
    );
  switch_7_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch(7),
      O => switch_7_INBUF
    );
  N641_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N641_F5MUX_34457,
      O => N641
    );
  N641_F5MUX : X_MUX2
    port map (
      IA => N2063,
      IB => N2064,
      SEL => N641_BXINV_34450,
      O => N641_F5MUX_34457
    );
  N641_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and01511_16688,
      O => N641_BXINV_34450
    );
  N635_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N635_F5MUX_34482,
      O => N635
    );
  N635_F5MUX : X_MUX2
    port map (
      IA => N1513,
      IB => N1514,
      SEL => N635_BXINV_34474,
      O => N635_F5MUX_34482
    );
  N635_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1386_0,
      O => N635_BXINV_34474
    );
  ALU_imp_tmp_12_107_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_12_107_F5MUX_34532,
      O => ALU_imp_tmp_12_107
    );
  ALU_imp_tmp_12_107_F5MUX : X_MUX2
    port map (
      IA => N1543,
      IB => N1544,
      SEL => ALU_imp_tmp_12_107_BXINV_34525,
      O => ALU_imp_tmp_12_107_F5MUX_34532
    );
  ALU_imp_tmp_12_107_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(3),
      O => ALU_imp_tmp_12_107_BXINV_34525
    );
  ALU_imp_tmp_11_109_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_11_109_F5MUX_34507,
      O => ALU_imp_tmp_11_109
    );
  ALU_imp_tmp_11_109_F5MUX : X_MUX2
    port map (
      IA => N1545,
      IB => N1546,
      SEL => ALU_imp_tmp_11_109_BXINV_34500,
      O => ALU_imp_tmp_11_109_F5MUX_34507
    );
  ALU_imp_tmp_11_109_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(3),
      O => ALU_imp_tmp_11_109_BXINV_34500
    );
  N420_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N420_F5MUX_34582,
      O => N420
    );
  N420_F5MUX : X_MUX2
    port map (
      IA => N2077,
      IB => N2078,
      SEL => N420_BXINV_34574,
      O => N420_F5MUX_34582
    );
  N420_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out(2),
      O => N420_BXINV_34574
    );
  ALU_imp_tmp_1_123_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_123_F5MUX_34307,
      O => ALU_imp_tmp_1_123
    );
  ALU_imp_tmp_1_123_F5MUX : X_MUX2
    port map (
      IA => N1531,
      IB => N1532,
      SEL => ALU_imp_tmp_1_123_BXINV_34300,
      O => ALU_imp_tmp_1_123_F5MUX_34307
    );
  ALU_imp_tmp_1_123_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(0),
      O => ALU_imp_tmp_1_123_BXINV_34300
    );
  ALU_imp_tmp_3_178_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_178_F5MUX_34382,
      O => ALU_imp_tmp_3_178
    );
  ALU_imp_tmp_3_178_F5MUX : X_MUX2
    port map (
      IA => N1653,
      IB => N1654,
      SEL => ALU_imp_tmp_3_178_BXINV_34375,
      O => ALU_imp_tmp_3_178_F5MUX_34382
    );
  ALU_imp_tmp_3_178_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(0),
      O => ALU_imp_tmp_3_178_BXINV_34375
    );
  VGA_romAddr_mux0054_3_1109_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1109_F5MUX_34607,
      O => VGA_romAddr_mux0054_3_1109
    );
  VGA_romAddr_mux0054_3_1109_F5MUX : X_MUX2
    port map (
      IA => VGA_romAddr_mux0054_3_11092_34598,
      IB => VGA_romAddr_mux0054_3_11091_34605,
      SEL => VGA_romAddr_mux0054_3_1109_BXINV_34600,
      O => VGA_romAddr_mux0054_3_1109_F5MUX_34607
    );
  VGA_romAddr_mux0054_3_1109_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_is_branch_verified_0,
      O => VGA_romAddr_mux0054_3_1109_BXINV_34600
    );
  ALU_imp_tmp_6_136_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_136_F5MUX_34432,
      O => ALU_imp_tmp_6_136
    );
  ALU_imp_tmp_6_136_F5MUX : X_MUX2
    port map (
      IA => N2001,
      IB => N2002,
      SEL => ALU_imp_tmp_6_136_BXINV_34424,
      O => ALU_imp_tmp_6_136_F5MUX_34432
    );
  ALU_imp_tmp_6_136_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(2),
      O => ALU_imp_tmp_6_136_BXINV_34424
    );
  N963_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N963_F5MUX_34632,
      O => N963
    );
  N963_F5MUX : X_MUX2
    port map (
      IA => N2061,
      IB => N2062,
      SEL => N963_BXINV_34625,
      O => N963_F5MUX_34632
    );
  N963_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out(2),
      O => N963_BXINV_34625
    );
  N1133_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1133_F5MUX_34357,
      O => N1133
    );
  N1133_F5MUX : X_MUX2
    port map (
      IA => N1591,
      IB => N1592,
      SEL => N1133_BXINV_34349,
      O => N1133_F5MUX_34357
    );
  N1133_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0147,
      O => N1133_BXINV_34349
    );
  N964_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N964_F5MUX_34657,
      O => N964
    );
  N964_F5MUX : X_MUX2
    port map (
      IA => N2059,
      IB => N2060,
      SEL => N964_BXINV_34650,
      O => N964_F5MUX_34657
    );
  N964_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out(2),
      O => N964_BXINV_34650
    );
  ALU_imp_tmp_13_102_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_13_102_F5MUX_34557,
      O => ALU_imp_tmp_13_102
    );
  ALU_imp_tmp_13_102_F5MUX : X_MUX2
    port map (
      IA => N1593,
      IB => N1594,
      SEL => ALU_imp_tmp_13_102_BXINV_34550,
      O => ALU_imp_tmp_13_102_F5MUX_34557
    );
  ALU_imp_tmp_13_102_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(3),
      O => ALU_imp_tmp_13_102_BXINV_34550
    );
  ALU_imp_tmp_1_224_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_224_F5MUX_34332,
      O => ALU_imp_tmp_1_224
    );
  ALU_imp_tmp_1_224_F5MUX : X_MUX2
    port map (
      IA => N1665,
      IB => N1666,
      SEL => ALU_imp_tmp_1_224_BXINV_34324,
      O => ALU_imp_tmp_1_224_F5MUX_34332
    );
  ALU_imp_tmp_1_224_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(3),
      O => ALU_imp_tmp_1_224_BXINV_34324
    );
  keyboard_imp_keyboard_drv_obj_check_mux000033_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_check_mux000033_F5MUX_34407,
      O => keyboard_imp_keyboard_drv_obj_check_mux000033
    );
  keyboard_imp_keyboard_drv_obj_check_mux000033_F5MUX : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_check_mux0000332_34396,
      IB => keyboard_imp_keyboard_drv_obj_check_mux0000331_34405,
      SEL => keyboard_imp_keyboard_drv_obj_check_mux000033_BXINV_34398,
      O => keyboard_imp_keyboard_drv_obj_check_mux000033_F5MUX_34407
    );
  keyboard_imp_keyboard_drv_obj_check_mux000033_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_check_16035,
      O => keyboard_imp_keyboard_drv_obj_check_mux000033_BXINV_34398
    );
  register_module_imp_operand1_src_tmp_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_operand1_src_tmp_F5MUX_34757,
      O => register_module_imp_operand1_src_tmp
    );
  register_module_imp_operand1_src_tmp_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_controller_imp_operand1_src1161_34748,
      IB => register_module_imp_controller_imp_operand1_src116,
      SEL => register_module_imp_operand1_src_tmp_BXINV_34750,
      O => register_module_imp_operand1_src_tmp_F5MUX_34757
    );
  register_module_imp_operand1_src_tmp_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(14),
      O => register_module_imp_operand1_src_tmp_BXINV_34750
    );
  N1021_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1021_F5MUX_34807,
      O => N1021
    );
  N1021_F5MUX : X_MUX2
    port map (
      IA => N2071,
      IB => N2072,
      SEL => N1021_BXINV_34800,
      O => N1021_F5MUX_34807
    );
  N1021_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N278,
      O => N1021_BXINV_34800
    );
  VGA_romAddr_mux0054_6_1841_SW0_F : X_LUT4
    generic map(
      INIT => X"AAFC"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_1741_0,
      ADR1 => N643_0,
      ADR2 => N653_0,
      ADR3 => VGA_bt_and0150,
      O => N1627
    );
  N567_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N567_F5MUX_34857,
      O => N567
    );
  N567_F5MUX : X_MUX2
    port map (
      IA => N1627,
      IB => N1628,
      SEL => N567_BXINV_34849,
      O => N567_F5MUX_34857
    );
  N567_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0149_0,
      O => N567_BXINV_34849
    );
  VGA_romAddr_mux0054_4_218_SW1_F : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_182_0,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VGA_romAddr_mux0054_4_165_0,
      O => N2113
    );
  N1949_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1949_F5MUX_34882,
      O => N1949
    );
  N1949_F5MUX : X_MUX2
    port map (
      IA => N2113,
      IB => N2114,
      SEL => N1949_BXINV_34875,
      O => N1949_F5MUX_34882
    );
  N1949_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0142_0,
      O => N1949_BXINV_34875
    );
  N578_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N578_F5MUX_34932,
      O => N578
    );
  N578_F5MUX : X_MUX2
    port map (
      IA => N2115,
      IB => N2116,
      SEL => N578_BXINV_34925,
      O => N578_F5MUX_34932
    );
  N578_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0151_0,
      O => N578_BXINV_34925
    );
  VGA_romAddr_mux0054_6_1599_SW0_F : X_LUT4
    generic map(
      INIT => X"FF06"
    )
    port map (
      ADR0 => N665_0,
      ADR1 => pc_from_if_tmp_3_0,
      ADR2 => VGA_bt_and0150,
      ADR3 => VGA_romAddr_mux0054_6_1512_0,
      O => N2115
    );
  VGA_romAddr_mux0054_6_1599_SW0_G : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => pc_from_if_tmp_7_0,
      ADR1 => VGA_romAddr_cmp_le0042,
      ADR2 => VGA_bt_and0150,
      ADR3 => VGA_romAddr_mux0054_6_1512_0,
      O => N2116
    );
  ALU_imp_Sh5_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(0),
      ADR1 => ID_ALU_regs_imp_operand1_out(5),
      ADR2 => ID_ALU_regs_imp_operand1_out(6),
      ADR3 => VCC,
      O => N1515
    );
  ALU_imp_Sh5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh5_F5MUX_34957,
      O => ALU_imp_Sh5
    );
  ALU_imp_Sh5_F5MUX : X_MUX2
    port map (
      IA => N1515,
      IB => N1516,
      SEL => ALU_imp_Sh5_BXINV_34949,
      O => ALU_imp_Sh5_F5MUX_34957
    );
  ALU_imp_Sh5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh5_BXINV_34949
    );
  VGA_romAddr_mux0054_8_775_SW0_SW0_G : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => pc_from_if_tmp_7_0,
      ADR1 => pc_from_if_tmp_5_0,
      ADR2 => pc_from_if_tmp_6_0,
      ADR3 => VCC,
      O => N2066
    );
  N1345_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1345_F5MUX_34832,
      O => N1345
    );
  N1345_F5MUX : X_MUX2
    port map (
      IA => N2065,
      IB => N2066,
      SEL => N1345_BXINV_34824,
      O => N1345_F5MUX_34832
    );
  N1345_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and01511_16688,
      O => N1345_BXINV_34824
    );
  N1679_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1679_F5MUX_34707,
      O => N1679
    );
  N1679_F5MUX : X_MUX2
    port map (
      IA => N1679_G,
      IB => VGA_romAddr_and0000201_SW0,
      SEL => N1679_BXINV_34700,
      O => N1679_F5MUX_34707
    );
  N1679_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(6),
      O => N1679_BXINV_34700
    );
  VGA_romAddr_mux0054_4_340_SW0_F : X_LUT4
    generic map(
      INIT => X"4777"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_248_0,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => VGA_romAddr_mux0054_4_316_0,
      ADR3 => VGA_bt_and0144_15781,
      O => N2023
    );
  VGA_romAddr_mux0054_4_340_SW0_G : X_LUT4
    generic map(
      INIT => X"6755"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_13_15769,
      ADR1 => register_module_imp_registers_imp_regs_3_12_15770,
      ADR2 => register_module_imp_registers_imp_regs_3_14_15768,
      ADR3 => register_module_imp_registers_imp_regs_3_15_15767,
      O => N2024
    );
  N1433_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1433_F5MUX_34907,
      O => N1433
    );
  N1433_F5MUX : X_MUX2
    port map (
      IA => N2023,
      IB => N2024,
      SEL => N1433_BXINV_34900,
      O => N1433_F5MUX_34907
    );
  N1433_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0142_0,
      O => N1433_BXINV_34900
    );
  ALU_imp_Sh6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh6_F5MUX_34982,
      O => ALU_imp_Sh6
    );
  ALU_imp_Sh6_F5MUX : X_MUX2
    port map (
      IA => N1533,
      IB => N1534,
      SEL => ALU_imp_Sh6_BXINV_34974,
      O => ALU_imp_Sh6_F5MUX_34982
    );
  ALU_imp_Sh6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh6_BXINV_34974
    );
  ALU_imp_Sh6_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(7),
      ADR1 => ID_ALU_regs_imp_operand1_out(6),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1533
    );
  ALU_imp_Sh7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh7_F5MUX_35007,
      O => ALU_imp_Sh7
    );
  ALU_imp_Sh7_F5MUX : X_MUX2
    port map (
      IA => N1535,
      IB => N1536,
      SEL => ALU_imp_Sh7_BXINV_34999,
      O => ALU_imp_Sh7_F5MUX_35007
    );
  ALU_imp_Sh7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh7_BXINV_34999
    );
  VGA_romAddr_mux0054_4_218_SW1_G : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_13_15744,
      ADR1 => register_module_imp_registers_imp_regs_2_15_15747,
      ADR2 => register_module_imp_registers_imp_regs_2_12_15745,
      ADR3 => register_module_imp_registers_imp_regs_2_14_15746,
      O => N2114
    );
  ALU_imp_Sh7_F : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(7),
      ADR1 => ID_ALU_regs_imp_operand1_out(8),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1535
    );
  register_module_imp_N2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N2_F5MUX_34682,
      O => register_module_imp_N2
    );
  register_module_imp_N2_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_decoder_imp_write_back_reg_1_11191_34673,
      IB => register_module_imp_decoder_imp_write_back_reg_1_1119,
      SEL => register_module_imp_N2_BXINV_34675,
      O => register_module_imp_N2_F5MUX_34682
    );
  register_module_imp_N2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_write_back_reg_1_190_22460,
      O => register_module_imp_N2_BXINV_34675
    );
  VGA_romAddr_mux0054_8_775_SW0_SW0_F : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => pc_from_if_tmp_3_0,
      ADR1 => pc_from_if_tmp_2_0,
      ADR2 => pc_from_if_tmp_1_0,
      ADR3 => VCC,
      O => N2065
    );
  VGA_romAddr_mux0054_3_460_SW0_G : X_LUT4
    generic map(
      INIT => X"8288"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => register_module_imp_registers_imp_regs_2_8_15800,
      ADR2 => VGA_N434_0,
      ADR3 => register_module_imp_registers_imp_regs_2_11_15802,
      O => N2072
    );
  N1065_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1065_F5MUX_34732,
      O => N1065
    );
  N1065_F5MUX : X_MUX2
    port map (
      IA => N1579,
      IB => N1580,
      SEL => N1065_BXINV_34725,
      O => N1065_F5MUX_34732
    );
  N1065_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N766_0,
      O => N1065_BXINV_34725
    );
  VGA_romAddr_mux0054_6_1357_SW1_F : X_LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_1252_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_romAddr_mux0054_6_1223_0,
      ADR3 => VGA_romAddr_mux0054_6_1354_0,
      O => N1525
    );
  VGA_romAddr_mux0054_6_1357_SW1_G : X_LUT4
    generic map(
      INIT => X"02FF"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR1 => address_in_to_if_tmp_13_0,
      ADR2 => address_in_to_if_tmp(14),
      ADR3 => VGA_bt_and0149_0,
      O => N1526
    );
  N709_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N709_F5MUX_34782,
      O => N709
    );
  N709_F5MUX : X_MUX2
    port map (
      IA => N1525,
      IB => N1526,
      SEL => N709_BXINV_34775,
      O => N709_F5MUX_34782
    );
  N709_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1301_50297,
      O => N709_BXINV_34775
    );
  VGA_romAddr_mux0054_3_460_SW0_F : X_LUT4
    generic map(
      INIT => X"0909"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_8_17099,
      ADR1 => VGA_romAddr_cmp_le0008,
      ADR2 => VGA_y(4),
      ADR3 => VCC,
      O => N2071
    );
  VGA_romAddr_mux0054_5_38_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_38_F5MUX_35257,
      O => VGA_romAddr_mux0054_5_38
    );
  VGA_romAddr_mux0054_5_38_F5MUX : X_MUX2
    port map (
      IA => N2007,
      IB => N2008,
      SEL => VGA_romAddr_mux0054_5_38_BXINV_35250,
      O => VGA_romAddr_mux0054_5_38_F5MUX_35257
    );
  VGA_romAddr_mux0054_5_38_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_key_value_0_0,
      O => VGA_romAddr_mux0054_5_38_BXINV_35250
    );
  keyboard_imp_stat_FSM_FFd1_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_stat_FSM_FFd1_FFX_RST
    );
  keyboard_imp_stat_FSM_FFd1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_stat_FSM_FFd1_DXMUX_35313,
      CE => VCC,
      CLK => keyboard_imp_stat_FSM_FFd1_CLKINV_35296,
      SET => GND,
      RST => keyboard_imp_stat_FSM_FFd1_FFX_RST,
      O => keyboard_imp_stat_FSM_FFd1_16806
    );
  keyboard_imp_stat_FSM_FFd1_In46_G : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => keyboard_imp_stat_FSM_FFd1_In44_0,
      ADR1 => keyboard_imp_keyboard_drv_obj_paral_data(4),
      ADR2 => keyboard_imp_keyboard_drv_obj_paral_data(7),
      ADR3 => keyboard_imp_keyboard_drv_obj_paral_data(6),
      O => N1964
    );
  keyboard_imp_stat_FSM_FFd1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_stat_FSM_FFd1_F5MUX_35311,
      O => keyboard_imp_stat_FSM_FFd1_DXMUX_35313
    );
  keyboard_imp_stat_FSM_FFd1_F5MUX : X_MUX2
    port map (
      IA => N1963,
      IB => N1964,
      SEL => keyboard_imp_stat_FSM_FFd1_BXINV_35304,
      O => keyboard_imp_stat_FSM_FFd1_F5MUX_35311
    );
  keyboard_imp_stat_FSM_FFd1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data(5),
      O => keyboard_imp_stat_FSM_FFd1_BXINV_35304
    );
  keyboard_imp_stat_FSM_FFd1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_stat_FSM_FFd1_CLKINV_35296
    );
  immediate_from_id_tmp_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp_3_F5MUX_35343,
      O => immediate_from_id_tmp(3)
    );
  immediate_from_id_tmp_3_F5MUX : X_MUX2
    port map (
      IA => N1973,
      IB => N1974,
      SEL => immediate_from_id_tmp_3_BXINV_35336,
      O => immediate_from_id_tmp_3_F5MUX_35343
    );
  immediate_from_id_tmp_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand2_src_cmp_eq0001,
      O => immediate_from_id_tmp_3_BXINV_35336
    );
  VGA_romAddr_mux0054_3_34_G : X_LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      ADR0 => keyboard_key_value_0_0,
      ADR1 => keyboard_key_value_1_0,
      ADR2 => keyboard_key_value_4_0,
      ADR3 => keyboard_key_value_5_0,
      O => N2076
    );
  VGA_romAddr_mux0054_3_34_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_34_F5MUX_35207,
      O => VGA_romAddr_mux0054_3_34
    );
  VGA_romAddr_mux0054_3_34_F5MUX : X_MUX2
    port map (
      IA => N2075,
      IB => N2076,
      SEL => VGA_romAddr_mux0054_3_34_BXINV_35200,
      O => VGA_romAddr_mux0054_3_34_F5MUX_35207
    );
  VGA_romAddr_mux0054_3_34_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_key_value_3_0,
      O => VGA_romAddr_mux0054_3_34_BXINV_35200
    );
  register_module_imp_decoder_imp_read_reg_1_2_1_SW1_F : X_LUT4
    generic map(
      INIT => X"8282"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_enable_out_16364,
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR3 => VCC,
      O => N1507
    );
  register_module_imp_decoder_imp_read_reg_1_2_1_SW1_G : X_LUT4
    generic map(
      INIT => X"8882"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_enable_out_16364,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR2 => IF_ID_regs_imp_instruction_out(7),
      ADR3 => IF_ID_regs_imp_instruction_out(10),
      O => N1508
    );
  N624_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N624_F5MUX_35132,
      O => N624
    );
  N624_F5MUX : X_MUX2
    port map (
      IA => N1507,
      IB => N1508,
      SEL => N624_BXINV_35125,
      O => N624_F5MUX_35132
    );
  N624_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N6,
      O => N624_BXINV_35125
    );
  VGA_romAddr_mux0054_5_38_F : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => keyboard_key_value_2_0,
      ADR1 => VGA_romAddr_mux0054_5_10_0,
      ADR2 => VGA_bt_and0141_0,
      ADR3 => keyboard_key_value_1_0,
      O => N2007
    );
  VGA_romAddr_mux0054_7_1131 : X_LUT4
    generic map(
      INIT => X"0028"
    )
    port map (
      ADR0 => keyboard_key_value_2_0,
      ADR1 => keyboard_key_value_1_0,
      ADR2 => keyboard_key_value_0_0,
      ADR3 => keyboard_key_value_3_0,
      O => VGA_romAddr_mux0054_7_1131_35280
    );
  VGA_romAddr_mux0054_7_113_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_113_F5MUX_35282,
      O => VGA_romAddr_mux0054_7_113
    );
  VGA_romAddr_mux0054_7_113_F5MUX : X_MUX2
    port map (
      IA => VGA_romAddr_mux0054_7_113_G,
      IB => VGA_romAddr_mux0054_7_1131_35280,
      SEL => VGA_romAddr_mux0054_7_113_BXINV_35275,
      O => VGA_romAddr_mux0054_7_113_F5MUX_35282
    );
  VGA_romAddr_mux0054_7_113_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_key_value_5_0,
      O => VGA_romAddr_mux0054_7_113_BXINV_35275
    );
  VGA_romAddr_mux0054_7_1016_SW22 : X_LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      ADR0 => VGA_bt_and0148_16012,
      ADR1 => VGA_bt_and0147,
      ADR2 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR3 => VGA_N278,
      O => VGA_romAddr_mux0054_7_1016_SW21
    );
  VGA_romAddr_mux0054_7_1016_SW2_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_7_1016_SW2_rt_35366
    );
  N706_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N706_F5MUX_35368,
      O => N706
    );
  N706_F5MUX : X_MUX2
    port map (
      IA => VGA_romAddr_mux0054_7_1016_SW21,
      IB => VGA_romAddr_mux0054_7_1016_SW2_rt_35366,
      SEL => N706_BXINV_35358,
      O => N706_F5MUX_35368
    );
  N706_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(4),
      O => N706_BXINV_35358
    );
  VGA_romAddr_mux0054_7_605_SW0_G : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_3_15900,
      ADR1 => register_module_imp_registers_imp_regs_3_1_15901,
      ADR2 => register_module_imp_registers_imp_regs_3_2_15902,
      ADR3 => VCC,
      O => N2056
    );
  N1761_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1761_F5MUX_35393,
      O => N1761
    );
  N1761_F5MUX : X_MUX2
    port map (
      IA => N2055,
      IB => N2056,
      SEL => N1761_BXINV_35385,
      O => N1761_F5MUX_35393
    );
  N1761_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0003,
      O => N1761_BXINV_35385
    );
  register_module_imp_decoder_imp_read_reg_1_2_1_SW3_G : X_LUT4
    generic map(
      INIT => X"8882"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_reg_write_enable_out_15704,
      ADR1 => ALU_MEM_regs_imp_write_back_reg_out(2),
      ADR2 => IF_ID_regs_imp_instruction_out(7),
      ADR3 => IF_ID_regs_imp_instruction_out(10),
      O => N1510
    );
  N627_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N627_F5MUX_35157,
      O => N627
    );
  N627_F5MUX : X_MUX2
    port map (
      IA => N1509,
      IB => N1510,
      SEL => N627_BXINV_35150,
      O => N627_F5MUX_35157
    );
  N627_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N6,
      O => N627_BXINV_35150
    );
  ALU_imp_tmp_2_137_SW2_F : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => ALU_imp_Sh6,
      ADR1 => ALU_imp_N27_0,
      ADR2 => ALU_imp_N72,
      ADR3 => VCC,
      O => N1555
    );
  ALU_imp_tmp_2_137_SW2_G : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ALU_imp_Sh14,
      ADR1 => ALU_imp_Sh78,
      ADR2 => ALU_imp_N72,
      ADR3 => ALU_imp_N27_0,
      O => N1556
    );
  N1011_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1011_F5MUX_35182,
      O => N1011
    );
  N1011_F5MUX : X_MUX2
    port map (
      IA => N1555,
      IB => N1556,
      SEL => N1011_BXINV_35175,
      O => N1011_F5MUX_35182
    );
  N1011_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(3),
      O => N1011_BXINV_35175
    );
  keyboard_imp_key_value_3_mux0000137_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_3_mux0000137_F5MUX_35032,
      O => keyboard_imp_key_value_3_mux0000137
    );
  keyboard_imp_key_value_3_mux0000137_F5MUX : X_MUX2
    port map (
      IA => keyboard_imp_key_value_3_mux00001372_35023,
      IB => keyboard_imp_key_value_3_mux00001371_35030,
      SEL => keyboard_imp_key_value_3_mux0000137_BXINV_35025,
      O => keyboard_imp_key_value_3_mux0000137_F5MUX_35032
    );
  keyboard_imp_key_value_3_mux0000137_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_3_mux0000137_BXINV_35025
    );
  VGA_romAddr_mux0054_3_34_F : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => keyboard_key_value_2_0,
      ADR1 => keyboard_key_value_5_0,
      ADR2 => keyboard_key_value_4_0,
      ADR3 => keyboard_key_value_0_0,
      O => N2075
    );
  VGA_romAddr_mux0054_5_38_G : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => keyboard_key_value_2_0,
      ADR1 => VGA_bt_and0141_0,
      ADR2 => keyboard_key_value_1_0,
      ADR3 => VGA_N299,
      O => N2008
    );
  N1461_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1461_F5MUX_35232,
      O => N1461
    );
  N1461_F5MUX : X_MUX2
    port map (
      IA => N2119,
      IB => N1461_F,
      SEL => N1461_BXINV_35221,
      O => N1461_F5MUX_35232
    );
  N1461_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_230_47026,
      O => N1461_BXINV_35221
    );
  keyboard_imp_stat_FSM_FFd1_In46_F : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => keyboard_imp_stat_FSM_FFd1_In44_0,
      ADR1 => keyboard_imp_stat_FSM_FFd1_In15_0,
      ADR2 => keyboard_imp_stat_FSM_FFd1_16806,
      ADR3 => keyboard_imp_keyboard_drv_obj_paral_data(4),
      O => N1963
    );
  register_module_imp_decoder_imp_immediate_3_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(3),
      ADR1 => register_module_imp_N0,
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => register_module_imp_decoder_imp_immediate_or0002,
      O => N1973
    );
  N1244_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1244_F5MUX_35082,
      O => N1244
    );
  N1244_F5MUX : X_MUX2
    port map (
      IA => N1615,
      IB => N1616,
      SEL => N1244_BXINV_35074,
      O => N1244_F5MUX_35082
    );
  N1244_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_593_0,
      O => N1244_BXINV_35074
    );
  register_module_imp_decoder_imp_immediate_or0002_F : X_LUT4
    generic map(
      INIT => X"5B4A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => IF_ID_regs_imp_instruction_out(12),
      ADR3 => IF_ID_regs_imp_instruction_out(11),
      O => N2025
    );
  register_module_imp_decoder_imp_immediate_or0002_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_immediate_or0002_F5MUX_35057,
      O => register_module_imp_decoder_imp_immediate_or0002
    );
  register_module_imp_decoder_imp_immediate_or0002_F5MUX : X_MUX2
    port map (
      IA => N2025,
      IB => N2026,
      SEL => register_module_imp_decoder_imp_immediate_or0002_BXINV_35050,
      O => register_module_imp_decoder_imp_immediate_or0002_F5MUX_35057
    );
  register_module_imp_decoder_imp_immediate_or0002_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(13),
      O => register_module_imp_decoder_imp_immediate_or0002_BXINV_35050
    );
  register_module_imp_decoder_imp_read_reg_1_2_1_SW3_F : X_LUT4
    generic map(
      INIT => X"8282"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_reg_write_enable_out_15704,
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => ALU_MEM_regs_imp_write_back_reg_out(2),
      ADR3 => VCC,
      O => N1509
    );
  register_module_imp_decoder_imp_immediate_3_G : X_LUT4
    generic map(
      INIT => X"FF8B"
    )
    port map (
      ADR0 => register_module_imp_N0,
      ADR1 => IF_ID_regs_imp_instruction_out(3),
      ADR2 => IF_ID_regs_imp_instruction_out(2),
      ADR3 => IF_ID_regs_imp_instruction_out(4),
      O => N1974
    );
  register_module_imp_decoder_imp_immediate_or0002_G : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => IF_ID_regs_imp_instruction_out(12),
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => IF_ID_regs_imp_instruction_out(15),
      O => N2026
    );
  keyboard_imp_key_value_3_mux00001372 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(0),
      ADR1 => keyboard_imp_lock_key_code(4),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => VCC,
      O => keyboard_imp_key_value_3_mux00001372_35023
    );
  VGA_romAddr_mux0054_3_837_SW1_F : X_LUT4
    generic map(
      INIT => X"AAFB"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_N300_0,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VGA_romAddr_mux0054_3_499_17297,
      O => N1615
    );
  write_back_data_from_alu_tmp_0_64_SW0_F : X_LUT4
    generic map(
      INIT => X"CCD8"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_0_9_0,
      ADR1 => N421_0,
      ADR2 => N420,
      ADR3 => write_back_data_from_alu_tmp_0_12_0,
      O => N1523
    );
  N421_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => N421_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N421_rt_35105
    );
  N689_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N689_F5MUX_35107,
      O => N689
    );
  N689_F5MUX : X_MUX2
    port map (
      IA => N1523,
      IB => N421_rt_35105,
      SEL => N689_BXINV_35097,
      O => N689_F5MUX_35107
    );
  N689_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N446,
      O => N689_BXINV_35097
    );
  VGA_romAddr_mux0054_8_1061_SW0_F : X_LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_romAddr_mux0054_8_1017_0,
      ADR2 => VGA_romAddr_mux0054_8_713,
      ADR3 => VGA_bt_and0142_0,
      O => N2119
    );
  register_module_imp_decoder_imp_read_reg_1_1_21_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_1_21_F5MUX_35668,
      O => register_module_imp_decoder_imp_read_reg_1_1_21
    );
  register_module_imp_decoder_imp_read_reg_1_1_21_F5MUX : X_MUX2
    port map (
      IA => N1965,
      IB => register_module_imp_decoder_imp_read_reg_1_1_21_F_35666,
      SEL => register_module_imp_decoder_imp_read_reg_1_1_21_BXINV_35657,
      O => register_module_imp_decoder_imp_read_reg_1_1_21_F5MUX_35668
    );
  register_module_imp_decoder_imp_read_reg_1_1_21_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_or0004_0,
      O => register_module_imp_decoder_imp_read_reg_1_1_21_BXINV_35657
    );
  register_module_imp_controller_imp_operand1_src116_SW0_F : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(9),
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => IF_ID_regs_imp_instruction_out(13),
      ADR3 => IF_ID_regs_imp_instruction_out(8),
      O => N2101
    );
  N1889_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1889_F5MUX_35643,
      O => N1889
    );
  N1889_F5MUX : X_MUX2
    port map (
      IA => N2101,
      IB => N2102,
      SEL => N1889_BXINV_35636,
      O => N1889_F5MUX_35643
    );
  N1889_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(15),
      O => N1889_BXINV_35636
    );
  register_module_imp_registers_imp_read_data1_10_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_10_53_F5MUX_35693,
      O => register_module_imp_registers_imp_read_data1_10_53
    );
  register_module_imp_registers_imp_read_data1_10_53_F5MUX : X_MUX2
    port map (
      IA => N1983,
      IB => N1984,
      SEL => register_module_imp_registers_imp_read_data1_10_53_BXINV_35686,
      O => register_module_imp_registers_imp_read_data1_10_53_F5MUX_35693
    );
  register_module_imp_registers_imp_read_data1_10_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_10_53_BXINV_35686
    );
  register_module_imp_registers_imp_read_data1_10_53_G : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_10_26_17396,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_10_111_0,
      ADR3 => write_back_data_from_alu_tmp_10_5_17397,
      O => N1984
    );
  register_module_imp_registers_imp_read_data1_12_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_12_53_F5MUX_35743,
      O => register_module_imp_registers_imp_read_data1_12_53
    );
  register_module_imp_registers_imp_read_data1_12_53_F5MUX : X_MUX2
    port map (
      IA => N1649,
      IB => N1650,
      SEL => register_module_imp_registers_imp_read_data1_12_53_BXINV_35736,
      O => register_module_imp_registers_imp_read_data1_12_53_F5MUX_35743
    );
  register_module_imp_registers_imp_read_data1_12_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_12_53_BXINV_35736
    );
  register_module_imp_registers_imp_read_data1_12_53_F : X_LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(12),
      ADR1 => write_back_data_from_mem_tmp_12_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      O => N1649
    );
  N790_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N790_F5MUX_35468,
      O => N790
    );
  N790_F5MUX : X_MUX2
    port map (
      IA => N2081,
      IB => N2082,
      SEL => N790_BXINV_35461,
      O => N790_F5MUX_35468
    );
  N790_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0151_0,
      O => N790_BXINV_35461
    );
  keyboard_imp_key_value_0_mux0000331 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_lock_key_code(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_key_value_0_mux0000331_35416
    );
  keyboard_imp_key_value_0_mux000033_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_0_mux000033_F5MUX_35418,
      O => keyboard_imp_key_value_0_mux000033
    );
  keyboard_imp_key_value_0_mux000033_F5MUX : X_MUX2
    port map (
      IA => keyboard_imp_key_value_0_mux0000332_35407,
      IB => keyboard_imp_key_value_0_mux0000331_35416,
      SEL => keyboard_imp_key_value_0_mux000033_BXINV_35409,
      O => keyboard_imp_key_value_0_mux000033_F5MUX_35418
    );
  keyboard_imp_key_value_0_mux000033_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_0_mux000033_BXINV_35409
    );
  keyboard_imp_key_value_0_mux0000332 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(4),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => keyboard_imp_lock_key_code(2),
      O => keyboard_imp_key_value_0_mux0000332_35407
    );
  VGA_romAddr_mux0054_7_752_SW0_F : X_LUT4
    generic map(
      INIT => X"1113"
    )
    port map (
      ADR0 => pc_from_if_tmp_3_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => pc_from_if_tmp_1_0,
      ADR3 => pc_from_if_tmp_2_0,
      O => N2081
    );
  VGA_romAddr_mux0054_8_425_SW0_F : X_LUT4
    generic map(
      INIT => X"BFBF"
    )
    port map (
      ADR0 => VGA_bt_and0143_15783,
      ADR1 => VGA_N114_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VCC,
      O => N1967
    );
  VGA_romAddr_mux0054_8_425_SW0_G : X_LUT4
    generic map(
      INIT => X"FF27"
    )
    port map (
      ADR0 => VGA_bt_and0004_0,
      ADR1 => VGA_romAddr_cmp_le0020_0,
      ADR2 => VGA_romAddr_cmp_le0021,
      ADR3 => VGA_bt_and0143_15783,
      O => N1968
    );
  N913_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N913_F5MUX_35493,
      O => N913
    );
  N913_F5MUX : X_MUX2
    port map (
      IA => N1967,
      IB => N1968,
      SEL => N913_BXINV_35486,
      O => N913_F5MUX_35493
    );
  N913_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0144_15781,
      O => N913_BXINV_35486
    );
  register_module_imp_N6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N6_F5MUX_35568,
      O => register_module_imp_N6
    );
  register_module_imp_N6_F5MUX : X_MUX2
    port map (
      IA => N1997,
      IB => N1998,
      SEL => register_module_imp_N6_BXINV_35561,
      O => register_module_imp_N6_F5MUX_35568
    );
  register_module_imp_N6_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(12),
      O => register_module_imp_N6_BXINV_35561
    );
  register_module_imp_registers_imp_read_data1_10_53_F : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(10),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => write_back_data_from_mem_tmp_10_0,
      O => N1983
    );
  register_module_imp_decoder_imp_read_reg_1_0_1_F : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_wb_src_cmp_eq0009_0,
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => IF_ID_regs_imp_instruction_out(13),
      ADR3 => register_module_imp_N26,
      O => N1997
    );
  VGA_romAddr_mux0054_7_752_SW0_G : X_LUT4
    generic map(
      INIT => X"1113"
    )
    port map (
      ADR0 => pc_from_if_tmp_7_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => pc_from_if_tmp_6_0,
      ADR3 => pc_from_if_tmp_5_0,
      O => N2082
    );
  register_module_imp_decoder_imp_read_reg_1_1_21_F : X_LUT4
    generic map(
      INIT => X"AA82"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => IF_ID_regs_imp_instruction_out(9),
      ADR3 => IF_ID_regs_imp_instruction_out(8),
      O => N1965
    );
  register_module_imp_registers_imp_read_data1_11_53_F : X_LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(11),
      ADR1 => write_back_data_from_mem_tmp(11),
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      O => N1643
    );
  register_module_imp_registers_imp_read_data1_11_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_11_53_F5MUX_35718,
      O => register_module_imp_registers_imp_read_data1_11_53
    );
  register_module_imp_registers_imp_read_data1_11_53_F5MUX : X_MUX2
    port map (
      IA => N1643,
      IB => N1644,
      SEL => register_module_imp_registers_imp_read_data1_11_53_BXINV_35711,
      O => register_module_imp_registers_imp_read_data1_11_53_F5MUX_35718
    );
  register_module_imp_registers_imp_read_data1_11_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_11_53_BXINV_35711
    );
  register_module_imp_controller_imp_operand1_src116_SW0_G : X_LUT4
    generic map(
      INIT => X"D5DD"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(13),
      ADR1 => IF_ID_regs_imp_instruction_out(11),
      ADR2 => N1733_0,
      ADR3 => IF_ID_regs_imp_instruction_out(3),
      O => N2102
    );
  register_module_imp_registers_imp_read_data1_11_53_G : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => write_back_data_from_alu_tmp_11_5_0,
      ADR3 => write_back_data_from_alu_tmp_11_26_17400,
      O => N1644
    );
  VGA_romAddr_mux0054_8_803_SW0_F : X_LUT4
    generic map(
      INIT => X"B1B1"
    )
    port map (
      ADR0 => VGA_bt_and0150,
      ADR1 => N1345,
      ADR2 => VGA_romAddr_cmp_le0037,
      ADR3 => VCC,
      O => N2051
    );
  VGA_romAddr_mux0054_8_803_SW0_G : X_LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      ADR0 => pc_from_if_tmp_13_0,
      ADR1 => pc_from_if_tmp_12_0,
      ADR2 => pc_from_if_tmp_14_0,
      ADR3 => pc_from_if_tmp_15_0,
      O => N2052
    );
  N1881_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1881_F5MUX_35593,
      O => N1881
    );
  N1881_F5MUX : X_MUX2
    port map (
      IA => N2051,
      IB => N2052,
      SEL => N1881_BXINV_35586,
      O => N1881_F5MUX_35593
    );
  N1881_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0149_0,
      O => N1881_BXINV_35586
    );
  register_module_imp_registers_imp_read_data1_12_53_G : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => write_back_data_from_alu_tmp_12_5_0,
      ADR3 => write_back_data_from_alu_tmp_12_26_17403,
      O => N1650
    );
  VGA_romAddr_mux0054_7_605_SW0_F : X_LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      ADR0 => VGA_N410,
      ADR1 => VGA_romAddr_cmp_le0029,
      ADR2 => VGA_N418,
      ADR3 => N1138,
      O => N2055
    );
  keyboard_imp_key_value_0_mux00001721 : X_LUT4
    generic map(
      INIT => X"FDF4"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(2),
      ADR2 => keyboard_imp_lock_key_code(0),
      ADR3 => keyboard_imp_lock_key_code(3),
      O => keyboard_imp_key_value_0_mux00001721_35441
    );
  keyboard_imp_key_value_0_mux0000172_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_0_mux0000172_F5MUX_35443,
      O => keyboard_imp_key_value_0_mux0000172
    );
  keyboard_imp_key_value_0_mux0000172_F5MUX : X_MUX2
    port map (
      IA => keyboard_imp_key_value_0_mux00001722_35434,
      IB => keyboard_imp_key_value_0_mux00001721_35441,
      SEL => keyboard_imp_key_value_0_mux0000172_BXINV_35436,
      O => keyboard_imp_key_value_0_mux0000172_F5MUX_35443
    );
  keyboard_imp_key_value_0_mux0000172_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_0_mux0000172_BXINV_35436
    );
  VGA_romAddr_mux0054_7_845_SW2_F : X_LUT4
    generic map(
      INIT => X"B0B0"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0033_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_romAddr_mux0054_7_860_0,
      ADR3 => VCC,
      O => N1527
    );
  VGA_romAddr_mux0054_7_845_SW2_G : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => VGA_N2101_0,
      ADR1 => VGA_romAddr_cmp_le0033_0,
      ADR2 => VGA_bt_and0149_0,
      ADR3 => VGA_romAddr_mux0054_7_860_0,
      O => N1528
    );
  N718_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N718_F5MUX_35518,
      O => N718
    );
  N718_F5MUX : X_MUX2
    port map (
      IA => N1527,
      IB => N1528,
      SEL => N718_BXINV_35511,
      O => N718_F5MUX_35518
    );
  N718_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N582_0,
      O => N718_BXINV_35511
    );
  register_module_imp_decoder_imp_read_reg_1_0_1_G : X_LUT4
    generic map(
      INIT => X"2800"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => IF_ID_regs_imp_instruction_out(13),
      ADR3 => IF_ID_regs_imp_instruction_out(11),
      O => N1998
    );
  VGA_romAddr_mux0054_8_840_SW0_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_romAddr_cmp_le0033_0,
      ADR2 => VGA_romAddr_cmp_le0005,
      ADR3 => VCC,
      O => N2058
    );
  N929_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N929_F5MUX_35618,
      O => N929
    );
  N929_F5MUX : X_MUX2
    port map (
      IA => N2057,
      IB => N2058,
      SEL => N929_BXINV_35610,
      O => N929_F5MUX_35618
    );
  N929_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(4),
      O => N929_BXINV_35610
    );
  VGA_romAddr_mux0054_8_840_SW0_F : X_LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      ADR0 => VGA_N400,
      ADR1 => VGA_romAddr_cmp_le0005,
      ADR2 => VGA_y(5),
      ADR3 => VGA_romAddr_cmp_le0034_0,
      O => N2057
    );
  VGA_romAddr_mux0054_9_1177_SW1_F : X_LUT4
    generic map(
      INIT => X"AAEF"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_bt_and0148_16012,
      ADR2 => VGA_N02_0,
      ADR3 => VGA_romAddr_mux0054_9_724_0,
      O => N1511
    );
  VGA_romAddr_mux0054_9_1177_SW1_G : X_LUT4
    generic map(
      INIT => X"AEAE"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_bt_and0148_16012,
      ADR2 => VGA_romAddr_mux0054_9_724_0,
      ADR3 => VCC,
      O => N1512
    );
  N632_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N632_F5MUX_35543,
      O => N632
    );
  N632_F5MUX : X_MUX2
    port map (
      IA => N1511,
      IB => N1512,
      SEL => N632_BXINV_35535,
      O => N632_F5MUX_35543
    );
  N632_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_817_16014,
      O => N632_BXINV_35535
    );
  keyboard_imp_key_value_0_mux00001722 : X_LUT4
    generic map(
      INIT => X"3232"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(2),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => VCC,
      O => keyboard_imp_key_value_0_mux00001722_35434
    );
  ram1_data_2_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_2_O,
      CTL => ram1_data_2_T,
      O => ram1_data(2)
    );
  ram1_data_2_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(2),
      O => ram1_data_2_INBUF
    );
  VGA_romAddr_mux0054_6_1841_SW0_G : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(13),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(14),
      ADR3 => VCC,
      O => N1628
    );
  ram1_addr_2_OBUF : X_OBUF
    port map (
      I => ram1_addr_2_O,
      O => ram1_addr(2)
    );
  ALU_imp_Sh7_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(10),
      ADR1 => ID_ALU_regs_imp_operand1_out(9),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1536
    );
  ram1_addr_3_OBUF : X_OBUF
    port map (
      I => ram1_addr_3_O,
      O => ram1_addr(3)
    );
  ALU_imp_Sh6_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(9),
      ADR1 => ID_ALU_regs_imp_operand1_out(8),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1534
    );
  ram1_data_5_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_5_O,
      CTL => ram1_data_5_T,
      O => ram1_data(5)
    );
  ram1_data_5_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(5),
      O => ram1_data_5_INBUF
    );
  oBlue_2_OBUF : X_OBUF
    port map (
      I => oBlue_2_O,
      O => oBlue(2)
    );
  ALU_imp_Sh5_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(0),
      ADR1 => ID_ALU_regs_imp_operand1_out(7),
      ADR2 => ID_ALU_regs_imp_operand1_out(8),
      ADR3 => VCC,
      O => N1516
    );
  keyboard_imp_key_value_3_mux00001371 : X_LUT4
    generic map(
      INIT => X"55D5"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(4),
      ADR2 => keyboard_imp_lock_key_code(0),
      ADR3 => keyboard_imp_lock_key_code(3),
      O => keyboard_imp_key_value_3_mux00001371_35030
    );
  ram1_addr_0_OBUF : X_OBUF
    port map (
      I => ram1_addr_0_O,
      O => ram1_addr(0)
    );
  ram1_addr_8_OBUF : X_OBUF
    port map (
      I => ram1_addr_8_O,
      O => ram1_addr(8)
    );
  ram1_data_1_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_1_O,
      CTL => ram1_data_1_T,
      O => ram1_data(1)
    );
  ram1_data_1_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(1),
      O => ram1_data_1_INBUF
    );
  ram1_addr_7_OBUF : X_OBUF
    port map (
      I => ram1_addr_7_O,
      O => ram1_addr(7)
    );
  ram1_addr_5_OBUF : X_OBUF
    port map (
      I => ram1_addr_5_O,
      O => ram1_addr(5)
    );
  ram1_data_3_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_3_O,
      CTL => ram1_data_3_T,
      O => ram1_data(3)
    );
  ram1_data_3_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(3),
      O => ram1_data_3_INBUF
    );
  ram1_addr_9_OBUF : X_OBUF
    port map (
      I => ram1_addr_9_O,
      O => ram1_addr(9)
    );
  ram1_data_0_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_0_O,
      CTL => ram1_data_0_T,
      O => ram1_data(0)
    );
  ram1_data_0_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(0),
      O => ram1_data_0_INBUF
    );
  ram1_addr_4_OBUF : X_OBUF
    port map (
      I => ram1_addr_4_O,
      O => ram1_addr(4)
    );
  clk_manual_BUFGP_IBUFG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual,
      O => clk_manual_INBUF
    );
  ram1_addr_6_OBUF : X_OBUF
    port map (
      I => ram1_addr_6_O,
      O => ram1_addr(6)
    );
  ram1_data_4_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_4_O,
      CTL => ram1_data_4_T,
      O => ram1_data(4)
    );
  ram1_data_4_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(4),
      O => ram1_data_4_INBUF
    );
  oBlue_1_OBUF : X_OBUF
    port map (
      I => oBlue_1_O,
      O => oBlue(1)
    );
  ram1_addr_1_OBUF : X_OBUF
    port map (
      I => ram1_addr_1_O,
      O => ram1_addr(1)
    );
  oBlue_0_OBUF : X_OBUF
    port map (
      I => oBlue_0_O,
      O => oBlue(0)
    );
  ram1_data_6_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_6_O,
      CTL => ram1_data_6_T,
      O => ram1_data(6)
    );
  ram1_data_6_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(6),
      O => ram1_data_6_INBUF
    );
  ram1_data_7_IOBUF_OBUFT : X_OBUFT
    port map (
      I => ram1_data_7_O,
      CTL => ram1_data_7_T,
      O => ram1_data(7)
    );
  ram1_data_7_IOBUF_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data(7),
      O => ram1_data_7_INBUF
    );
  VGA_romAddr_mux0054_3_837_SW1_G : X_LUT4
    generic map(
      INIT => X"AEAE"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => VGA_romAddr_mux0054_3_499_17297,
      ADR3 => VCC,
      O => N1616
    );
  ID_ALU_regs_imp_operand1_out_mux0001_3_1_F : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_12_53,
      ADR2 => register_module_imp_registers_imp_read_data1_12_17_0,
      ADR3 => N1445,
      O => N1669
    );
  ID_ALU_regs_imp_operand1_out_mux0001_3_1_G : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_12_17_17443,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data2_12_53_0,
      ADR3 => register_module_imp_registers_imp_read_data2_12_4_17445,
      O => N1670
    );
  ID_ALU_regs_imp_operand1_out_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_12_F5MUX_36317,
      O => ID_ALU_regs_imp_operand1_out_12_DXMUX_36319
    );
  ID_ALU_regs_imp_operand1_out_12_F5MUX : X_MUX2
    port map (
      IA => N1669,
      IB => N1670,
      SEL => ID_ALU_regs_imp_operand1_out_12_BXINV_36310,
      O => ID_ALU_regs_imp_operand1_out_12_F5MUX_36317
    );
  ID_ALU_regs_imp_operand1_out_12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_operand1_src_tmp,
      O => ID_ALU_regs_imp_operand1_out_12_BXINV_36310
    );
  ID_ALU_regs_imp_operand1_out_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_12_CLKINV_36302
    );
  ID_ALU_regs_imp_operand1_out_15_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_15_FFX_RST
    );
  ID_ALU_regs_imp_operand1_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_15_DXMUX_36211,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_15_CLKINV_36194,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_15_FFX_RST,
      O => ID_ALU_regs_imp_operand1_out(15)
    );
  ID_ALU_regs_imp_operand1_out_mux0001_0_1_G : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_15_17_17428,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data2_15_53_0,
      ADR3 => register_module_imp_registers_imp_read_data2_15_4_0,
      O => N1634
    );
  ID_ALU_regs_imp_operand1_out_mux0001_0_1_F : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_15_53,
      ADR2 => register_module_imp_registers_imp_read_data1_15_17_17431,
      ADR3 => N1332,
      O => N1633
    );
  ID_ALU_regs_imp_operand1_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_15_F5MUX_36209,
      O => ID_ALU_regs_imp_operand1_out_15_DXMUX_36211
    );
  ID_ALU_regs_imp_operand1_out_15_F5MUX : X_MUX2
    port map (
      IA => N1633,
      IB => N1634,
      SEL => ID_ALU_regs_imp_operand1_out_15_BXINV_36202,
      O => ID_ALU_regs_imp_operand1_out_15_F5MUX_36209
    );
  ID_ALU_regs_imp_operand1_out_15_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_operand1_src_tmp,
      O => ID_ALU_regs_imp_operand1_out_15_BXINV_36202
    );
  ID_ALU_regs_imp_operand1_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_15_CLKINV_36194
    );
  VGA_romAddr_mux0054_3_645_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_645_F5MUX_36460,
      O => VGA_romAddr_mux0054_3_645
    );
  VGA_romAddr_mux0054_3_645_F5MUX : X_MUX2
    port map (
      IA => N2017,
      IB => N2018,
      SEL => VGA_romAddr_mux0054_3_645_BXINV_36452,
      O => VGA_romAddr_mux0054_3_645_F5MUX_36460
    );
  VGA_romAddr_mux0054_3_645_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_3_645_BXINV_36452
    );
  VGA_romAddr_mux0054_3_912_F : X_LUT4
    generic map(
      INIT => X"0504"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0004_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0003,
      O => N2003
    );
  VGA_romAddr_mux0054_3_912_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_912_F5MUX_36485,
      O => VGA_romAddr_mux0054_3_912
    );
  VGA_romAddr_mux0054_3_912_F5MUX : X_MUX2
    port map (
      IA => N2003,
      IB => N2004,
      SEL => VGA_romAddr_mux0054_3_912_BXINV_36477,
      O => VGA_romAddr_mux0054_3_912_F5MUX_36485
    );
  VGA_romAddr_mux0054_3_912_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0001,
      O => VGA_romAddr_mux0054_3_912_BXINV_36477
    );
  VGA_romAddr_mux0054_4_444_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_444_F5MUX_36510,
      O => VGA_romAddr_mux0054_4_444
    );
  VGA_romAddr_mux0054_4_444_F5MUX : X_MUX2
    port map (
      IA => N1995,
      IB => N1996,
      SEL => VGA_romAddr_mux0054_4_444_BXINV_36502,
      O => VGA_romAddr_mux0054_4_444_F5MUX_36510
    );
  VGA_romAddr_mux0054_4_444_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_4_444_BXINV_36502
    );
  VGA_romAddr_mux0054_3_696_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_696_F5MUX_36535,
      O => VGA_romAddr_mux0054_3_696
    );
  VGA_romAddr_mux0054_3_696_F5MUX : X_MUX2
    port map (
      IA => N2125,
      IB => N2126,
      SEL => VGA_romAddr_mux0054_3_696_BXINV_36527,
      O => VGA_romAddr_mux0054_3_696_F5MUX_36535
    );
  VGA_romAddr_mux0054_3_696_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_3_696_BXINV_36527
    );
  VGA_romAddr_mux0054_3_696_F : X_LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(0),
      ADR1 => VGA_romAddr_cmp_le0028_0,
      ADR2 => VGA_bt_and0004_0,
      ADR3 => VGA_bt_and0145,
      O => N2125
    );
  VGA_romAddr_mux0054_4_714_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_714_F5MUX_36560,
      O => VGA_romAddr_mux0054_4_714
    );
  VGA_romAddr_mux0054_4_714_F5MUX : X_MUX2
    port map (
      IA => N2021,
      IB => N2022,
      SEL => VGA_romAddr_mux0054_4_714_BXINV_36553,
      O => VGA_romAddr_mux0054_4_714_F5MUX_36560
    );
  VGA_romAddr_mux0054_4_714_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_4_714_BXINV_36553
    );
  N1140_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1140_F5MUX_36385,
      O => N1140
    );
  N1140_F5MUX : X_MUX2
    port map (
      IA => N1601,
      IB => N1602,
      SEL => N1140_BXINV_36378,
      O => N1140_F5MUX_36385
    );
  N1140_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_52_48010,
      O => N1140_BXINV_36378
    );
  VGA_romAddr_mux0054_4_714_F : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_681_0,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_y(4),
      ADR3 => VGA_N278,
      O => N2021
    );
  VGA_bt_mux0000_1_253_SW0_F : X_LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_bt_mux0000_1_5_17455,
      ADR2 => VGA_bt_or0000,
      ADR3 => VGA_romData_mux0000,
      O => N1601
    );
  ID_ALU_regs_imp_operand1_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_12_DXMUX_36319,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_12_CLKINV_36302,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_12_FFX_RSTAND_36324,
      O => ID_ALU_regs_imp_operand1_out(12)
    );
  ID_ALU_regs_imp_operand1_out_12_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_12_FFX_RSTAND_36324
    );
  ID_ALU_regs_imp_operand1_out_mux0001_4_1_F : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_11_53,
      ADR2 => register_module_imp_registers_imp_read_data1_11_17_0,
      ADR3 => N1443,
      O => N1667
    );
  ID_ALU_regs_imp_operand1_out_11_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_11_FFX_RST
    );
  ID_ALU_regs_imp_operand1_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_11_DXMUX_36355,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_11_CLKINV_36338,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_11_FFX_RST,
      O => ID_ALU_regs_imp_operand1_out(11)
    );
  ID_ALU_regs_imp_operand1_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_11_F5MUX_36353,
      O => ID_ALU_regs_imp_operand1_out_11_DXMUX_36355
    );
  ID_ALU_regs_imp_operand1_out_11_F5MUX : X_MUX2
    port map (
      IA => N1667,
      IB => N1668,
      SEL => ID_ALU_regs_imp_operand1_out_11_BXINV_36346,
      O => ID_ALU_regs_imp_operand1_out_11_F5MUX_36353
    );
  ID_ALU_regs_imp_operand1_out_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_operand1_src_tmp,
      O => ID_ALU_regs_imp_operand1_out_11_BXINV_36346
    );
  ID_ALU_regs_imp_operand1_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_11_CLKINV_36338
    );
  VGA_romAddr_mux0054_3_710_F : X_LUT4
    generic map(
      INIT => X"840C"
    )
    port map (
      ADR0 => N347,
      ADR1 => VGA_bt_and01451_0,
      ADR2 => VGA_romAddr_cmp_le0029,
      ADR3 => rst_IBUF_15674,
      O => N2069
    );
  VGA_romAddr_mux0054_3_710_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_710_F5MUX_36435,
      O => VGA_romAddr_mux0054_3_710
    );
  VGA_romAddr_mux0054_3_710_F5MUX : X_MUX2
    port map (
      IA => N2069,
      IB => N2070,
      SEL => VGA_romAddr_mux0054_3_710_BXINV_36427,
      O => VGA_romAddr_mux0054_3_710_F5MUX_36435
    );
  VGA_romAddr_mux0054_3_710_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and01441_0,
      O => VGA_romAddr_mux0054_3_710_BXINV_36427
    );
  VGA_romAddr_mux0054_3_541_F : X_LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0018_0,
      ADR1 => register_module_imp_registers_imp_regs_2_4_15812,
      ADR2 => VGA_N400,
      ADR3 => VGA_y(5),
      O => N2045
    );
  VGA_romAddr_mux0054_3_541_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_541_F5MUX_36410,
      O => VGA_romAddr_mux0054_3_541
    );
  VGA_romAddr_mux0054_3_541_F5MUX : X_MUX2
    port map (
      IA => N2045,
      IB => N2046,
      SEL => VGA_romAddr_mux0054_3_541_BXINV_36402,
      O => VGA_romAddr_mux0054_3_541_F5MUX_36410
    );
  VGA_romAddr_mux0054_3_541_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(4),
      O => VGA_romAddr_mux0054_3_541_BXINV_36402
    );
  ID_ALU_regs_imp_operand1_out_mux0001_1_1_G : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_14_17_17433,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data2_14_53_0,
      ADR3 => register_module_imp_registers_imp_read_data2_14_4_17435,
      O => N1632
    );
  ID_ALU_regs_imp_operand1_out_mux0001_1_1_F : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_14_53,
      ADR2 => register_module_imp_registers_imp_read_data1_14_17_17436,
      ADR3 => N1330,
      O => N1631
    );
  ID_ALU_regs_imp_operand1_out_14_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_14_FFX_RST
    );
  ID_ALU_regs_imp_operand1_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_14_DXMUX_36247,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_14_CLKINV_36230,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_14_FFX_RST,
      O => ID_ALU_regs_imp_operand1_out(14)
    );
  ID_ALU_regs_imp_operand1_out_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_14_F5MUX_36245,
      O => ID_ALU_regs_imp_operand1_out_14_DXMUX_36247
    );
  ID_ALU_regs_imp_operand1_out_14_F5MUX : X_MUX2
    port map (
      IA => N1631,
      IB => N1632,
      SEL => ID_ALU_regs_imp_operand1_out_14_BXINV_36238,
      O => ID_ALU_regs_imp_operand1_out_14_F5MUX_36245
    );
  ID_ALU_regs_imp_operand1_out_14_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_operand1_src_tmp,
      O => ID_ALU_regs_imp_operand1_out_14_BXINV_36238
    );
  ID_ALU_regs_imp_operand1_out_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_14_CLKINV_36230
    );
  ID_ALU_regs_imp_operand1_out_mux0001_2_1_F : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_13_53,
      ADR2 => register_module_imp_registers_imp_read_data1_13_17_17441,
      ADR3 => N1328,
      O => N1629
    );
  ID_ALU_regs_imp_operand1_out_mux0001_2_1_G : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_13_17_17438,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data2_13_53_0,
      ADR3 => register_module_imp_registers_imp_read_data2_13_4_17440,
      O => N1630
    );
  ID_ALU_regs_imp_operand1_out_13_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_13_FFX_RST
    );
  ID_ALU_regs_imp_operand1_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_13_DXMUX_36283,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_13_CLKINV_36266,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_13_FFX_RST,
      O => ID_ALU_regs_imp_operand1_out(13)
    );
  ID_ALU_regs_imp_operand1_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_13_F5MUX_36281,
      O => ID_ALU_regs_imp_operand1_out_13_DXMUX_36283
    );
  ID_ALU_regs_imp_operand1_out_13_F5MUX : X_MUX2
    port map (
      IA => N1629,
      IB => N1630,
      SEL => ID_ALU_regs_imp_operand1_out_13_BXINV_36274,
      O => ID_ALU_regs_imp_operand1_out_13_F5MUX_36281
    );
  ID_ALU_regs_imp_operand1_out_13_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_operand1_src_tmp,
      O => ID_ALU_regs_imp_operand1_out_13_BXINV_36274
    );
  ID_ALU_regs_imp_operand1_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_13_CLKINV_36266
    );
  ID_ALU_regs_imp_operand1_out_mux0001_4_1_G : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_11_17_17448,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data2_11_53_0,
      ADR3 => register_module_imp_registers_imp_read_data2_11_4_17450,
      O => N1668
    );
  VGA_romAddr_mux0054_3_645_F : X_LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0027_0,
      ADR1 => register_module_imp_registers_imp_regs_3_0_15903,
      ADR2 => VGA_bt_and0003,
      ADR3 => VGA_bt_and0145,
      O => N2017
    );
  VGA_romAddr_mux0054_4_444_F : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_421_0,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VCC,
      O => N1995
    );
  VGA_bt_mux0000_1_253_SW0_G : X_LUT4
    generic map(
      INIT => X"FF45"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_bt_mux0000_1_5_17455,
      ADR2 => VGA_bt_and0141_0,
      ADR3 => VGA_bt_mux0000_1_2_0,
      O => N1602
    );
  VGA_romAddr_mux0054_7_493_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_493_F5MUX_36810,
      O => VGA_romAddr_mux0054_7_493
    );
  VGA_romAddr_mux0054_7_493_F5MUX : X_MUX2
    port map (
      IA => N2109,
      IB => N2110,
      SEL => VGA_romAddr_mux0054_7_493_BXINV_36802,
      O => VGA_romAddr_mux0054_7_493_F5MUX_36810
    );
  VGA_romAddr_mux0054_7_493_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0142_0,
      O => VGA_romAddr_mux0054_7_493_BXINV_36802
    );
  VGA_romAddr_mux0054_5_789_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_789_F5MUX_36735,
      O => VGA_romAddr_mux0054_5_789
    );
  VGA_romAddr_mux0054_5_789_F5MUX : X_MUX2
    port map (
      IA => N2035,
      IB => N2036,
      SEL => VGA_romAddr_mux0054_5_789_BXINV_36728,
      O => VGA_romAddr_mux0054_5_789_F5MUX_36735
    );
  VGA_romAddr_mux0054_5_789_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_5_789_BXINV_36728
    );
  VGA_romAddr_mux0054_7_813_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_813_F5MUX_36835,
      O => VGA_romAddr_mux0054_7_813
    );
  VGA_romAddr_mux0054_7_813_F5MUX : X_MUX2
    port map (
      IA => N2005,
      IB => N2006,
      SEL => VGA_romAddr_mux0054_7_813_BXINVNOT,
      O => VGA_romAddr_mux0054_7_813_F5MUX_36835
    );
  VGA_romAddr_mux0054_7_813_BXINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_1016_SW2,
      O => VGA_romAddr_mux0054_7_813_BXINVNOT
    );
  VGA_romAddr_mux0054_4_714_G : X_LUT4
    generic map(
      INIT => X"4051"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_y(4),
      ADR2 => VGA_romAddr_mux0054_4_664_0,
      ADR3 => N1771_0,
      O => N2022
    );
  VGA_romAddr_mux0054_8_263_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_263_F5MUX_36860,
      O => VGA_romAddr_mux0054_8_263
    );
  VGA_romAddr_mux0054_8_263_F5MUX : X_MUX2
    port map (
      IA => N2067,
      IB => N2068,
      SEL => VGA_romAddr_mux0054_8_263_BXINV_36853,
      O => VGA_romAddr_mux0054_8_263_F5MUX_36860
    );
  VGA_romAddr_mux0054_8_263_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(4),
      O => VGA_romAddr_mux0054_8_263_BXINV_36853
    );
  VGA_romAddr_mux0054_6_374_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_374_F5MUX_36660,
      O => VGA_romAddr_mux0054_6_374
    );
  VGA_romAddr_mux0054_6_374_F5MUX : X_MUX2
    port map (
      IA => N2053,
      IB => N2054,
      SEL => VGA_romAddr_mux0054_6_374_BXINV_36652,
      O => VGA_romAddr_mux0054_6_374_F5MUX_36660
    );
  VGA_romAddr_mux0054_6_374_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0002_0,
      O => VGA_romAddr_mux0054_6_374_BXINV_36652
    );
  VGA_romAddr_mux0054_7_904_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_904_F5MUX_36885,
      O => VGA_romAddr_mux0054_7_904
    );
  VGA_romAddr_mux0054_7_904_F5MUX : X_MUX2
    port map (
      IA => N2047,
      IB => N2048,
      SEL => VGA_romAddr_mux0054_7_904_BXINV_36878,
      O => VGA_romAddr_mux0054_7_904_F5MUX_36885
    );
  VGA_romAddr_mux0054_7_904_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0002_0,
      O => VGA_romAddr_mux0054_7_904_BXINV_36878
    );
  VGA_romAddr_mux0054_6_288_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_288_F5MUX_36685,
      O => VGA_romAddr_mux0054_6_288
    );
  VGA_romAddr_mux0054_6_288_F5MUX : X_MUX2
    port map (
      IA => N2091,
      IB => N2092,
      SEL => VGA_romAddr_mux0054_6_288_BXINV_36677,
      O => VGA_romAddr_mux0054_6_288_F5MUX_36685
    );
  VGA_romAddr_mux0054_6_288_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0003,
      O => VGA_romAddr_mux0054_6_288_BXINV_36677
    );
  VGA_romAddr_mux0054_7_381_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_381_F5MUX_36785,
      O => VGA_romAddr_mux0054_7_381
    );
  VGA_romAddr_mux0054_7_381_F5MUX : X_MUX2
    port map (
      IA => N1655,
      IB => N1656,
      SEL => VGA_romAddr_mux0054_7_381_BXINV_36777,
      O => VGA_romAddr_mux0054_7_381_F5MUX_36785
    );
  VGA_romAddr_mux0054_7_381_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0003,
      O => VGA_romAddr_mux0054_7_381_BXINV_36777
    );
  VGA_romAddr_mux0054_5_613_F : X_LUT4
    generic map(
      INIT => X"8882"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => IF_ID_regs_imp_instruction_out(2),
      ADR2 => VGA_romAddr_cmp_le0028_0,
      ADR3 => VGA_N1671_0,
      O => N2033
    );
  VGA_romAddr_mux0054_5_613_G : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(6),
      ADR1 => IF_ID_regs_imp_instruction_out(5),
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => IF_ID_regs_imp_instruction_out(7),
      O => N2034
    );
  VGA_romAddr_mux0054_5_613_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_613_F5MUX_36635,
      O => VGA_romAddr_mux0054_5_613
    );
  VGA_romAddr_mux0054_5_613_F5MUX : X_MUX2
    port map (
      IA => N2033,
      IB => N2034,
      SEL => VGA_romAddr_mux0054_5_613_BXINV_36628,
      O => VGA_romAddr_mux0054_5_613_F5MUX_36635
    );
  VGA_romAddr_mux0054_5_613_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_5_613_BXINV_36628
    );
  VGA_romAddr_mux0054_6_561_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_561_F5MUX_36710,
      O => VGA_romAddr_mux0054_6_561
    );
  VGA_romAddr_mux0054_6_561_F5MUX : X_MUX2
    port map (
      IA => N2073,
      IB => N2074,
      SEL => VGA_romAddr_mux0054_6_561_BXINV_36703,
      O => VGA_romAddr_mux0054_6_561_F5MUX_36710
    );
  VGA_romAddr_mux0054_6_561_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_6_561_BXINV_36703
    );
  VGA_romAddr_mux0054_6_754_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_754_F5MUX_36760,
      O => VGA_romAddr_mux0054_6_754
    );
  VGA_romAddr_mux0054_6_754_F5MUX : X_MUX2
    port map (
      IA => N2093,
      IB => N2094,
      SEL => VGA_romAddr_mux0054_6_754_BXINV_36752,
      O => VGA_romAddr_mux0054_6_754_F5MUX_36760
    );
  VGA_romAddr_mux0054_6_754_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_6_754_BXINV_36752
    );
  VGA_romAddr_mux0054_6_374_F : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => register_module_imp_registers_imp_regs_3_10_15761,
      ADR2 => register_module_imp_registers_imp_regs_3_11_15764,
      ADR3 => register_module_imp_registers_imp_regs_3_9_15763,
      O => N2053
    );
  VGA_romAddr_mux0054_6_100_F : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_71_0,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_N412_0,
      ADR3 => VGA_bt_and0147,
      O => N2043
    );
  VGA_romAddr_mux0054_6_100_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_100_F5MUX_36585,
      O => VGA_romAddr_mux0054_6_100
    );
  VGA_romAddr_mux0054_6_100_F5MUX : X_MUX2
    port map (
      IA => N2043,
      IB => N2044,
      SEL => VGA_romAddr_mux0054_6_100_BXINV_36578,
      O => VGA_romAddr_mux0054_6_100_F5MUX_36585
    );
  VGA_romAddr_mux0054_6_100_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0141_0,
      O => VGA_romAddr_mux0054_6_100_BXINV_36578
    );
  VGA_romAddr_mux0054_8_364_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_364_F5MUX_36910,
      O => VGA_romAddr_mux0054_8_364
    );
  VGA_romAddr_mux0054_8_364_F5MUX : X_MUX2
    port map (
      IA => N2107,
      IB => N2108,
      SEL => VGA_romAddr_mux0054_8_364_BXINV_36903,
      O => VGA_romAddr_mux0054_8_364_F5MUX_36910
    );
  VGA_romAddr_mux0054_8_364_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0142_0,
      O => VGA_romAddr_mux0054_8_364_BXINV_36903
    );
  VGA_romAddr_mux0054_5_417_F : X_LUT4
    generic map(
      INIT => X"8882"
    )
    port map (
      ADR0 => VGA_bt_and0004_0,
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => VGA_romAddr_cmp_le0004_0,
      ADR3 => VGA_N1731_0,
      O => N2037
    );
  VGA_romAddr_mux0054_5_417_G : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_14_15768,
      ADR1 => register_module_imp_registers_imp_regs_3_12_15770,
      ADR2 => register_module_imp_registers_imp_regs_3_13_15769,
      ADR3 => register_module_imp_registers_imp_regs_3_15_15767,
      O => N2038
    );
  VGA_romAddr_mux0054_5_417_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_417_F5MUX_36610,
      O => VGA_romAddr_mux0054_5_417
    );
  VGA_romAddr_mux0054_5_417_F5MUX : X_MUX2
    port map (
      IA => N2037,
      IB => N2038,
      SEL => VGA_romAddr_mux0054_5_417_BXINV_36603,
      O => VGA_romAddr_mux0054_5_417_F5MUX_36610
    );
  VGA_romAddr_mux0054_5_417_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0003,
      O => VGA_romAddr_mux0054_5_417_BXINV_36603
    );
  VGA_romAddr_mux0054_6_288_F : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => VGA_bt_and0004_0,
      ADR3 => IF_ID_regs_imp_instruction_out(14),
      O => N2091
    );
  VGA_romAddr_mux0054_9_977_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_977_F5MUX_37160,
      O => VGA_romAddr_mux0054_9_977
    );
  VGA_romAddr_mux0054_9_977_F5MUX : X_MUX2
    port map (
      IA => N2087,
      IB => N2088,
      SEL => VGA_romAddr_mux0054_9_977_BXINV_37152,
      O => VGA_romAddr_mux0054_9_977_F5MUX_37160
    );
  VGA_romAddr_mux0054_9_977_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_9_977_BXINV_37152
    );
  VGA_bt_mux0000_1_22_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_22_F5MUX_37210,
      O => VGA_bt_mux0000_1_22
    );
  VGA_bt_mux0000_1_22_F5MUX : X_MUX2
    port map (
      IA => N2083,
      IB => N2084,
      SEL => VGA_bt_mux0000_1_22_BXINVNOT,
      O => VGA_bt_mux0000_1_22_F5MUX_37210
    );
  VGA_bt_mux0000_1_22_BXINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_1016_SW2,
      O => VGA_bt_mux0000_1_22_BXINVNOT
    );
  VGA_romAddr_mux0054_8_713_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_713_F5MUX_36960,
      O => VGA_romAddr_mux0054_8_713
    );
  VGA_romAddr_mux0054_8_713_F5MUX : X_MUX2
    port map (
      IA => N2011,
      IB => N2012,
      SEL => VGA_romAddr_mux0054_8_713_BXINV_36952,
      O => VGA_romAddr_mux0054_8_713_F5MUX_36960
    );
  VGA_romAddr_mux0054_8_713_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(4),
      O => VGA_romAddr_mux0054_8_713_BXINV_36952
    );
  VGA_romAddr_mux0054_9_244_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_244_F5MUX_36985,
      O => VGA_romAddr_mux0054_9_244
    );
  VGA_romAddr_mux0054_9_244_F5MUX : X_MUX2
    port map (
      IA => N2089,
      IB => N2090,
      SEL => VGA_romAddr_mux0054_9_244_BXINV_36977,
      O => VGA_romAddr_mux0054_9_244_F5MUX_36985
    );
  VGA_romAddr_mux0054_9_244_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0142_0,
      O => VGA_romAddr_mux0054_9_244_BXINV_36977
    );
  VGA_romAddr_mux0054_9_569_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_569_F5MUX_37035,
      O => VGA_romAddr_mux0054_9_569
    );
  VGA_romAddr_mux0054_9_569_F5MUX : X_MUX2
    port map (
      IA => N2099,
      IB => N2100,
      SEL => VGA_romAddr_mux0054_9_569_BXINV_37028,
      O => VGA_romAddr_mux0054_9_569_F5MUX_37035
    );
  VGA_romAddr_mux0054_9_569_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(4),
      O => VGA_romAddr_mux0054_9_569_BXINV_37028
    );
  N1451_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1451_F5MUX_37235,
      O => N1451
    );
  N1451_F5MUX : X_MUX2
    port map (
      IA => N1999,
      IB => N2000,
      SEL => N1451_BXINV_37228,
      O => N1451_F5MUX_37235
    );
  N1451_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(13),
      O => N1451_BXINV_37228
    );
  VGA_romAddr_mux0054_9_598_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_598_F5MUX_37060,
      O => VGA_romAddr_mux0054_9_598
    );
  VGA_romAddr_mux0054_9_598_F5MUX : X_MUX2
    port map (
      IA => N2095,
      IB => N2096,
      SEL => VGA_romAddr_mux0054_9_598_BXINV_37052,
      O => VGA_romAddr_mux0054_9_598_F5MUX_37060
    );
  VGA_romAddr_mux0054_9_598_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0002_0,
      O => VGA_romAddr_mux0054_9_598_BXINV_37052
    );
  VGA_romAddr_mux0054_9_429_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_429_F5MUX_37010,
      O => VGA_romAddr_mux0054_9_429
    );
  VGA_romAddr_mux0054_9_429_F5MUX : X_MUX2
    port map (
      IA => N2103,
      IB => N2104,
      SEL => VGA_romAddr_mux0054_9_429_BXINV_37003,
      O => VGA_romAddr_mux0054_9_429_F5MUX_37010
    );
  VGA_romAddr_mux0054_9_429_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0004_0,
      O => VGA_romAddr_mux0054_9_429_BXINV_37003
    );
  N939_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N939_F5MUX_37260,
      O => N939
    );
  N939_F5MUX : X_MUX2
    port map (
      IA => N1959,
      IB => N1960,
      SEL => N939_BXINV_37252,
      O => N939_F5MUX_37260
    );
  N939_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => N939_BXINV_37252
    );
  VGA_romAddr_mux0054_9_876_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_876_F5MUX_37135,
      O => VGA_romAddr_mux0054_9_876
    );
  VGA_romAddr_mux0054_9_876_F5MUX : X_MUX2
    port map (
      IA => N2039,
      IB => N2040,
      SEL => VGA_romAddr_mux0054_9_876_BXINV_37128,
      O => VGA_romAddr_mux0054_9_876_F5MUX_37135
    );
  VGA_romAddr_mux0054_9_876_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0151_0,
      O => VGA_romAddr_mux0054_9_876_BXINV_37128
    );
  VGA_romAddr_mux0054_9_774_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_774_F5MUX_37085,
      O => VGA_romAddr_mux0054_9_774
    );
  VGA_romAddr_mux0054_9_774_F5MUX : X_MUX2
    port map (
      IA => N2041,
      IB => N2042,
      SEL => VGA_romAddr_mux0054_9_774_BXINV_37078,
      O => VGA_romAddr_mux0054_9_774_F5MUX_37085
    );
  VGA_romAddr_mux0054_9_774_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0151_0,
      O => VGA_romAddr_mux0054_9_774_BXINV_37078
    );
  N1293_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1293_F5MUX_37185,
      O => N1293
    );
  N1293_F5MUX : X_MUX2
    port map (
      IA => N1623,
      IB => N1624,
      SEL => N1293_BXINV_37178,
      O => N1293_F5MUX_37185
    );
  N1293_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000(0),
      O => N1293_BXINV_37178
    );
  VGA_romAddr_mux0054_9_849_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_849_F5MUX_37110,
      O => VGA_romAddr_mux0054_9_849
    );
  VGA_romAddr_mux0054_9_849_F5MUX : X_MUX2
    port map (
      IA => N2111,
      IB => N2112,
      SEL => VGA_romAddr_mux0054_9_849_BXINV_37103,
      O => VGA_romAddr_mux0054_9_849_F5MUX_37110
    );
  VGA_romAddr_mux0054_9_849_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0149_0,
      O => VGA_romAddr_mux0054_9_849_BXINV_37103
    );
  VGA_romAddr_mux0054_9_401_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_401_F5MUX_36935,
      O => VGA_romAddr_mux0054_9_401
    );
  VGA_romAddr_mux0054_9_401_F5MUX : X_MUX2
    port map (
      IA => N2049,
      IB => N2050,
      SEL => VGA_romAddr_mux0054_9_401_BXINV_36928,
      O => VGA_romAddr_mux0054_9_401_F5MUX_36935
    );
  VGA_romAddr_mux0054_9_401_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_9_401_BXINV_36928
    );
  N396_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N396_F5MUX_37285,
      O => N396
    );
  N396_F5MUX : X_MUX2
    port map (
      IA => N2019,
      IB => N2020,
      SEL => N396_BXINV_37278,
      O => N396_F5MUX_37285
    );
  N396_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(2),
      O => N396_BXINV_37278
    );
  ALU_imp_N5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N5_F5MUX_37310,
      O => ALU_imp_N5
    );
  ALU_imp_N5_F5MUX : X_MUX2
    port map (
      IA => N1529,
      IB => N1530,
      SEL => ALU_imp_N5_BXINV_37302,
      O => ALU_imp_N5_F5MUX_37310
    );
  ALU_imp_N5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(2),
      O => ALU_imp_N5_BXINV_37302
    );
  N1041_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1041_F5MUX_37385,
      O => N1041
    );
  N1041_F5MUX : X_MUX2
    port map (
      IA => N1563,
      IB => N1564,
      SEL => N1041_BXINV_37378,
      O => N1041_F5MUX_37385
    );
  N1041_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N750,
      O => N1041_BXINV_37378
    );
  N1056_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1056_F5MUX_37535,
      O => N1056
    );
  N1056_F5MUX : X_MUX2
    port map (
      IA => N1573,
      IB => N1574,
      SEL => N1056_BXINV_37528,
      O => N1056_F5MUX_37535
    );
  N1056_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N754,
      O => N1056_BXINV_37528
    );
  keyboard_imp_keyboard_drv_obj_N01_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_N01_F5MUX_37335,
      O => keyboard_imp_keyboard_drv_obj_N01
    );
  keyboard_imp_keyboard_drv_obj_N01_F5MUX : X_MUX2
    port map (
      IA => N1961,
      IB => N1962,
      SEL => keyboard_imp_keyboard_drv_obj_N01_BXINV_37328,
      O => keyboard_imp_keyboard_drv_obj_N01_F5MUX_37335
    );
  keyboard_imp_keyboard_drv_obj_N01_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_16036,
      O => keyboard_imp_keyboard_drv_obj_N01_BXINV_37328
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_4_f57_F5MUX_37510,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f57
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f57_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_67_37500,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_515_37508,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_4_f57_BXINV_37502,
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f57_F5MUX_37510
    );
  register_module_imp_registers_imp_Mmux_varindex0001_4_f57_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_4_f57_BXINV_37502
    );
  N1047_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1047_F5MUX_37585,
      O => N1047
    );
  N1047_F5MUX : X_MUX2
    port map (
      IA => N1567,
      IB => N1568,
      SEL => N1047_BXINV_37578,
      O => N1047_F5MUX_37585
    );
  N1047_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N756,
      O => N1047_BXINV_37578
    );
  register_module_imp_decoder_imp_write_back_reg_1_149_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_write_back_reg_1_149_F5MUX_37460,
      O => register_module_imp_decoder_imp_write_back_reg_1_149
    );
  register_module_imp_decoder_imp_write_back_reg_1_149_F5MUX : X_MUX2
    port map (
      IA => N2013,
      IB => N2014,
      SEL => register_module_imp_decoder_imp_write_back_reg_1_149_BXINV_37453,
      O => register_module_imp_decoder_imp_write_back_reg_1_149_F5MUX_37460
    );
  register_module_imp_decoder_imp_write_back_reg_1_149_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(14),
      O => register_module_imp_decoder_imp_write_back_reg_1_149_BXINV_37453
    );
  N1741_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1741_F5MUX_37610,
      O => N1741
    );
  N1741_F5MUX : X_MUX2
    port map (
      IA => keyboard_imp_key_value_5_mux0000168_SW0,
      IB => N1741_F,
      SEL => N1741_BXINV_37599,
      O => N1741_F5MUX_37610
    );
  N1741_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code(7),
      O => N1741_BXINV_37599
    );
  N754_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N754_F5MUX_37560,
      O => N754
    );
  N754_F5MUX : X_MUX2
    port map (
      IA => N1639,
      IB => N1640,
      SEL => N754_BXINV_37553,
      O => N754_F5MUX_37560
    );
  N754_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      O => N754_BXINV_37553
    );
  register_module_imp_registers_imp_Mmux_varindex0001_3_f57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_Mmux_varindex0001_3_f57_F5MUX_37485,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f57
    );
  register_module_imp_registers_imp_Mmux_varindex0001_3_f57_F5MUX : X_MUX2
    port map (
      IA => register_module_imp_registers_imp_Mmux_varindex0001_514_37475,
      IB => register_module_imp_registers_imp_Mmux_varindex0001_47_37483,
      SEL => register_module_imp_registers_imp_Mmux_varindex0001_3_f57_BXINV_37477,
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f57_F5MUX_37485
    );
  register_module_imp_registers_imp_Mmux_varindex0001_3_f57_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_Mmux_varindex0001_3_f57_BXINV_37477
    );
  ALU_imp_N4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N4_F5MUX_37360,
      O => ALU_imp_N4
    );
  ALU_imp_N4_F5MUX : X_MUX2
    port map (
      IA => N1557,
      IB => N1558,
      SEL => ALU_imp_N4_BXINV_37352,
      O => ALU_imp_N4_F5MUX_37360
    );
  ALU_imp_N4_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(2),
      O => ALU_imp_N4_BXINV_37352
    );
  N750_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N750_F5MUX_37410,
      O => N750
    );
  N750_F5MUX : X_MUX2
    port map (
      IA => N1641,
      IB => N1642,
      SEL => N750_BXINV_37403,
      O => N750_F5MUX_37410
    );
  N750_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      O => N750_BXINV_37403
    );
  N1044_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1044_F5MUX_37435,
      O => N1044
    );
  N1044_F5MUX : X_MUX2
    port map (
      IA => N1565,
      IB => N1566,
      SEL => N1044_BXINV_37428,
      O => N1044_F5MUX_37435
    );
  N1044_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N752_0,
      O => N1044_BXINV_37428
    );
  N1147_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1147_F5MUX_37885,
      O => N1147
    );
  N1147_F5MUX : X_MUX2
    port map (
      IA => N1603,
      IB => N1604,
      SEL => N1147_BXINV_37877,
      O => N1147_F5MUX_37885
    );
  N1147_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_445_0,
      O => N1147_BXINV_37877
    );
  VGA_romAddr_mux0054_4_1553_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1553_F5MUX_37860,
      O => VGA_romAddr_mux0054_4_1553
    );
  VGA_romAddr_mux0054_4_1553_F5MUX : X_MUX2
    port map (
      IA => N2027,
      IB => N2028,
      SEL => VGA_romAddr_mux0054_4_1553_BXINV_37853,
      O => VGA_romAddr_mux0054_4_1553_F5MUX_37860
    );
  VGA_romAddr_mux0054_4_1553_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_4_1553_BXINV_37853
    );
  VGA_romAddr_mux0054_5_1642_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1642_F5MUX_37935,
      O => VGA_romAddr_mux0054_5_1642
    );
  VGA_romAddr_mux0054_5_1642_F5MUX : X_MUX2
    port map (
      IA => N2029,
      IB => N2030,
      SEL => VGA_romAddr_mux0054_5_1642_BXINV_37928,
      O => VGA_romAddr_mux0054_5_1642_F5MUX_37935
    );
  VGA_romAddr_mux0054_5_1642_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and01511_16688,
      O => VGA_romAddr_mux0054_5_1642_BXINV_37928
    );
  N1059_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1059_F5MUX_37735,
      O => N1059
    );
  N1059_F5MUX : X_MUX2
    port map (
      IA => N1575,
      IB => N1576,
      SEL => N1059_BXINV_37728,
      O => N1059_F5MUX_37735
    );
  N1059_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N762_0,
      O => N1059_BXINV_37728
    );
  keyboard_imp_key_value_3_mux000021_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_3_mux000021_F5MUX_37760,
      O => keyboard_imp_key_value_3_mux000021
    );
  keyboard_imp_key_value_3_mux000021_F5MUX : X_MUX2
    port map (
      IA => keyboard_imp_key_value_3_mux0000212_37751,
      IB => keyboard_imp_key_value_3_mux0000211_37758,
      SEL => keyboard_imp_key_value_3_mux000021_BXINV_37753,
      O => keyboard_imp_key_value_3_mux000021_F5MUX_37760
    );
  keyboard_imp_key_value_3_mux000021_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_3_mux000021_BXINV_37753
    );
  VGA_romAddr_mux0054_4_1193_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1193_F5MUX_37835,
      O => VGA_romAddr_mux0054_4_1193
    );
  VGA_romAddr_mux0054_4_1193_F5MUX : X_MUX2
    port map (
      IA => N1659,
      IB => N1660,
      SEL => VGA_romAddr_mux0054_4_1193_BXINV_37828,
      O => VGA_romAddr_mux0054_4_1193_F5MUX_37835
    );
  VGA_romAddr_mux0054_4_1193_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N278,
      O => VGA_romAddr_mux0054_4_1193_BXINV_37828
    );
  N760_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N760_F5MUX_37710,
      O => N760
    );
  N760_F5MUX : X_MUX2
    port map (
      IA => N1635,
      IB => N1636,
      SEL => N760_BXINV_37703,
      O => N760_F5MUX_37710
    );
  N760_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      O => N760_BXINV_37703
    );
  N1053_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1053_F5MUX_37685,
      O => N1053
    );
  N1053_F5MUX : X_MUX2
    port map (
      IA => N1571,
      IB => N1572,
      SEL => N1053_BXINV_37678,
      O => N1053_F5MUX_37685
    );
  N1053_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N760,
      O => N1053_BXINV_37678
    );
  VGA_romAddr_mux0054_3_1018_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1018_F5MUX_37810,
      O => VGA_romAddr_mux0054_3_1018
    );
  VGA_romAddr_mux0054_3_1018_F5MUX : X_MUX2
    port map (
      IA => N2031,
      IB => N2032,
      SEL => VGA_romAddr_mux0054_3_1018_BXINV_37802,
      O => VGA_romAddr_mux0054_3_1018_F5MUX_37810
    );
  VGA_romAddr_mux0054_3_1018_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_3_1018_BXINV_37802
    );
  VGA_romAddr_mux0054_5_1373_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1373_F5MUX_37910,
      O => VGA_romAddr_mux0054_5_1373
    );
  VGA_romAddr_mux0054_5_1373_F5MUX : X_MUX2
    port map (
      IA => N1993,
      IB => N1994,
      SEL => VGA_romAddr_mux0054_5_1373_BXINV_37903,
      O => VGA_romAddr_mux0054_5_1373_F5MUX_37910
    );
  VGA_romAddr_mux0054_5_1373_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(4),
      O => VGA_romAddr_mux0054_5_1373_BXINV_37903
    );
  N1050_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1050_F5MUX_37660,
      O => N1050
    );
  N1050_F5MUX : X_MUX2
    port map (
      IA => N1569,
      IB => N1570,
      SEL => N1050_BXINV_37653,
      O => N1050_F5MUX_37660
    );
  N1050_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N758_0,
      O => N1050_BXINV_37653
    );
  N756_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N756_F5MUX_37635,
      O => N756
    );
  N756_F5MUX : X_MUX2
    port map (
      IA => N1637,
      IB => N1638,
      SEL => N756_BXINV_37628,
      O => N756_F5MUX_37635
    );
  N756_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      O => N756_BXINV_37628
    );
  N1062_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1062_F5MUX_37785,
      O => N1062
    );
  N1062_F5MUX : X_MUX2
    port map (
      IA => N1577,
      IB => N1578,
      SEL => N1062_BXINV_37778,
      O => N1062_F5MUX_37785
    );
  N1062_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N764_0,
      O => N1062_BXINV_37778
    );
  register_module_imp_registers_imp_read_data1_3_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_3_53_F5MUX_38212,
      O => register_module_imp_registers_imp_read_data1_3_53
    );
  register_module_imp_registers_imp_read_data1_3_53_F5MUX : X_MUX2
    port map (
      IA => N1977,
      IB => N1978,
      SEL => register_module_imp_registers_imp_read_data1_3_53_BXINV_38205,
      O => register_module_imp_registers_imp_read_data1_3_53_F5MUX_38212
    );
  register_module_imp_registers_imp_read_data1_3_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_3_53_BXINV_38205
    );
  VGA_N242_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N242_F5MUX_37960,
      O => VGA_N242
    );
  VGA_N242_F5MUX : X_MUX2
    port map (
      IA => N2097,
      IB => N2098,
      SEL => VGA_N242_BXINV_37952,
      O => VGA_N242_F5MUX_37960
    );
  VGA_N242_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0143_15783,
      O => VGA_N242_BXINV_37952
    );
  keyboard_imp_key_value_4_mux0000232_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_4_mux0000232_F5MUX_38112,
      O => keyboard_imp_key_value_4_mux0000232
    );
  keyboard_imp_key_value_4_mux0000232_F5MUX : X_MUX2
    port map (
      IA => keyboard_imp_key_value_4_mux00002322_38103,
      IB => keyboard_imp_key_value_4_mux00002321_38110,
      SEL => keyboard_imp_key_value_4_mux0000232_BXINV_38105,
      O => keyboard_imp_key_value_4_mux0000232_F5MUX_38112
    );
  keyboard_imp_key_value_4_mux0000232_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code(3),
      O => keyboard_imp_key_value_4_mux0000232_BXINV_38105
    );
  register_module_imp_registers_imp_read_data1_4_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_4_53_F5MUX_38262,
      O => register_module_imp_registers_imp_read_data1_4_53
    );
  register_module_imp_registers_imp_read_data1_4_53_F5MUX : X_MUX2
    port map (
      IA => N1975,
      IB => N1976,
      SEL => register_module_imp_registers_imp_read_data1_4_53_BXINV_38255,
      O => register_module_imp_registers_imp_read_data1_4_53_F5MUX_38262
    );
  register_module_imp_registers_imp_read_data1_4_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_4_53_BXINV_38255
    );
  register_module_imp_registers_imp_read_data1_1_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_1_53_F5MUX_38162,
      O => register_module_imp_registers_imp_read_data1_1_53
    );
  register_module_imp_registers_imp_read_data1_1_53_F5MUX : X_MUX2
    port map (
      IA => N1625,
      IB => N1626,
      SEL => register_module_imp_registers_imp_read_data1_1_53_BXINV_38155,
      O => register_module_imp_registers_imp_read_data1_1_53_F5MUX_38162
    );
  register_module_imp_registers_imp_read_data1_1_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_1_53_BXINV_38155
    );
  keyboard_imp_key_value_0_mux0000108_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_0_mux0000108_F5MUX_38010,
      O => keyboard_imp_key_value_0_mux0000108
    );
  keyboard_imp_key_value_0_mux0000108_F5MUX : X_MUX2
    port map (
      IA => N1971,
      IB => N1972,
      SEL => keyboard_imp_key_value_0_mux0000108_BXINV_38002,
      O => keyboard_imp_key_value_0_mux0000108_F5MUX_38010
    );
  keyboard_imp_key_value_0_mux0000108_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code(2),
      O => keyboard_imp_key_value_0_mux0000108_BXINV_38002
    );
  N544_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N544_F5MUX_38035,
      O => N544
    );
  N544_F5MUX : X_MUX2
    port map (
      IA => N1499,
      IB => N1500,
      SEL => N544_BXINV_38028,
      O => N544_F5MUX_38035
    );
  N544_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000283_0,
      O => N544_BXINV_38028
    );
  VGA_romAddr_mux0054_9_1046_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_1046_F5MUX_37985,
      O => VGA_romAddr_mux0054_9_1046
    );
  VGA_romAddr_mux0054_9_1046_F5MUX : X_MUX2
    port map (
      IA => N2105,
      IB => N2106,
      SEL => VGA_romAddr_mux0054_9_1046_BXINV_37978,
      O => VGA_romAddr_mux0054_9_1046_F5MUX_37985
    );
  VGA_romAddr_mux0054_9_1046_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_9_1046_BXINV_37978
    );
  N538_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N538_F5MUX_38060,
      O => N538
    );
  N538_F5MUX : X_MUX2
    port map (
      IA => N1495,
      IB => N1496,
      SEL => N538_BXINV_38053,
      O => N538_F5MUX_38060
    );
  N538_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and000074_0,
      O => N538_BXINV_38053
    );
  register_module_imp_registers_imp_read_data2_1_17_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_1_17_F5MUX_38287,
      O => register_module_imp_registers_imp_read_data2_1_17
    );
  register_module_imp_registers_imp_read_data2_1_17_F5MUX : X_MUX2
    port map (
      IA => N2085,
      IB => N2086,
      SEL => register_module_imp_registers_imp_read_data2_1_17_BXINV_38279,
      O => register_module_imp_registers_imp_read_data2_1_17_F5MUX_38287
    );
  register_module_imp_registers_imp_read_data2_1_17_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(1),
      O => register_module_imp_registers_imp_read_data2_1_17_BXINV_38279
    );
  N541_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N541_F5MUX_38087,
      O => N541
    );
  N541_F5MUX : X_MUX2
    port map (
      IA => VGA_bt_not000140_pack_1,
      IB => N1498,
      SEL => N541_BXINV_38080,
      O => N541_F5MUX_38087
    );
  N541_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000162_17566,
      O => N541_BXINV_38080
    );
  N541_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000140_pack_1,
      O => VGA_bt_not000140
    );
  register_module_imp_registers_imp_read_data1_0_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_53_F5MUX_38137,
      O => register_module_imp_registers_imp_read_data1_0_53
    );
  register_module_imp_registers_imp_read_data1_0_53_F5MUX : X_MUX2
    port map (
      IA => N1589,
      IB => N1590,
      SEL => register_module_imp_registers_imp_read_data1_0_53_BXINV_38130,
      O => register_module_imp_registers_imp_read_data1_0_53_F5MUX_38137
    );
  register_module_imp_registers_imp_read_data1_0_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_0_53_BXINV_38130
    );
  ram1_data_0_IOBUF_F5MUX : X_MUX2
    port map (
      IA => DM_imp_Ram1Data_mux0000_0_11_38228,
      IB => DM_imp_Ram1Data_mux0000_0_1,
      SEL => ram1_data_0_IOBUF_BXINV_38230,
      O => ram1_data_0_IOBUF_F5MUX_38237
    );
  ram1_data_0_IOBUF_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tsre_INBUF,
      O => ram1_data_0_IOBUF_BXINV_38230
    );
  register_module_imp_registers_imp_read_data1_2_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_2_53_F5MUX_38187,
      O => register_module_imp_registers_imp_read_data1_2_53
    );
  register_module_imp_registers_imp_read_data1_2_53_F5MUX : X_MUX2
    port map (
      IA => N1979,
      IB => N1980,
      SEL => register_module_imp_registers_imp_read_data1_2_53_BXINV_38180,
      O => register_module_imp_registers_imp_read_data1_2_53_F5MUX_38187
    );
  register_module_imp_registers_imp_read_data1_2_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_2_53_BXINV_38180
    );
  N1128_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1128_F5MUX_38462,
      O => N1128
    );
  N1128_F5MUX : X_MUX2
    port map (
      IA => N2015,
      IB => N2016,
      SEL => N1128_BXINV_38455,
      O => N1128_F5MUX_38462
    );
  N1128_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0151_0,
      O => N1128_BXINV_38455
    );
  ALU_imp_Sh101_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh101_F5MUX_38512,
      O => ALU_imp_Sh101
    );
  ALU_imp_Sh101_F5MUX : X_MUX2
    port map (
      IA => N1613,
      IB => N1614,
      SEL => ALU_imp_Sh101_BXINV_38504,
      O => ALU_imp_Sh101_F5MUX_38512
    );
  ALU_imp_Sh101_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh101_BXINV_38504
    );
  register_module_imp_registers_imp_read_data1_5_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_5_53_F5MUX_38312,
      O => register_module_imp_registers_imp_read_data1_5_53
    );
  register_module_imp_registers_imp_read_data1_5_53_F5MUX : X_MUX2
    port map (
      IA => N1991,
      IB => N1992,
      SEL => register_module_imp_registers_imp_read_data1_5_53_BXINV_38305,
      O => register_module_imp_registers_imp_read_data1_5_53_F5MUX_38312
    );
  register_module_imp_registers_imp_read_data1_5_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_5_53_BXINV_38305
    );
  register_module_imp_registers_imp_read_data1_7_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_7_53_F5MUX_38362,
      O => register_module_imp_registers_imp_read_data1_7_53
    );
  register_module_imp_registers_imp_read_data1_7_53_F5MUX : X_MUX2
    port map (
      IA => N1987,
      IB => N1988,
      SEL => register_module_imp_registers_imp_read_data1_7_53_BXINV_38355,
      O => register_module_imp_registers_imp_read_data1_7_53_F5MUX_38362
    );
  register_module_imp_registers_imp_read_data1_7_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_7_53_BXINV_38355
    );
  register_module_imp_registers_imp_read_data1_6_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_6_53_F5MUX_38337,
      O => register_module_imp_registers_imp_read_data1_6_53
    );
  register_module_imp_registers_imp_read_data1_6_53_F5MUX : X_MUX2
    port map (
      IA => N1989,
      IB => N1990,
      SEL => register_module_imp_registers_imp_read_data1_6_53_BXINV_38330,
      O => register_module_imp_registers_imp_read_data1_6_53_F5MUX_38337
    );
  register_module_imp_registers_imp_read_data1_6_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_6_53_BXINV_38330
    );
  ALU_imp_Sh102_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh102_F5MUX_38537,
      O => ALU_imp_Sh102
    );
  ALU_imp_Sh102_F5MUX : X_MUX2
    port map (
      IA => N1611,
      IB => N1612,
      SEL => ALU_imp_Sh102_BXINV_38529,
      O => ALU_imp_Sh102_F5MUX_38537
    );
  ALU_imp_Sh102_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh102_BXINV_38529
    );
  register_module_imp_registers_imp_read_data1_8_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_8_53_F5MUX_38387,
      O => register_module_imp_registers_imp_read_data1_8_53
    );
  register_module_imp_registers_imp_read_data1_8_53_F5MUX : X_MUX2
    port map (
      IA => N1985,
      IB => N1986,
      SEL => register_module_imp_registers_imp_read_data1_8_53_BXINV_38380,
      O => register_module_imp_registers_imp_read_data1_8_53_F5MUX_38387
    );
  register_module_imp_registers_imp_read_data1_8_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_8_53_BXINV_38380
    );
  register_module_imp_registers_imp_read_data1_9_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_9_53_F5MUX_38412,
      O => register_module_imp_registers_imp_read_data1_9_53
    );
  register_module_imp_registers_imp_read_data1_9_53_F5MUX : X_MUX2
    port map (
      IA => N1981,
      IB => N1982,
      SEL => register_module_imp_registers_imp_read_data1_9_53_BXINV_38405,
      O => register_module_imp_registers_imp_read_data1_9_53_F5MUX_38412
    );
  register_module_imp_registers_imp_read_data1_9_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_9_53_BXINV_38405
    );
  ALU_imp_Sh105_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh105_F5MUX_38612,
      O => ALU_imp_Sh105
    );
  ALU_imp_Sh105_F5MUX : X_MUX2
    port map (
      IA => N1595,
      IB => N1596,
      SEL => ALU_imp_Sh105_BXINV_38604,
      O => ALU_imp_Sh105_F5MUX_38612
    );
  ALU_imp_Sh105_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh105_BXINV_38604
    );
  ALU_imp_Sh106_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh106_F5MUX_38637,
      O => ALU_imp_Sh106
    );
  ALU_imp_Sh106_F5MUX : X_MUX2
    port map (
      IA => N1549,
      IB => N1550,
      SEL => ALU_imp_Sh106_BXINV_38629,
      O => ALU_imp_Sh106_F5MUX_38637
    );
  ALU_imp_Sh106_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh106_BXINV_38629
    );
  ALU_imp_Sh111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh111_F5MUX_38587,
      O => ALU_imp_Sh111
    );
  ALU_imp_Sh111_F5MUX : X_MUX2
    port map (
      IA => N1559,
      IB => N1560,
      SEL => ALU_imp_Sh111_BXINV_38579,
      O => ALU_imp_Sh111_F5MUX_38587
    );
  ALU_imp_Sh111_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh111_BXINV_38579
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_23_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001_0_23_F5MUX_38487,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001_0_23
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_23_F5MUX : X_MUX2
    port map (
      IA => keyboard_imp_keyboard_drv_obj_count_mux0001_0_232_38478,
      IB => keyboard_imp_keyboard_drv_obj_count_mux0001_0_231_38485,
      SEL => keyboard_imp_keyboard_drv_obj_count_mux0001_0_23_BXINV_38480,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001_0_23_F5MUX_38487
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_23_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N111_0,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001_0_23_BXINV_38480
    );
  ALU_imp_Sh110_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh110_F5MUX_38562,
      O => ALU_imp_Sh110
    );
  ALU_imp_Sh110_F5MUX : X_MUX2
    port map (
      IA => N1547,
      IB => N1548,
      SEL => ALU_imp_Sh110_BXINV_38554,
      O => ALU_imp_Sh110_F5MUX_38562
    );
  ALU_imp_Sh110_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh110_BXINV_38554
    );
  keyboard_imp_N8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_N8_F5MUX_38437,
      O => keyboard_imp_N8
    );
  keyboard_imp_N8_F5MUX : X_MUX2
    port map (
      IA => N1969,
      IB => N1970,
      SEL => keyboard_imp_N8_BXINV_38430,
      O => keyboard_imp_N8_F5MUX_38437
    );
  keyboard_imp_N8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code(4),
      O => keyboard_imp_N8_BXINV_38430
    );
  N1755_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1755_F5MUX_38862,
      O => N1755
    );
  N1755_F5MUX : X_MUX2
    port map (
      IA => N1755_G,
      IB => DM_imp_judge_and0000239_SW0,
      SEL => N1755_BXINV_38855,
      O => N1755_F5MUX_38862
    );
  N1755_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out(9),
      O => N1755_BXINV_38855
    );
  N423_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N423_F5MUX_38887,
      O => N423
    );
  N423_F5MUX : X_MUX2
    port map (
      IA => N1493,
      IB => N1494,
      SEL => N423_BXINV_38880,
      O => N423_F5MUX_38887
    );
  N423_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000168_0,
      O => N423_BXINV_38880
    );
  ID_ALU_regs_imp_operand1_out_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(11),
      O => ID_ALU_regs_imp_operand1_out_4_DXMUX_38976
    );
  ID_ALU_regs_imp_operand1_out_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_4_60_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_4_60_O
    );
  ID_ALU_regs_imp_operand1_out_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_4_CLKINV_38960
    );
  ID_ALU_regs_imp_operand1_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(12),
      O => ID_ALU_regs_imp_operand1_out_3_DXMUX_39011
    );
  ID_ALU_regs_imp_operand1_out_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_3_60_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_3_60_O
    );
  ID_ALU_regs_imp_operand1_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_3_CLKINV_38995
    );
  VGA_bt_and0147_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0147_F5MUX_38812,
      O => VGA_bt_and0147
    );
  VGA_bt_and0147_F5MUX : X_MUX2
    port map (
      IA => N1597,
      IB => N1598,
      SEL => VGA_bt_and0147_BXINV_38805,
      O => VGA_bt_and0147_F5MUX_38812
    );
  VGA_bt_and0147_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(5),
      O => VGA_bt_and0147_BXINV_38805
    );
  ALU_imp_Sh107_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh107_F5MUX_38662,
      O => ALU_imp_Sh107
    );
  ALU_imp_Sh107_F5MUX : X_MUX2
    port map (
      IA => N1561,
      IB => N1562,
      SEL => ALU_imp_Sh107_BXINV_38654,
      O => ALU_imp_Sh107_F5MUX_38662
    );
  ALU_imp_Sh107_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh107_BXINV_38654
    );
  keyboard_imp_key_value_1_mux0000101_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_1_mux0000101_F5MUX_38737,
      O => keyboard_imp_key_value_1_mux0000101
    );
  keyboard_imp_key_value_1_mux0000101_F5MUX : X_MUX2
    port map (
      IA => keyboard_imp_key_value_1_mux00001012_38728,
      IB => keyboard_imp_key_value_1_mux00001011_38735,
      SEL => keyboard_imp_key_value_1_mux0000101_BXINV_38730,
      O => keyboard_imp_key_value_1_mux0000101_F5MUX_38737
    );
  keyboard_imp_key_value_1_mux0000101_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code(4),
      O => keyboard_imp_key_value_1_mux0000101_BXINV_38730
    );
  ALU_imp_Sh109_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh109_F5MUX_38712,
      O => ALU_imp_Sh109
    );
  ALU_imp_Sh109_F5MUX : X_MUX2
    port map (
      IA => N1585,
      IB => N1586,
      SEL => ALU_imp_Sh109_BXINV_38704,
      O => ALU_imp_Sh109_F5MUX_38712
    );
  ALU_imp_Sh109_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh109_BXINV_38704
    );
  VGA_bt_and0004_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0004,
      O => VGA_bt_and0004_0
    );
  VGA_bt_and0004_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1284_pack_1,
      O => N1284
    );
  keyboard_imp_key_value_1_mux0000192_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_1_mux0000192_F5MUX_38762,
      O => keyboard_imp_key_value_1_mux0000192
    );
  keyboard_imp_key_value_1_mux0000192_F5MUX : X_MUX2
    port map (
      IA => keyboard_imp_key_value_1_mux00001922_38753,
      IB => keyboard_imp_key_value_1_mux00001921_38760,
      SEL => keyboard_imp_key_value_1_mux0000192_BXINV_38755,
      O => keyboard_imp_key_value_1_mux0000192_F5MUX_38762
    );
  keyboard_imp_key_value_1_mux0000192_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code(2),
      O => keyboard_imp_key_value_1_mux0000192_BXINV_38755
    );
  N1290_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1290_F5MUX_38837,
      O => N1290
    );
  N1290_F5MUX : X_MUX2
    port map (
      IA => N1621,
      IB => N1622,
      SEL => N1290_BXINV_38830,
      O => N1290_F5MUX_38837
    );
  N1290_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_varindex0000(0),
      O => N1290_BXINV_38830
    );
  ID_ALU_regs_imp_operand1_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(10),
      O => ID_ALU_regs_imp_operand1_out_5_DXMUX_38941
    );
  ID_ALU_regs_imp_operand1_out_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_5_60_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_5_60_O
    );
  ID_ALU_regs_imp_operand1_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_5_CLKINV_38925
    );
  ALU_imp_Sh108_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh108_F5MUX_38687,
      O => ALU_imp_Sh108
    );
  ALU_imp_Sh108_F5MUX : X_MUX2
    port map (
      IA => N1539,
      IB => N1540,
      SEL => ALU_imp_Sh108_BXINV_38679,
      O => ALU_imp_Sh108_F5MUX_38687
    );
  ALU_imp_Sh108_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh108_BXINV_38679
    );
  N143_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N143_F5MUX_38787,
      O => N143
    );
  N143_F5MUX : X_MUX2
    port map (
      IA => N2117,
      IB => N2118,
      SEL => N143_BXINV_38779,
      O => N143_F5MUX_38787
    );
  N143_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_1_53,
      O => N143_BXINV_38779
    );
  ALU_imp_Sh11_G : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(13),
      ADR1 => ID_ALU_regs_imp_operand1_out(14),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1652
    );
  ALU_imp_Sh11_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(12),
      ADR1 => ID_ALU_regs_imp_operand1_out(11),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1651
    );
  ALU_imp_Sh11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh11_F5MUX_35893,
      O => ALU_imp_Sh11
    );
  ALU_imp_Sh11_F5MUX : X_MUX2
    port map (
      IA => N1651,
      IB => N1652,
      SEL => ALU_imp_Sh11_BXINV_35885,
      O => ALU_imp_Sh11_F5MUX_35893
    );
  ALU_imp_Sh11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh11_BXINV_35885
    );
  register_module_imp_registers_imp_read_data1_0_411_F : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR1 => MEM_WB_regs_imp_write_back_data_out(0),
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      ADR3 => VCC,
      O => N2079
    );
  register_module_imp_registers_imp_read_data1_0_411_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(0),
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      ADR3 => N1721,
      O => N2080
    );
  register_module_imp_registers_imp_read_data1_0_41_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_41_F5MUX_35843,
      O => register_module_imp_registers_imp_read_data1_0_41
    );
  register_module_imp_registers_imp_read_data1_0_41_F5MUX : X_MUX2
    port map (
      IA => N2079,
      IB => N2080,
      SEL => register_module_imp_registers_imp_read_data1_0_41_BXINV_35836,
      O => register_module_imp_registers_imp_read_data1_0_41_F5MUX_35843
    );
  register_module_imp_registers_imp_read_data1_0_41_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      O => register_module_imp_registers_imp_read_data1_0_41_BXINV_35836
    );
  ALU_imp_Sh98_F : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(2),
      ADR1 => ID_ALU_regs_imp_operand1_out(1),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1517
    );
  ALU_imp_Sh98_G : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(0),
      ADR1 => ID_ALU_regs_imp_operand1_out(15),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1518
    );
  ALU_imp_Sh98_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh98_F5MUX_36043,
      O => ALU_imp_Sh98
    );
  ALU_imp_Sh98_F5MUX : X_MUX2
    port map (
      IA => N1517,
      IB => N1518,
      SEL => ALU_imp_Sh98_BXINV_36035,
      O => ALU_imp_Sh98_F5MUX_36043
    );
  ALU_imp_Sh98_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh98_BXINV_36035
    );
  VGA_romAddr_mux0054_3_912_G : X_LUT4
    generic map(
      INIT => X"3131"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_bt_and0147,
      ADR3 => VCC,
      O => N2004
    );
  VGA_romAddr_mux0054_3_645_G : X_LUT4
    generic map(
      INIT => X"8282"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => register_module_imp_registers_imp_regs_3_4_15796,
      ADR2 => VGA_romAddr_cmp_le0019_0,
      ADR3 => VCC,
      O => N2018
    );
  ALU_imp_Sh72_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(9),
      ADR1 => ID_ALU_regs_imp_operand1_out(8),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1609
    );
  ALU_imp_Sh72_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(11),
      ADR1 => ID_ALU_regs_imp_operand1_out(10),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1610
    );
  ALU_imp_Sh72_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh72_F5MUX_35943,
      O => ALU_imp_Sh72
    );
  ALU_imp_Sh72_F5MUX : X_MUX2
    port map (
      IA => N1609,
      IB => N1610,
      SEL => ALU_imp_Sh72_BXINV_35935,
      O => ALU_imp_Sh72_F5MUX_35943
    );
  ALU_imp_Sh72_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh72_BXINV_35935
    );
  ALU_imp_Sh96_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(13),
      ADR1 => ID_ALU_regs_imp_operand1_out(15),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => VCC,
      O => N1588
    );
  ALU_imp_Sh96_F : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(0),
      ADR1 => ID_ALU_regs_imp_operand1_out(14),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => VCC,
      O => N1587
    );
  ALU_imp_Sh96_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh96_F5MUX_35993,
      O => ALU_imp_Sh96
    );
  ALU_imp_Sh96_F5MUX : X_MUX2
    port map (
      IA => N1587,
      IB => N1588,
      SEL => ALU_imp_Sh96_BXINV_35985,
      O => ALU_imp_Sh96_F5MUX_35993
    );
  ALU_imp_Sh96_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(0),
      O => ALU_imp_Sh96_BXINV_35985
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_0_591 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_0_591_36103
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_0_592 : X_LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => IF_ID_regs_imp_instruction_out(11),
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => IF_ID_regs_imp_instruction_out(13),
      O => ID_ALU_regs_imp_wb_src_out_mux0001_0_592_36094
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_0_59_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_mux0001_0_59_F5MUX_36105,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_0_59
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_0_59_F5MUX : X_MUX2
    port map (
      IA => ID_ALU_regs_imp_wb_src_out_mux0001_0_592_36094,
      IB => ID_ALU_regs_imp_wb_src_out_mux0001_0_591_36103,
      SEL => ID_ALU_regs_imp_wb_src_out_mux0001_0_59_BXINV_36096,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_0_59_F5MUX_36105
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_0_59_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_wb_src_cmp_eq0009_0,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_0_59_BXINV_36096
    );
  VGA_romAddr_mux0054_3_541_G : X_LUT4
    generic map(
      INIT => X"0909"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0017_0,
      ADR1 => register_module_imp_registers_imp_regs_1_4_15873,
      ADR2 => VGA_N278,
      ADR3 => VCC,
      O => N2046
    );
  write_back_data_from_mem_tmp_11_181 : X_LUT4
    generic map(
      INIT => X"E222"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_write_back_data_out(11),
      ADR1 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR2 => N320,
      ADR3 => rst_IBUF_15674,
      O => write_back_data_from_mem_tmp_11_18
    );
  write_back_data_from_mem_tmp_11_182 : X_LUT4
    generic map(
      INIT => X"E222"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_write_back_data_out(11),
      ADR1 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR2 => N336,
      ADR3 => rst_IBUF_15674,
      O => write_back_data_from_mem_tmp_11_181_36064
    );
  MEM_WB_regs_imp_write_back_data_out_11_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_11_FFX_RST
    );
  MEM_WB_regs_imp_write_back_data_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_11_DXMUX_36075,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_11_CLKINV_36058,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_11_FFX_RST,
      O => MEM_WB_regs_imp_write_back_data_out(11)
    );
  MEM_WB_regs_imp_write_back_data_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_11_FXMUX_36074,
      O => MEM_WB_regs_imp_write_back_data_out_11_DXMUX_36075
    );
  MEM_WB_regs_imp_write_back_data_out_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_11_FXMUX_36074,
      O => write_back_data_from_mem_tmp(11)
    );
  MEM_WB_regs_imp_write_back_data_out_11_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_11_F5MUX_36073,
      O => MEM_WB_regs_imp_write_back_data_out_11_FXMUX_36074
    );
  MEM_WB_regs_imp_write_back_data_out_11_F5MUX : X_MUX2
    port map (
      IA => write_back_data_from_mem_tmp_11_181_36064,
      IB => write_back_data_from_mem_tmp_11_18,
      SEL => MEM_WB_regs_imp_write_back_data_out_11_BXINV_36066,
      O => MEM_WB_regs_imp_write_back_data_out_11_F5MUX_36073
    );
  MEM_WB_regs_imp_write_back_data_out_11_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out(15),
      O => MEM_WB_regs_imp_write_back_data_out_11_BXINV_36066
    );
  MEM_WB_regs_imp_write_back_data_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_11_CLKINV_36058
    );
  ALU_imp_Sh73_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(12),
      ADR1 => ID_ALU_regs_imp_operand1_out(11),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1542
    );
  ALU_imp_Sh73_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(10),
      ADR1 => ID_ALU_regs_imp_operand1_out(9),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1541
    );
  ALU_imp_Sh73_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh73_F5MUX_35968,
      O => ALU_imp_Sh73
    );
  ALU_imp_Sh73_F5MUX : X_MUX2
    port map (
      IA => N1541,
      IB => N1542,
      SEL => ALU_imp_Sh73_BXINV_35960,
      O => ALU_imp_Sh73_F5MUX_35968
    );
  ALU_imp_Sh73_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh73_BXINV_35960
    );
  ALU_imp_Sh97_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(0),
      ADR1 => ID_ALU_regs_imp_operand1_out(1),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1607
    );
  ALU_imp_Sh97_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(14),
      ADR1 => ID_ALU_regs_imp_operand1_out(15),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1608
    );
  ALU_imp_Sh97_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh97_F5MUX_36018,
      O => ALU_imp_Sh97
    );
  ALU_imp_Sh97_F5MUX : X_MUX2
    port map (
      IA => N1607,
      IB => N1608,
      SEL => ALU_imp_Sh97_BXINV_36010,
      O => ALU_imp_Sh97_F5MUX_36018
    );
  ALU_imp_Sh97_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh97_BXINV_36010
    );
  register_module_imp_registers_imp_read_data1_15_53_F : X_LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(15),
      ADR1 => write_back_data_from_mem_tmp_15_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      O => N1661
    );
  register_module_imp_registers_imp_read_data1_15_53_G : X_LUT4
    generic map(
      INIT => X"5F4E"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => N1274_0,
      ADR3 => write_back_data_from_alu_tmp_15_26_17412,
      O => N1662
    );
  register_module_imp_registers_imp_read_data1_15_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_15_53_F5MUX_35818,
      O => register_module_imp_registers_imp_read_data1_15_53
    );
  register_module_imp_registers_imp_read_data1_15_53_F5MUX : X_MUX2
    port map (
      IA => N1661,
      IB => N1662,
      SEL => register_module_imp_registers_imp_read_data1_15_53_BXINV_35811,
      O => register_module_imp_registers_imp_read_data1_15_53_F5MUX_35818
    );
  register_module_imp_registers_imp_read_data1_15_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_15_53_BXINV_35811
    );
  register_module_imp_registers_imp_read_data1_13_53_G : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => write_back_data_from_alu_tmp_13_5_17405,
      ADR3 => write_back_data_from_alu_tmp_13_26_0,
      O => N1648
    );
  register_module_imp_registers_imp_read_data1_13_53_F : X_LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(13),
      ADR1 => write_back_data_from_mem_tmp_13_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      O => N1647
    );
  register_module_imp_registers_imp_read_data1_13_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_13_53_F5MUX_35768,
      O => register_module_imp_registers_imp_read_data1_13_53
    );
  register_module_imp_registers_imp_read_data1_13_53_F5MUX : X_MUX2
    port map (
      IA => N1647,
      IB => N1648,
      SEL => register_module_imp_registers_imp_read_data1_13_53_BXINV_35761,
      O => register_module_imp_registers_imp_read_data1_13_53_F5MUX_35768
    );
  register_module_imp_registers_imp_read_data1_13_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_13_53_BXINV_35761
    );
  VGA_romAddr_mux0054_3_710_G : X_LUT4
    generic map(
      INIT => X"9393"
    )
    port map (
      ADR0 => N343,
      ADR1 => VGA_romAddr_cmp_le0021,
      ADR2 => rst_IBUF_15674,
      ADR3 => VCC,
      O => N2070
    );
  VGA_romAddr_mux0054_6_100_G : X_LUT4
    generic map(
      INIT => X"9998"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_y(7),
      ADR2 => VGA_y(8),
      ADR3 => N1691_0,
      O => N2044
    );
  VGA_romAddr_mux0054_6_1702_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_1702_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_1702_rt_36128
    );
  VGA_bt_and01511_SW1_F : X_LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(2),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(3),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(1),
      ADR3 => VGA_x(9),
      O => N1605
    );
  N1223_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1223_F5MUX_36130,
      O => N1223
    );
  N1223_F5MUX : X_MUX2
    port map (
      IA => N1605,
      IB => VGA_romAddr_mux0054_6_1702_rt_36128,
      SEL => N1223_BXINV_36120,
      O => N1223_F5MUX_36130
    );
  N1223_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(8),
      O => N1223_BXINV_36120
    );
  ALU_imp_Sh10_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(11),
      ADR1 => ID_ALU_regs_imp_operand1_out(10),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1537
    );
  ALU_imp_Sh10_G : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(12),
      ADR1 => ID_ALU_regs_imp_operand1_out(13),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1538
    );
  ALU_imp_Sh10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh10_F5MUX_35868,
      O => ALU_imp_Sh10
    );
  ALU_imp_Sh10_F5MUX : X_MUX2
    port map (
      IA => N1537,
      IB => N1538,
      SEL => ALU_imp_Sh10_BXINV_35860,
      O => ALU_imp_Sh10_F5MUX_35868
    );
  ALU_imp_Sh10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh10_BXINV_35860
    );
  ALU_imp_Sh12_G : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(14),
      ADR1 => ID_ALU_regs_imp_operand1_out(15),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1520
    );
  ALU_imp_Sh12_F : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(12),
      ADR1 => ID_ALU_regs_imp_operand1_out(13),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1519
    );
  ALU_imp_Sh12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh12_F5MUX_35918,
      O => ALU_imp_Sh12
    );
  ALU_imp_Sh12_F5MUX : X_MUX2
    port map (
      IA => N1519,
      IB => N1520,
      SEL => ALU_imp_Sh12_BXINV_35910,
      O => ALU_imp_Sh12_F5MUX_35918
    );
  ALU_imp_Sh12_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_Sh12_BXINV_35910
    );
  register_module_imp_registers_imp_read_data1_14_53_G : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => write_back_data_from_alu_tmp_14_5_17408,
      ADR3 => write_back_data_from_alu_tmp_14_26_0,
      O => N1646
    );
  register_module_imp_registers_imp_read_data1_14_53_F : X_LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(14),
      ADR1 => write_back_data_from_mem_tmp_14_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      O => N1645
    );
  register_module_imp_registers_imp_read_data1_14_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_14_53_F5MUX_35793,
      O => register_module_imp_registers_imp_read_data1_14_53
    );
  register_module_imp_registers_imp_read_data1_14_53_F5MUX : X_MUX2
    port map (
      IA => N1645,
      IB => N1646,
      SEL => register_module_imp_registers_imp_read_data1_14_53_BXINV_35786,
      O => register_module_imp_registers_imp_read_data1_14_53_F5MUX_35793
    );
  register_module_imp_registers_imp_read_data1_14_53_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      O => register_module_imp_registers_imp_read_data1_14_53_BXINV_35786
    );
  VGA_romAddr_mux0054_4_444_G : X_LUT4
    generic map(
      INIT => X"0909"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(9),
      ADR1 => VGA_N861_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VCC,
      O => N1996
    );
  VGA_romAddr_mux0054_3_696_G : X_LUT4
    generic map(
      INIT => X"8282"
    )
    port map (
      ADR0 => VGA_bt_and0004_0,
      ADR1 => IF_ID_regs_imp_instruction_out(4),
      ADR2 => VGA_romAddr_cmp_le0020_0,
      ADR3 => VCC,
      O => N2126
    );
  N230_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => N230_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N230_rt_36153
    );
  VGA_bt_and01511_SW4_F : X_LUT4
    generic map(
      INIT => X"CCF5"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(7),
      ADR1 => N230_0,
      ADR2 => VGA_romAddr_cmp_le0044_0,
      ADR3 => VGA_x(9),
      O => N1617
    );
  N1246_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1246_F5MUX_36155,
      O => N1246
    );
  N1246_F5MUX : X_MUX2
    port map (
      IA => N1617,
      IB => N230_rt_36153,
      SEL => N1246_BXINV_36145,
      O => N1246_F5MUX_36155
    );
  N1246_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(8),
      O => N1246_BXINV_36145
    );
  VGA_romAddr_mux0054_6_374_G : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_11_15802,
      ADR1 => register_module_imp_registers_imp_regs_2_9_15801,
      ADR2 => register_module_imp_registers_imp_regs_2_10_15799,
      ADR3 => VCC,
      O => N2054
    );
  VGA_romAddr_mux0054_3_1311_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_1311_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_3_1311_rt_36178
    );
  VGA_bt_and01511_SW5_F : X_LUT4
    generic map(
      INIT => X"AAC3"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_1311_0,
      ADR1 => ALU_MEM_regs_imp_mem_data_out(4),
      ADR2 => VGA_romAddr_cmp_le0044_0,
      ADR3 => VGA_x(9),
      O => N1619
    );
  N1248_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1248_F5MUX_36180,
      O => N1248
    );
  N1248_F5MUX : X_MUX2
    port map (
      IA => N1619,
      IB => VGA_romAddr_mux0054_3_1311_rt_36178,
      SEL => N1248_BXINV_36170,
      O => N1248_F5MUX_36180
    );
  N1248_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x(8),
      O => N1248_BXINV_36170
    );
  N1349_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1349,
      O => N1349_0
    );
  N1349_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_15_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_15_17_17428
    );
  N824_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N824,
      O => N824_0
    );
  N824_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_4_SW2_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_0_4_SW2_O
    );
  N708_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N708,
      O => N708_0
    );
  N708_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1357_SW0_SW1_O_pack_1,
      O => VGA_romAddr_mux0054_6_1357_SW0_SW1_O
    );
  ID_ALU_regs_imp_operand2_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(8),
      O => ID_ALU_regs_imp_operand2_out_7_DXMUX_41905
    );
  ID_ALU_regs_imp_operand2_out_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_8_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_8_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_7_CLKINV_41889
    );
  N951_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N951,
      O => N951_0
    );
  N951_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_10_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_10_17_17918
    );
  N786_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N786,
      O => N786_0
    );
  N786_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_15_8_O_pack_2,
      O => ALU_imp_tmp_15_8_O
    );
  ID_ALU_regs_imp_operand2_out_mux0001_8_SW3 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_7_0,
      ADR2 => register_module_imp_registers_imp_read_data2_7_4_17911,
      ADR3 => N782_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_8_SW3_O_pack_1
    );
  N853_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N853,
      O => N853_0
    );
  N853_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_11_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_11_17_17448
    );
  N736_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N736,
      O => N736_0
    );
  N736_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_0_143_SW0_SW1_O_pack_1,
      O => ALU_imp_tmp_0_143_SW0_SW1_O
    );
  N766_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N766,
      O => N766_0
    );
  N766_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_10_41_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_10_41_O
    );
  N847_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N847,
      O => N847_0
    );
  N847_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_12_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_12_17_17443
    );
  N1260_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1260,
      O => N1260_0
    );
  N1260_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_12_9_pack_1,
      O => register_module_imp_registers_imp_read_data2_12_9_17941
    );
  N1322_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1322,
      O => N1322_0
    );
  N1322_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_15_1_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_15_1_O
    );
  N643_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N643,
      O => N643_0
    );
  N643_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1167_pack_1,
      O => N1167
    );
  VGA_bt_mux0000_0_125_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_0_125_42328,
      O => VGA_bt_mux0000_0_125_0
    );
  VGA_bt_mux0000_0_125_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N12_pack_1,
      O => VGA_N12
    );
  N1262_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1262,
      O => N1262_0
    );
  N1262_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_11_9_pack_1,
      O => register_module_imp_registers_imp_read_data2_11_9_17928
    );
  ID_ALU_regs_imp_operand2_out_mux0001_9_SW3 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp(6),
      ADR2 => register_module_imp_registers_imp_read_data2_6_4_17916,
      ADR3 => N945_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_9_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(9),
      O => ID_ALU_regs_imp_operand2_out_6_DXMUX_41940
    );
  ID_ALU_regs_imp_operand2_out_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_9_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_9_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_6_CLKINV_41924
    );
  ALU_imp_tmp_cmp_eq00061 : X_LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(0),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => ID_ALU_regs_imp_op_code_out(2),
      O => ALU_imp_tmp_cmp_eq0006_pack_1
    );
  N1360_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1360,
      O => N1360_0
    );
  N1360_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_cmp_eq0006_pack_1,
      O => ALU_imp_tmp_cmp_eq0006
    );
  register_module_imp_controller_imp_reg_write_enable_cmp_eq0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_reg_write_enable_cmp_eq0001,
      O => register_module_imp_controller_imp_reg_write_enable_cmp_eq0001_0
    );
  register_module_imp_controller_imp_reg_write_enable_cmp_eq0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_immediate_or000231_O_pack_1,
      O => register_module_imp_decoder_imp_immediate_or000231_O
    );
  N832_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N832,
      O => N832_0
    );
  N832_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N35_pack_1,
      O => register_module_imp_registers_imp_N35
    );
  N835_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N835,
      O => N835_0
    );
  N835_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_14_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_14_17_17433
    );
  N836_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N836,
      O => N836_0
    );
  N836_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_is_jump_cmp_eq0000_pack_1,
      O => register_module_imp_controller_imp_is_jump_cmp_eq0000
    );
  VGA_bt_mux0000_1_225_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_225_42376,
      O => VGA_bt_mux0000_1_225_0
    );
  VGA_bt_mux0000_1_225_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_202_O_pack_2,
      O => VGA_bt_mux0000_1_202_O
    );
  N1243_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1243,
      O => N1243_0
    );
  N1243_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_499_pack_2,
      O => VGA_romAddr_mux0054_3_499_17297
    );
  VGA_bt_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000(1),
      O => VGA_bt_0_DXMUX_42457
    );
  VGA_bt_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_145_O_pack_1,
      O => VGA_bt_mux0000_1_145_O
    );
  VGA_bt_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_bt_0_CLKINV_42441
    );
  VGA_bt_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001,
      O => VGA_bt_0_CEINV_42440
    );
  VGA_bt_and0005_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0005,
      O => VGA_bt_and0005_0
    );
  VGA_bt_and0005_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N276_pack_1,
      O => VGA_N276
    );
  VGA_bt_mux0000_1_120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_120_42352,
      O => VGA_bt_mux0000_1_120_0
    );
  VGA_bt_mux0000_1_120_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_76_O_pack_1,
      O => VGA_bt_mux0000_1_76_O
    );
  N1254_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1254,
      O => N1254_0
    );
  N1254_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_15_9_pack_1,
      O => register_module_imp_registers_imp_read_data2_15_9_17927
    );
  VGA_N30_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N30,
      O => VGA_N30_0
    );
  VGA_N30_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N311_pack_1,
      O => VGA_N311
    );
  N486_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N486,
      O => N486_0
    );
  N486_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_727_SW0_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_3_727_SW0_SW0_O
    );
  N1387_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1387,
      O => N1387_0
    );
  N1387_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_240_pack_1,
      O => VGA_romAddr_mux0054_7_240_17987
    );
  read_reg_2_from_id_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id(3),
      O => read_reg_2_from_id_3_0
    );
  read_reg_2_from_id_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand2_src_cmp_eq0003_pack_2,
      O => register_module_imp_controller_imp_operand2_src_cmp_eq0003
    );
  VGA_SF691128_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_SF691128_42846,
      O => VGA_SF691128_0
    );
  VGA_SF691128_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_SF691116_SW0_O_pack_1,
      O => VGA_SF691116_SW0_O
    );
  N653_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N653,
      O => N653_0
    );
  N653_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and01511_SW3_O_pack_1,
      O => VGA_bt_and01511_SW3_O
    );
  VGA_bt_mux0000_1_186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_186_42400,
      O => VGA_bt_mux0000_1_186_0
    );
  VGA_bt_mux0000_1_186_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_0_1101_O_pack_1,
      O => VGA_bt_mux0000_0_1101_O
    );
  N1256_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1256,
      O => N1256_0
    );
  N1256_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_14_9_pack_1,
      O => register_module_imp_registers_imp_read_data2_14_9_17976
    );
  N705_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N705,
      O => N705_0
    );
  N705_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_1016_SW0_SW1_O_pack_1,
      O => VGA_romAddr_mux0054_7_1016_SW0_SW1_O
    );
  N1086_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1086,
      O => N1086_0
    );
  N1086_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_0_157_SW0_O_pack_1,
      O => ALU_imp_tmp_0_157_SW0_O
    );
  N1258_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1258,
      O => N1258_0
    );
  N1258_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_13_9_pack_1,
      O => register_module_imp_registers_imp_read_data2_13_9_17965
    );
  N841_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N841,
      O => N841_0
    );
  N841_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_13_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_13_17_17438
    );
  VGA_romAddr_and0000243_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000243_43134,
      O => VGA_romAddr_and0000243_0
    );
  VGA_romAddr_and0000243_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000231_O_pack_1,
      O => VGA_romAddr_and0000231_O
    );
  VGA_bt_not000151_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000151,
      O => VGA_bt_not000151_0
    );
  VGA_bt_not000151_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000172_SW0_O_pack_2,
      O => VGA_romAddr_and0000172_SW0_O
    );
  VGA_romAddr_and0000159_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000159_43230,
      O => VGA_romAddr_and0000159_0
    );
  VGA_romAddr_and0000159_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N202_pack_1,
      O => VGA_N202
    );
  VGA_bt_not0001212_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001212,
      O => VGA_bt_not0001212_0
    );
  VGA_bt_not0001212_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_ge0018_pack_2,
      O => VGA_bt_cmp_ge0018
    );
  N1845_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1845,
      O => N1845_0
    );
  N1845_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1942_O_pack_1,
      O => VGA_romAddr_mux0054_6_1942_O
    );
  VGA_romAddr_and0000215_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000215_42966,
      O => VGA_romAddr_and0000215_0
    );
  VGA_romAddr_and0000215_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000215_SW0_O_pack_1,
      O => VGA_romAddr_and0000215_SW0_O
    );
  N827_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N827,
      O => N827_0
    );
  N827_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_operand2_src_tmp_0_pack_1,
      O => register_module_imp_operand2_src_tmp(0)
    );
  VGA_romAddr_and0000283_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000283_43278,
      O => VGA_romAddr_and0000283_0
    );
  VGA_romAddr_and0000283_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000282_O_pack_1,
      O => VGA_romAddr_and0000282_O
    );
  VGA_romAddr_and0000340_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000340_43182,
      O => VGA_romAddr_and0000340_0
    );
  VGA_romAddr_and0000340_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000340_SW0_O_pack_1,
      O => VGA_romAddr_and0000340_SW0_O
    );
  VGA_romAddr_and0000427_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000427_43302,
      O => VGA_romAddr_and0000427_0
    );
  VGA_romAddr_and0000427_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000424_O_pack_1,
      O => VGA_romAddr_and0000424_O
    );
  VGA_bt_not0001128_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001128,
      O => VGA_bt_not0001128_0
    );
  VGA_bt_not0001128_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_ge0015_pack_1,
      O => VGA_bt_cmp_ge0015
    );
  VGA_romAddr_and0000145_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000145_43014,
      O => VGA_romAddr_and0000145_0
    );
  VGA_romAddr_and0000145_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N2391_pack_1,
      O => VGA_N2391
    );
  VGA_romAddr_and0000194_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000194_43254,
      O => VGA_romAddr_and0000194_0
    );
  VGA_romAddr_and0000194_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000180_O_pack_1,
      O => VGA_romAddr_and0000180_O
    );
  VGA_romAddr_and0000406_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000406_43206,
      O => VGA_romAddr_and0000406_0
    );
  VGA_romAddr_and0000406_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N386_pack_1,
      O => VGA_N386
    );
  VGA_romAddr_and0000542_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000542_43326,
      O => VGA_romAddr_and0000542_0
    );
  VGA_romAddr_and0000542_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000509_SW1_O_pack_1,
      O => VGA_romAddr_and0000509_SW1_O
    );
  VGA_romAddr_and0000471_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000471_43350,
      O => VGA_romAddr_and0000471_0
    );
  VGA_romAddr_and0000471_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000471_SW0_O_pack_1,
      O => VGA_romAddr_and0000471_SW0_O
    );
  VGA_bt_not000171_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000171,
      O => VGA_bt_not000171_0
    );
  VGA_bt_not000171_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000201_SW1_O_pack_1,
      O => VGA_romAddr_and0000201_SW1_O
    );
  VGA_romAddr_and0000312_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000312_42990,
      O => VGA_romAddr_and0000312_0
    );
  VGA_romAddr_and0000312_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000312_SW1_O_pack_1,
      O => VGA_romAddr_and0000312_SW1_O
    );
  VGA_romAddr_and0000129_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000129_43038,
      O => VGA_romAddr_and0000129_0
    );
  VGA_romAddr_and0000129_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000118_O_pack_2,
      O => VGA_romAddr_and0000118_O
    );
  VGA_romAddr_and0000226_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000226_43062,
      O => VGA_romAddr_and0000226_0
    );
  VGA_romAddr_and0000226_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N260_pack_2,
      O => VGA_N260
    );
  VGA_bt_not0001104_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001104,
      O => VGA_bt_not0001104_0
    );
  VGA_bt_not0001104_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_ge0014_pack_1,
      O => VGA_bt_cmp_ge0014
    );
  ALU_imp_tmp_6_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_12_39397,
      O => ALU_imp_tmp_6_12_0
    );
  ALU_imp_tmp_6_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_12_SW0_O_pack_1,
      O => ALU_imp_tmp_6_12_SW0_O
    );
  ID_ALU_regs_imp_operand1_out_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(13),
      O => ID_ALU_regs_imp_operand1_out_2_DXMUX_39046
    );
  ID_ALU_regs_imp_operand1_out_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_2_60_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_2_60_O
    );
  ID_ALU_regs_imp_operand1_out_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_2_CLKINV_39030
    );
  ALU_imp_tmp_0_86_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_0_86_39253,
      O => ALU_imp_tmp_0_86_0
    );
  ALU_imp_tmp_0_86_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_0_76_SW1_O_pack_1,
      O => ALU_imp_tmp_0_76_SW1_O
    );
  ALU_imp_tmp_1_49_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_49_39301,
      O => ALU_imp_tmp_1_49_0
    );
  ALU_imp_tmp_1_49_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N25_pack_1,
      O => ALU_imp_N25
    );
  ALU_imp_tmp_4_95_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_4_95_39445,
      O => ALU_imp_tmp_4_95_0
    );
  ALU_imp_tmp_4_95_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_4_72_O_pack_1,
      O => ALU_imp_tmp_4_72_O
    );
  ALU_imp_tmp_4_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_4_10_39349,
      O => ALU_imp_tmp_4_10_0
    );
  ALU_imp_tmp_4_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh16160_O_pack_1,
      O => ALU_imp_Sh16160_O
    );
  N807_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N807,
      O => N807_0
    );
  N807_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_12_O_pack_1,
      O => ALU_imp_tmp_1_12_O
    );
  ALU_imp_tmp_6_41_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_41_39469,
      O => ALU_imp_tmp_6_41_0
    );
  ALU_imp_tmp_6_41_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh78_pack_1,
      O => ALU_imp_Sh78
    );
  ALU_imp_tmp_1_43_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_43_39205,
      O => ALU_imp_tmp_1_43_0
    );
  ALU_imp_tmp_1_43_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh33_pack_1,
      O => ALU_imp_Sh33
    );
  ALU_imp_tmp_4_89_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_4_89_39493,
      O => ALU_imp_tmp_4_89_0
    );
  ALU_imp_tmp_4_89_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N12_pack_1,
      O => ALU_imp_N12
    );
  ALU_imp_tmp_6_46_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_46_39517,
      O => ALU_imp_tmp_6_46_0
    );
  ALU_imp_tmp_6_46_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_34_O_pack_1,
      O => ALU_imp_tmp_6_34_O
    );
  ID_ALU_regs_imp_operand1_out_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(15),
      O => ID_ALU_regs_imp_operand1_out_0_DXMUX_39105
    );
  ID_ALU_regs_imp_operand1_out_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_read_data2_tmp_0_pack_1,
      O => register_module_imp_read_data2_tmp_0_Q
    );
  ID_ALU_regs_imp_operand1_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_0_CLKINV_39089
    );
  ALU_imp_tmp_1_34_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_34_39181,
      O => ALU_imp_tmp_1_34_0
    );
  ALU_imp_tmp_1_34_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1339_pack_1,
      O => N1339
    );
  ALU_imp_tmp_3_68_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_68_39373,
      O => ALU_imp_tmp_3_68_0
    );
  ALU_imp_tmp_3_68_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh79_pack_1,
      O => ALU_imp_Sh79
    );
  register_module_imp_registers_imp_regs_7_and0000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_and0000,
      O => register_module_imp_registers_imp_regs_7_and0000_0
    );
  register_module_imp_registers_imp_regs_7_and0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N37_pack_1,
      O => register_module_imp_registers_imp_N37
    );
  ALU_imp_tmp_5_45_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_45_39421,
      O => ALU_imp_tmp_5_45_0
    );
  ALU_imp_tmp_5_45_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_43_SW0_SW0_O_pack_1,
      O => ALU_imp_tmp_5_43_SW0_SW0_O
    );
  ALU_imp_tmp_3_23_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_23_39325,
      O => ALU_imp_tmp_3_23_0
    );
  ALU_imp_tmp_3_23_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_23_SW0_O_pack_1,
      O => ALU_imp_tmp_3_23_SW0_O
    );
  N925_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N925,
      O => N925_0
    );
  N925_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_84_O_pack_1,
      O => ALU_imp_tmp_1_84_O
    );
  ALU_imp_tmp_2_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_2_12_39229,
      O => ALU_imp_tmp_2_12_0
    );
  ALU_imp_tmp_2_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_2_12_SW0_O_pack_1,
      O => ALU_imp_tmp_2_12_SW0_O
    );
  ALU_imp_N27_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N27,
      O => ALU_imp_N27_0
    );
  ALU_imp_N27_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N797_pack_1,
      O => N797
    );
  ALU_imp_tmp_8_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_8_26_39661,
      O => ALU_imp_tmp_8_26_0
    );
  ALU_imp_tmp_8_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh32_pack_1,
      O => ALU_imp_Sh32
    );
  ID_ALU_regs_imp_operand2_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(14),
      O => ID_ALU_regs_imp_operand2_out_1_DXMUX_39880
    );
  ID_ALU_regs_imp_operand2_out_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_read_data2_tmp_1_pack_1,
      O => register_module_imp_read_data2_tmp_1_Q
    );
  ID_ALU_regs_imp_operand2_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_1_CLKINV_39864
    );
  ALU_imp_tmp_10_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_12_39932,
      O => ALU_imp_tmp_10_12_0
    );
  ALU_imp_tmp_10_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_12_SW0_O_pack_1,
      O => ALU_imp_tmp_10_12_SW0_O
    );
  ID_ALU_regs_imp_operand2_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(12),
      O => ID_ALU_regs_imp_operand2_out_3_DXMUX_39810
    );
  ID_ALU_regs_imp_operand2_out_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_12_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_12_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_3_CLKINV_39794
    );
  ALU_imp_tmp_6_69_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_69_39637,
      O => ALU_imp_tmp_6_69_0
    );
  ALU_imp_tmp_6_69_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh14_pack_2,
      O => ALU_imp_Sh14
    );
  ALU_imp_tmp_9_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_9_12_39685,
      O => ALU_imp_tmp_9_12_0
    );
  ALU_imp_tmp_9_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_9_12_SW0_O_pack_1,
      O => ALU_imp_tmp_9_12_SW0_O
    );
  ALU_imp_tmp_5_74_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_74,
      O => ALU_imp_tmp_5_74_0
    );
  ALU_imp_tmp_5_74_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N17_pack_1,
      O => ALU_imp_N17
    );
  ALU_imp_tmp_7_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_7_26_39613,
      O => ALU_imp_tmp_7_26_0
    );
  ALU_imp_tmp_7_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N72_pack_1,
      O => ALU_imp_N72
    );
  ALU_imp_tmp_5_79_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_79_39541,
      O => ALU_imp_tmp_5_79_0
    );
  ALU_imp_tmp_5_79_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_69_O_pack_1,
      O => ALU_imp_tmp_5_69_O
    );
  ALU_imp_tmp_8_57_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_8_57_39709,
      O => ALU_imp_tmp_8_57_0
    );
  ALU_imp_tmp_8_57_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_8_50_O_pack_1,
      O => ALU_imp_tmp_8_50_O
    );
  ID_ALU_regs_imp_operand2_out_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(13),
      O => ID_ALU_regs_imp_operand2_out_2_DXMUX_39845
    );
  ID_ALU_regs_imp_operand2_out_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_13_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_13_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_2_CLKINV_39829
    );
  register_module_imp_decoder_imp_immediate_or0000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_immediate_or0000,
      O => register_module_imp_decoder_imp_immediate_or0000_0
    );
  register_module_imp_decoder_imp_immediate_or0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand1_src_cmp_eq00051_O_pack_1,
      O => register_module_imp_controller_imp_operand1_src_cmp_eq00051_O
    );
  N818_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N818,
      O => N818_0
    );
  N818_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_10_5_pack_2,
      O => write_back_data_from_alu_tmp_10_5_17397
    );
  ID_ALU_regs_imp_operand2_out_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(11),
      O => ID_ALU_regs_imp_operand2_out_4_DXMUX_39775
    );
  ID_ALU_regs_imp_operand2_out_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_11_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_11_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_4_CLKINV_39759
    );
  N1437_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1437,
      O => N1437_0
    );
  N1437_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_9_O_pack_1,
      O => ALU_imp_tmp_3_9_O
    );
  ID_ALU_regs_imp_operand2_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(10),
      O => ID_ALU_regs_imp_operand2_out_5_DXMUX_39740
    );
  ID_ALU_regs_imp_operand2_out_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_10_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_10_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_5_CLKINV_39724
    );
  ALU_imp_tmp_0_132_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_0_132_40220,
      O => ALU_imp_tmp_0_132_0
    );
  ALU_imp_tmp_0_132_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_0_132_SW1_O_pack_1,
      O => ALU_imp_tmp_0_132_SW1_O
    );
  ALU_imp_tmp_15_48_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_15_48_40268,
      O => ALU_imp_tmp_15_48_0
    );
  ALU_imp_tmp_15_48_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N46_pack_1,
      O => ALU_imp_N46
    );
  ALU_imp_tmp_10_67_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_67_40028,
      O => ALU_imp_tmp_10_67_0
    );
  ALU_imp_tmp_10_67_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N28_pack_1,
      O => ALU_imp_N28
    );
  ALU_imp_tmp_1_165_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_165_40292,
      O => ALU_imp_tmp_1_165_0
    );
  ALU_imp_tmp_1_165_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_165_SW0_O_pack_2,
      O => ALU_imp_tmp_1_165_SW0_O
    );
  ALU_imp_tmp_15_71_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_15_71_40244,
      O => ALU_imp_tmp_15_71_0
    );
  ALU_imp_tmp_15_71_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_15_63_O_pack_1,
      O => ALU_imp_tmp_15_63_O
    );
  ALU_imp_tmp_1_191 : X_LUT4
    generic map(
      INIT => X"FEDC"
    )
    port map (
      ADR0 => ALU_imp_tmp_1_165_0,
      ADR1 => ALU_imp_N13,
      ADR2 => ALU_imp_tmp_1_191_SW0_SW0_O,
      ADR3 => N807_0,
      O => ALU_imp_tmp_1_191_40316
    );
  ALU_imp_tmp_1_191_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => ALU_imp_tmp_1_0_0,
      ADR1 => ALU_imp_tmp_1_43_0,
      ADR2 => ALU_imp_N25,
      ADR3 => N1334_0,
      O => ALU_imp_tmp_1_191_SW0_SW0_O_pack_1
    );
  ALU_imp_tmp_1_191_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_191_40316,
      O => ALU_imp_tmp_1_191_0
    );
  ALU_imp_tmp_1_191_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_191_SW0_SW0_O_pack_1,
      O => ALU_imp_tmp_1_191_SW0_SW0_O
    );
  ALU_imp_tmp_2_137_SW1 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => ALU_imp_N27_0,
      ADR1 => ALU_imp_N72,
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_tmp_2_137_SW1_O_pack_1
    );
  ALU_imp_tmp_2_137 : X_LUT4
    generic map(
      INIT => X"AE04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_tmp_2_137_SW1_O,
      ADR2 => N388_0,
      ADR3 => N1011,
      O => ALU_imp_tmp_2_137_40340
    );
  ALU_imp_tmp_2_137_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_2_137_40340,
      O => ALU_imp_tmp_2_137_0
    );
  ALU_imp_tmp_2_137_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_2_137_SW1_O_pack_1,
      O => ALU_imp_tmp_2_137_SW1_O
    );
  ALU_imp_tmp_10_61_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_61,
      O => ALU_imp_tmp_10_61_0
    );
  ALU_imp_tmp_10_61_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_cmp_eq0010_pack_1,
      O => ALU_imp_tmp_cmp_eq0010
    );
  ALU_imp_tmp_5_136_SW1 : X_LUT4
    generic map(
      INIT => X"00FB"
    )
    port map (
      ADR0 => ALU_imp_tmp_or00049_0,
      ADR1 => ALU_imp_Sh5,
      ADR2 => N1288_0,
      ADR3 => ALU_imp_tmp_5_121_0,
      O => ALU_imp_tmp_5_136_SW1_O_pack_1
    );
  ALU_imp_tmp_5_136 : X_LUT4
    generic map(
      INIT => X"F0F1"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => N386_0,
      ADR3 => ALU_imp_tmp_5_136_SW1_O,
      O => ALU_imp_tmp_5_136_40412
    );
  ALU_imp_tmp_5_136_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_136_40412,
      O => ALU_imp_tmp_5_136_0
    );
  ALU_imp_tmp_5_136_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_136_SW1_O_pack_1,
      O => ALU_imp_tmp_5_136_SW1_O
    );
  N1351_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1351,
      O => N1351_0
    );
  N1351_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1581_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_3_1581_SW0_O
    );
  ALU_imp_tmp_11_42_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_11_42_40004,
      O => ALU_imp_tmp_11_42_0
    );
  ALU_imp_tmp_11_42_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_11_22_O_pack_1,
      O => ALU_imp_tmp_11_22_O
    );
  ALU_imp_tmp_3_220_SW0 : X_LUT4
    generic map(
      INIT => X"1313"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ALU_imp_tmp_3_178,
      ADR2 => ALU_imp_Sh11,
      ADR3 => VCC,
      O => ALU_imp_tmp_3_220_SW0_O_pack_2
    );
  ALU_imp_tmp_3_220 : X_LUT4
    generic map(
      INIT => X"085D"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh7,
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ALU_imp_tmp_3_220_SW0_O,
      O => ALU_imp_tmp_3_220_40364
    );
  ALU_imp_tmp_3_220_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_220_40364,
      O => ALU_imp_tmp_3_220_0
    );
  ALU_imp_tmp_3_220_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_220_SW0_O_pack_2,
      O => ALU_imp_tmp_3_220_SW0_O
    );
  ALU_imp_tmp_3_247 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_0_91_0,
      ADR1 => ALU_imp_tmp_3_220_0,
      ADR2 => ALU_imp_tmp_3_109_17757,
      ADR3 => ALU_imp_tmp_3_117_O,
      O => ALU_imp_tmp_3_247_40388
    );
  ALU_imp_tmp_3_117 : X_LUT4
    generic map(
      INIT => X"0504"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_tmp_cmp_eq0010,
      ADR2 => N1429_0,
      ADR3 => ALU_imp_N25,
      O => ALU_imp_tmp_3_117_O_pack_1
    );
  ALU_imp_tmp_3_247_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_247_40388,
      O => ALU_imp_tmp_3_247_0
    );
  ALU_imp_tmp_3_247_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_117_O_pack_1,
      O => ALU_imp_tmp_3_117_O
    );
  ALU_imp_tmp_7_103_SW0 : X_LUT4
    generic map(
      INIT => X"BFFD"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => ID_ALU_regs_imp_op_code_out(0),
      O => ALU_imp_tmp_7_103_SW0_O_pack_1
    );
  ALU_imp_tmp_7_103 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => ALU_imp_tmp_or00049_0,
      ADR1 => ALU_imp_tmp_or00044_0,
      ADR2 => ALU_imp_tmp_or000414_17283,
      ADR3 => ALU_imp_tmp_7_103_SW0_O,
      O => ALU_imp_tmp_0_91
    );
  ALU_imp_tmp_0_91_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_0_91,
      O => ALU_imp_tmp_0_91_0
    );
  ALU_imp_tmp_0_91_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_7_103_SW0_O_pack_1,
      O => ALU_imp_tmp_7_103_SW0_O
    );
  ALU_imp_tmp_11_37_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_11_37_40052,
      O => ALU_imp_tmp_11_37_0
    );
  ALU_imp_tmp_11_37_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N22_pack_1,
      O => ALU_imp_N22
    );
  ALU_imp_tmp_7_102 : X_LUT4
    generic map(
      INIT => X"C8C8"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0010,
      ADR1 => ALU_imp_N4,
      ADR2 => ALU_imp_N25,
      ADR3 => VCC,
      O => ALU_imp_tmp_7_102_O_pack_1
    );
  ALU_imp_tmp_7_131 : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ALU_imp_tmp_0_91_0,
      ADR2 => ALU_imp_tmp_7_111_0,
      ADR3 => ALU_imp_tmp_7_102_O,
      O => ALU_imp_tmp_7_131_40460
    );
  ALU_imp_tmp_7_131_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_7_131_40460,
      O => ALU_imp_tmp_7_131_0
    );
  ALU_imp_tmp_7_131_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_7_102_O_pack_1,
      O => ALU_imp_tmp_7_102_O
    );
  ALU_imp_tmp_10_48_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_48_39980,
      O => ALU_imp_tmp_10_48_0
    );
  ALU_imp_tmp_10_48_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N13_pack_1,
      O => ALU_imp_N13
    );
  ALU_imp_tmp_12_76_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_12_76_40148,
      O => ALU_imp_tmp_12_76_0
    );
  ALU_imp_tmp_12_76_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_12_70_O_pack_1,
      O => ALU_imp_tmp_12_70_O
    );
  ALU_imp_tmp_13_62_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_13_62_40172,
      O => ALU_imp_tmp_13_62_0
    );
  ALU_imp_tmp_13_62_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_13_62_SW1_O_pack_1,
      O => ALU_imp_tmp_13_62_SW1_O
    );
  ALU_imp_tmp_11_73_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_11_73_40076,
      O => ALU_imp_tmp_11_73_0
    );
  ALU_imp_tmp_11_73_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_11_61_O_pack_1,
      O => ALU_imp_tmp_11_61_O
    );
  ALU_imp_tmp_13_20_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_13_20_40100,
      O => ALU_imp_tmp_13_20_0
    );
  ALU_imp_tmp_13_20_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_11_2_pack_1,
      O => ALU_imp_tmp_11_2
    );
  ALU_imp_tmp_9_110 : X_LUT4
    generic map(
      INIT => X"FDEC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(9),
      ADR1 => ALU_imp_N46,
      ADR2 => ALU_imp_tmp_cmp_eq0003,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_9_110_O_pack_1
    );
  ALU_imp_tmp_9_122 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(9),
      ADR1 => ALU_imp_Sh109,
      ADR2 => ALU_imp_tmp_10_117_0,
      ADR3 => ALU_imp_tmp_9_110_O,
      O => ALU_imp_tmp_9_122_40544
    );
  ALU_imp_tmp_9_122_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_9_122_40544,
      O => ALU_imp_tmp_9_122_0
    );
  ALU_imp_tmp_9_122_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_9_110_O_pack_1,
      O => ALU_imp_tmp_9_110_O
    );
  register_module_imp_decoder_imp_read_reg_2_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(5),
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => register_module_imp_controller_imp_operand2_src_cmp_eq0002_0,
      ADR3 => VCC,
      O => N1219_pack_1
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000026_SW0 : X_LUT4
    generic map(
      INIT => X"5959"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(0),
      ADR1 => N1219,
      ADR2 => read_reg_2_from_id_3_0,
      ADR3 => VCC,
      O => N907
    );
  N907_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N907,
      O => N907_0
    );
  N907_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1219_pack_1,
      O => N1219
    );
  ALU_imp_tmp_8_130 : X_LUT4
    generic map(
      INIT => X"5054"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ALU_imp_tmp_8_111_0,
      ADR2 => ALU_imp_tmp_8_102_0,
      ADR3 => ALU_imp_tmp_8_113_SW0_O,
      O => ALU_imp_tmp_8_130_40520
    );
  ALU_imp_tmp_8_113_SW0 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => ALU_imp_N27_0,
      ADR1 => ALU_imp_N72,
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_tmp_8_113_SW0_O_pack_1
    );
  ALU_imp_tmp_8_130_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_8_130_40520,
      O => ALU_imp_tmp_8_130_0
    );
  ALU_imp_tmp_8_130_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_8_113_SW0_O_pack_1,
      O => ALU_imp_tmp_8_113_SW0_O
    );
  ALU_imp_tmp_9_177 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_N13,
      ADR1 => ALU_imp_tmp_9_155_0,
      ADR2 => ALU_imp_tmp_9_48_SW0_O,
      ADR3 => N1391_0,
      O => alu_result_from_alu_tmp(9)
    );
  ALU_MEM_regs_imp_mem_address_out_9_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_9_FFX_RST
    );
  ALU_MEM_regs_imp_mem_address_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_9_DXMUX_40624,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_9_CLKINV_40608,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_9_FFX_RST,
      O => ALU_MEM_regs_imp_mem_address_out(9)
    );
  ALU_imp_tmp_9_48_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => ALU_imp_tmp_9_37_0,
      ADR1 => ALU_imp_tmp_10_22,
      ADR2 => ALU_imp_tmp_or0000_17674,
      ADR3 => ALU_imp_tmp_addsub0000(9),
      O => ALU_imp_tmp_9_48_SW0_O_pack_1
    );
  ALU_MEM_regs_imp_mem_address_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_9_FXMUX_40623,
      O => ALU_MEM_regs_imp_mem_address_out_9_DXMUX_40624
    );
  ALU_MEM_regs_imp_mem_address_out_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_9_FXMUX_40623,
      O => alu_result_from_alu_tmp_9_0
    );
  ALU_MEM_regs_imp_mem_address_out_9_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp(9),
      O => ALU_MEM_regs_imp_mem_address_out_9_FXMUX_40623
    );
  ALU_MEM_regs_imp_mem_address_out_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_9_48_SW0_O_pack_1,
      O => ALU_imp_tmp_9_48_SW0_O
    );
  ALU_MEM_regs_imp_mem_address_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_9_CLKINV_40608
    );
  register_module_imp_decoder_imp_read_reg_1_or000468_SW0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_11_1_17791,
      ADR1 => IF_ID_regs_imp_instruction_out_13_1_17792,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_decoder_imp_read_reg_1_or000468_SW0_O_pack_1
    );
  register_module_imp_decoder_imp_read_reg_1_or000468 : X_LUT4
    generic map(
      INIT => X"9800"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_12_3_17788,
      ADR1 => IF_ID_regs_imp_instruction_out_15_2_17789,
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => register_module_imp_decoder_imp_read_reg_1_or000468_SW0_O,
      O => register_module_imp_decoder_imp_read_reg_1_or000468_40724
    );
  register_module_imp_decoder_imp_read_reg_1_or000468_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_or000468_40724,
      O => register_module_imp_decoder_imp_read_reg_1_or000468_0
    );
  register_module_imp_decoder_imp_read_reg_1_or000468_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_or000468_SW0_O_pack_1,
      O => register_module_imp_decoder_imp_read_reg_1_or000468_SW0_O
    );
  VGA_romAddr_and000028_SW0 : X_LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(0),
      ADR3 => VGA_bt_or0000,
      O => N1843
    );
  VGA_SF36311 : X_LUT4
    generic map(
      INIT => X"0110"
    )
    port map (
      ADR0 => VGA_y(3),
      ADR1 => VGA_y(8),
      ADR2 => VGA_y(6),
      ADR3 => VGA_y(7),
      O => VGA_bt_or0000_pack_1
    );
  N1843_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1843,
      O => N1843_0
    );
  N1843_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_or0000_pack_1,
      O => VGA_bt_or0000
    );
  VGA_romAddr_and000028 : X_LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      ADR0 => VGA_N315,
      ADR1 => VGA_x(1),
      ADR2 => N1843_0,
      ADR3 => VGA_romAddr_and00009_O,
      O => VGA_romAddr_and000028_40796
    );
  VGA_romAddr_and00009 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(3),
      ADR2 => VGA_x(2),
      ADR3 => VGA_N109,
      O => VGA_romAddr_and00009_O_pack_2
    );
  VGA_romAddr_and000028_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and000028_40796,
      O => VGA_romAddr_and000028_0
    );
  VGA_romAddr_and000028_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and00009_O_pack_2,
      O => VGA_romAddr_and00009_O
    );
  register_module_imp_decoder_imp_read_reg_1_or000410 : X_LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_12_3_17788,
      ADR1 => IF_ID_regs_imp_instruction_out_13_2_17797,
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => register_module_imp_N26,
      O => register_module_imp_decoder_imp_read_reg_1_or000410_O_pack_1
    );
  register_module_imp_decoder_imp_read_reg_1_or000486 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => register_module_imp_decoder_imp_read_reg_1_or000454_0,
      ADR1 => register_module_imp_decoder_imp_read_reg_1_or000424_0,
      ADR2 => register_module_imp_decoder_imp_read_reg_1_or000468_0,
      ADR3 => register_module_imp_decoder_imp_read_reg_1_or000410_O,
      O => register_module_imp_decoder_imp_read_reg_1_or0004
    );
  register_module_imp_decoder_imp_read_reg_1_or0004_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_or0004,
      O => register_module_imp_decoder_imp_read_reg_1_or0004_0
    );
  register_module_imp_decoder_imp_read_reg_1_or0004_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_or000410_O_pack_1,
      O => register_module_imp_decoder_imp_read_reg_1_or000410_O
    );
  VGA_romAddr_and000037 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_N315,
      ADR1 => VGA_bt_not000132_O,
      ADR2 => VGA_N1021_0,
      ADR3 => VCC,
      O => VGA_bt_not000128
    );
  VGA_bt_not000132 : X_LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_N126,
      ADR2 => VGA_N175,
      ADR3 => VGA_N109,
      O => VGA_bt_not000132_O_pack_1
    );
  VGA_bt_not000128_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000128,
      O => VGA_bt_not000128_0
    );
  VGA_bt_not000128_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000132_O_pack_1,
      O => VGA_bt_not000132_O
    );
  ID_ALU_regs_imp_operand2_out_mux0001_8_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_7_0,
      ADR2 => N504_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_8_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(8)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_9_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_6_0,
      ADR2 => N501_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_9_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(9)
    );
  VGA_romAddr_and000074 : X_LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_N2391,
      ADR2 => VGA_romAddr_and000043_0,
      ADR3 => VGA_romAddr_and000062_O,
      O => VGA_romAddr_and000074_40844
    );
  VGA_romAddr_and000062 : X_LUT4
    generic map(
      INIT => X"3F1F"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_x(1),
      ADR2 => VGA_x(2),
      ADR3 => VGA_N202,
      O => VGA_romAddr_and000062_O_pack_1
    );
  VGA_romAddr_and000074_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and000074_40844,
      O => VGA_romAddr_and000074_0
    );
  VGA_romAddr_and000074_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and000062_O_pack_1,
      O => VGA_romAddr_and000062_O
    );
  VGA_bt_cmp_ge00102 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_x(6),
      ADR2 => N52_0,
      ADR3 => VGA_N126,
      O => VGA_bt_cmp_ge00102_O_pack_1
    );
  VGA_romAddr_and000085 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_bt_cmp_ge00102_O,
      ADR1 => VGA_bt_cmp_le0010_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_not000132_40868
    );
  VGA_bt_not000132_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000132_40868,
      O => VGA_bt_not000132_0
    );
  VGA_bt_not000132_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_ge00102_O_pack_1,
      O => VGA_bt_cmp_ge00102_O
    );
  ALU_imp_Sh11931 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ID_ALU_regs_imp_operand2_out(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_N24_pack_1
    );
  ALU_imp_tmp_9_117 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(0),
      ADR1 => ID_ALU_regs_imp_op_code_out(3),
      ADR2 => ALU_imp_N24,
      ADR3 => ALU_imp_N17,
      O => ALU_imp_tmp_10_117
    );
  ALU_imp_tmp_10_117_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_117,
      O => ALU_imp_tmp_10_117_0
    );
  ALU_imp_tmp_10_117_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N24_pack_1,
      O => ALU_imp_N24
    );
  ALU_imp_tmp_10_122 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(10),
      ADR1 => ALU_imp_Sh110,
      ADR2 => ALU_imp_tmp_10_117_0,
      ADR3 => ALU_imp_tmp_10_110_O,
      O => ALU_imp_tmp_10_122_40916
    );
  ALU_imp_tmp_10_110 : X_LUT4
    generic map(
      INIT => X"FDEC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(10),
      ADR1 => ALU_imp_N46,
      ADR2 => ALU_imp_tmp_cmp_eq0003,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_10_110_O_pack_1
    );
  ALU_imp_tmp_10_122_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_122_40916,
      O => ALU_imp_tmp_10_122_0
    );
  ALU_imp_tmp_10_122_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_110_O_pack_1,
      O => ALU_imp_tmp_10_110_O
    );
  ALU_imp_tmp_10_155 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_N22,
      ADR1 => ALU_imp_tmp_10_148,
      ADR2 => ALU_imp_tmp_10_131_0,
      ADR3 => ALU_imp_tmp_10_122_0,
      O => ALU_imp_tmp_10_155_40940
    );
  ALU_imp_tmp_14_10 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ALU_imp_Sh14,
      ADR1 => ALU_imp_Sh78,
      ADR2 => ALU_imp_N72,
      ADR3 => ALU_imp_N27_0,
      O => ALU_imp_tmp_10_148_pack_1
    );
  ALU_imp_tmp_10_155_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_155_40940,
      O => ALU_imp_tmp_10_155_0
    );
  ALU_imp_tmp_10_155_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_148_pack_1,
      O => ALU_imp_tmp_10_148
    );
  VGA_romAddr_mux0054_5_912 : X_LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => N1146_0,
      ADR2 => VGA_romAddr_mux0054_5_839_0,
      ADR3 => N1147,
      O => VGA_romAddr_mux0054_5_912_O_pack_1
    );
  VGA_romAddr_mux0054_5_2123_SW0 : X_LUT4
    generic map(
      INIT => X"FFCD"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_romAddr_mux0054_5_149_0,
      ADR2 => N1343_0,
      ADR3 => VGA_romAddr_mux0054_5_912_O,
      O => N1847
    );
  N1847_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1847,
      O => N1847_0
    );
  N1847_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_912_O_pack_1,
      O => VGA_romAddr_mux0054_5_912_O
    );
  ALU_imp_tmp_10_177 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_addsub0000(10),
      ADR2 => ALU_imp_tmp_10_48_0,
      ADR3 => ALU_imp_tmp_10_165_SW0_O,
      O => alu_result_from_alu_tmp(10)
    );
  ALU_imp_tmp_10_165_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_10_76_0,
      ADR1 => ALU_imp_tmp_10_67_0,
      ADR2 => ALU_imp_tmp_10_155_0,
      ADR3 => VCC,
      O => ALU_imp_tmp_10_165_SW0_O_pack_1
    );
  ALU_MEM_regs_imp_mem_address_out_10_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_10_FFX_RST
    );
  ALU_MEM_regs_imp_mem_address_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_10_DXMUX_40972,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_10_CLKINV_40955,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_10_FFX_RST,
      O => ALU_MEM_regs_imp_mem_address_out(10)
    );
  ALU_MEM_regs_imp_mem_address_out_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_10_FXMUX_40971,
      O => ALU_MEM_regs_imp_mem_address_out_10_DXMUX_40972
    );
  ALU_MEM_regs_imp_mem_address_out_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_10_FXMUX_40971,
      O => alu_result_from_alu_tmp_10_0
    );
  ALU_MEM_regs_imp_mem_address_out_10_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp(10),
      O => ALU_MEM_regs_imp_mem_address_out_10_FXMUX_40971
    );
  ALU_MEM_regs_imp_mem_address_out_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_165_SW0_O_pack_1,
      O => ALU_imp_tmp_10_165_SW0_O
    );
  ALU_MEM_regs_imp_mem_address_out_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_10_CLKINV_40955
    );
  ID_ALU_regs_imp_operand2_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_7_DXMUX_41905,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_7_CLKINV_41889,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_7_FFX_RSTAND_41910,
      O => ID_ALU_regs_imp_operand2_out(7)
    );
  ID_ALU_regs_imp_operand2_out_7_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_7_FFX_RSTAND_41910
    );
  ALU_imp_tmp_13_10 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => ALU_imp_Sh77_0,
      ADR1 => ALU_imp_Sh13_0,
      ADR2 => ALU_imp_N72,
      ADR3 => ALU_imp_N27_0,
      O => ALU_imp_tmp_13_10_pack_1
    );
  ALU_imp_tmp_9_155 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => ALU_imp_N22,
      ADR1 => ALU_imp_tmp_10_131_0,
      ADR2 => ALU_imp_tmp_13_10_17725,
      ADR3 => ALU_imp_tmp_9_122_0,
      O => ALU_imp_tmp_9_155_40592
    );
  ALU_imp_tmp_9_155_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_9_155_40592,
      O => ALU_imp_tmp_9_155_0
    );
  ALU_imp_tmp_9_155_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_13_10_pack_1,
      O => ALU_imp_tmp_13_10_17725
    );
  ALU_MEM_regs_imp_mem_address_out_7_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_7_FFX_RST
    );
  ALU_MEM_regs_imp_mem_address_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_7_DXMUX_40492,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_7_CLKINV_40476,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_7_FFX_RST,
      O => ALU_MEM_regs_imp_mem_address_out(7)
    );
  ALU_imp_tmp_7_140_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_7_64_0,
      ADR1 => N1151_0,
      ADR2 => N402_0,
      ADR3 => ALU_imp_N13,
      O => ALU_imp_tmp_7_140_SW0_O_pack_1
    );
  ALU_imp_tmp_7_153 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => ALU_imp_tmp_7_131_0,
      ADR1 => ALU_imp_tmp_addsub0000(7),
      ADR2 => ALU_imp_tmp_or0000_17674,
      ADR3 => ALU_imp_tmp_7_140_SW0_O,
      O => alu_result_from_alu_tmp(7)
    );
  ALU_MEM_regs_imp_mem_address_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_7_FXMUX_40491,
      O => ALU_MEM_regs_imp_mem_address_out_7_DXMUX_40492
    );
  ALU_MEM_regs_imp_mem_address_out_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_7_FXMUX_40491,
      O => alu_result_from_alu_tmp_7_0
    );
  ALU_MEM_regs_imp_mem_address_out_7_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp(7),
      O => ALU_MEM_regs_imp_mem_address_out_7_FXMUX_40491
    );
  ALU_MEM_regs_imp_mem_address_out_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_7_140_SW0_O_pack_1,
      O => ALU_imp_tmp_7_140_SW0_O
    );
  ALU_MEM_regs_imp_mem_address_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_7_CLKINV_40476
    );
  VGA_bt_cmp_ge0020211 : X_LUT4
    generic map(
      INIT => X"ECEC"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_x(5),
      ADR2 => VGA_N175,
      ADR3 => VCC,
      O => VGA_N29
    );
  VGA_bt_not0001311 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_x_3_2_16792,
      ADR1 => VGA_x(1),
      ADR2 => VGA_x(2),
      ADR3 => VGA_x(0),
      O => VGA_N175_pack_1
    );
  VGA_N29_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N29,
      O => VGA_N29_0
    );
  VGA_N29_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N175_pack_1,
      O => VGA_N175
    );
  VGA_bt_cmp_ge0019211 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_N294,
      ADR2 => VGA_N289,
      ADR3 => VCC,
      O => VGA_N37
    );
  VGA_SF2941 : X_LUT4
    generic map(
      INIT => X"7F7F"
    )
    port map (
      ADR0 => VGA_x(2),
      ADR1 => VGA_x(0),
      ADR2 => VGA_x(1),
      ADR3 => VCC,
      O => VGA_N289_pack_1
    );
  VGA_N37_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N37,
      O => VGA_N37_0
    );
  VGA_N37_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N289_pack_1,
      O => VGA_N289
    );
  ALU_MEM_regs_imp_write_back_data_out_2_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_2_FFX_RST
    );
  ALU_MEM_regs_imp_write_back_data_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_2_DXMUX_41343,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_2_CLKINV_41326,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_2_FFX_RST,
      O => ALU_MEM_regs_imp_write_back_data_out(2)
    );
  ALU_MEM_regs_imp_write_back_data_out_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(2),
      O => ALU_MEM_regs_imp_write_back_data_out_2_DXMUX_41343
    );
  ALU_MEM_regs_imp_write_back_data_out_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_2_5_pack_2,
      O => write_back_data_from_alu_tmp_2_5_17510
    );
  ALU_MEM_regs_imp_write_back_data_out_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_2_CLKINV_41326
    );
  ALU_MEM_regs_imp_write_back_data_out_4_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_4_FFX_RST
    );
  ALU_MEM_regs_imp_write_back_data_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_4_DXMUX_41378,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_4_CLKINV_41361,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_4_FFX_RST,
      O => ALU_MEM_regs_imp_write_back_data_out(4)
    );
  write_back_data_from_alu_tmp_4_53 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_4_26_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_4_111_0,
      ADR3 => write_back_data_from_alu_tmp_4_5_17517,
      O => write_back_data_from_alu_tmp(4)
    );
  ALU_MEM_regs_imp_write_back_data_out_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(4),
      O => ALU_MEM_regs_imp_write_back_data_out_4_DXMUX_41378
    );
  ALU_MEM_regs_imp_write_back_data_out_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_4_5_pack_2,
      O => write_back_data_from_alu_tmp_4_5_17517
    );
  ALU_MEM_regs_imp_write_back_data_out_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_4_CLKINV_41361
    );
  write_back_data_from_alu_tmp_2_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(2),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_2_5_pack_2
    );
  write_back_data_from_alu_tmp_4_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(4),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_4_5_pack_2
    );
  VGA_romAddr_mux0054_5_381 : X_LUT4
    generic map(
      INIT => X"2020"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0148_16012,
      ADR2 => VGA_N317_0,
      ADR3 => VCC,
      O => VGA_N413_pack_1
    );
  VGA_romAddr_mux0054_5_2080_SW0 : X_LUT4
    generic map(
      INIT => X"1113"
    )
    port map (
      ADR0 => VGA_N413,
      ADR1 => VGA_romAddr_mux0054_5_1293_0,
      ADR2 => VGA_romAddr_mux0054_5_2013_0,
      ADR3 => VGA_romAddr_mux0054_5_1735_0,
      O => N1343
    );
  N1343_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1343,
      O => N1343_0
    );
  N1343_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N413_pack_1,
      O => VGA_N413
    );
  register_module_imp_decoder_imp_read_reg_1_0_20_SW0 : X_LUT4
    generic map(
      INIT => X"0013"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(5),
      ADR1 => register_module_imp_decoder_imp_read_reg_1_or0004_0,
      ADR2 => register_module_imp_N6,
      ADR3 => register_module_imp_decoder_imp_read_reg_1_0_8_SW0_O,
      O => N606
    );
  register_module_imp_decoder_imp_read_reg_1_0_8_SW0 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(8),
      ADR1 => IF_ID_regs_imp_instruction_out(9),
      ADR2 => IF_ID_regs_imp_instruction_out(10),
      ADR3 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      O => register_module_imp_decoder_imp_read_reg_1_0_8_SW0_O_pack_1
    );
  N606_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N606,
      O => N606_0
    );
  N606_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_0_8_SW0_O_pack_1,
      O => register_module_imp_decoder_imp_read_reg_1_0_8_SW0_O
    );
  ALU_imp_tmp_12_127 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => ALU_imp_tmp_12_107,
      ADR1 => ALU_imp_tmp_12_76_0,
      ADR2 => ALU_imp_tmp_12_58_O,
      ADR3 => ALU_imp_tmp_10_22,
      O => ALU_imp_tmp_12_127_41072
    );
  ALU_imp_tmp_12_58 : X_LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(12),
      ADR1 => ALU_imp_N46,
      ADR2 => N1358_0,
      ADR3 => N1357_0,
      O => ALU_imp_tmp_12_58_O_pack_1
    );
  ALU_imp_tmp_12_127_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_12_127_41072,
      O => ALU_imp_tmp_12_127_0
    );
  ALU_imp_tmp_12_127_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_12_58_O_pack_1,
      O => ALU_imp_tmp_12_58_O
    );
  ALU_imp_tmp_6_163_SW0 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => ALU_imp_N13,
      ADR1 => ALU_imp_tmp_addsub0000(6),
      ADR2 => ALU_imp_tmp_or0000_17674,
      ADR3 => N1068_0,
      O => ALU_imp_tmp_6_163_SW0_O_pack_1
    );
  write_back_data_from_alu_tmp_0_12 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_6_136,
      ADR1 => ALU_imp_tmp_6_163_SW0_O,
      ADR2 => alu_result_from_alu_tmp_15_0,
      ADR3 => alu_result_from_alu_tmp_7_0,
      O => write_back_data_from_alu_tmp_0_12_41240
    );
  write_back_data_from_alu_tmp_0_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_12_41240,
      O => write_back_data_from_alu_tmp_0_12_0
    );
  write_back_data_from_alu_tmp_0_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_163_SW0_O_pack_1,
      O => ALU_imp_tmp_6_163_SW0_O
    );
  ALU_MEM_regs_imp_write_back_data_out_5_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_5_FFX_RST
    );
  ALU_MEM_regs_imp_write_back_data_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_5_DXMUX_41413,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_5_CLKINV_41396,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_5_FFX_RST,
      O => ALU_MEM_regs_imp_write_back_data_out(5)
    );
  write_back_data_from_alu_tmp_5_53 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_5_26_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_5_111_0,
      ADR3 => write_back_data_from_alu_tmp_5_5_17525,
      O => write_back_data_from_alu_tmp(5)
    );
  ALU_MEM_regs_imp_write_back_data_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(5),
      O => ALU_MEM_regs_imp_write_back_data_out_5_DXMUX_41413
    );
  ALU_MEM_regs_imp_write_back_data_out_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_5_5_pack_2,
      O => write_back_data_from_alu_tmp_5_5_17525
    );
  ALU_MEM_regs_imp_write_back_data_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_5_CLKINV_41396
    );
  write_back_data_from_alu_tmp_2_53 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_2_26_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_2_111_0,
      ADR3 => write_back_data_from_alu_tmp_2_5_17510,
      O => write_back_data_from_alu_tmp(2)
    );
  write_back_data_from_alu_tmp_5_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(5),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_5_5_pack_2
    );
  write_back_data_from_alu_tmp_0_47_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_5_136_0,
      ADR1 => N693_0,
      ADR2 => alu_result_from_alu_tmp_11_0,
      ADR3 => alu_result_from_alu_tmp_12_0,
      O => write_back_data_from_alu_tmp_0_47_SW0_O_pack_1
    );
  write_back_data_from_alu_tmp_0_47_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_47_41264,
      O => write_back_data_from_alu_tmp_0_47_0
    );
  write_back_data_from_alu_tmp_0_47_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_47_SW0_O_pack_1,
      O => write_back_data_from_alu_tmp_0_47_SW0_O
    );
  register_module_imp_controller_imp_operand2_src_0_60 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(3),
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => IF_ID_regs_imp_instruction_out(11),
      O => register_module_imp_controller_imp_operand2_src_0_60_O_pack_1
    );
  register_module_imp_controller_imp_operand2_src_0_76 : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => register_module_imp_controller_imp_operand2_src_0_60_O,
      ADR3 => register_module_imp_controller_imp_operand2_src_0_65_0,
      O => register_module_imp_controller_imp_operand2_src_0_76_41312
    );
  register_module_imp_controller_imp_operand2_src_0_76_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand2_src_0_76_41312,
      O => register_module_imp_controller_imp_operand2_src_0_76_0
    );
  register_module_imp_controller_imp_operand2_src_0_76_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand2_src_0_60_O_pack_1,
      O => register_module_imp_controller_imp_operand2_src_0_60_O
    );
  ALU_imp_tmp_14_62 : X_LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(14),
      ADR1 => ALU_imp_N46,
      ADR2 => N1355_0,
      ADR3 => N1354_0,
      O => ALU_imp_tmp_14_62_O_pack_1
    );
  ALU_imp_tmp_14_111 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => ALU_imp_tmp_14_102_0,
      ADR1 => ALU_imp_tmp_14_62_O,
      ADR2 => ALU_imp_tmp_14_80_0,
      ADR3 => ALU_imp_tmp_10_22,
      O => ALU_imp_tmp_14_111_41144
    );
  ALU_imp_tmp_14_111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_14_111_41144,
      O => ALU_imp_tmp_14_111_0
    );
  ALU_imp_tmp_14_111_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_14_62_O_pack_1,
      O => ALU_imp_tmp_14_62_O
    );
  ALU_imp_Sh11811 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh110,
      ADR2 => ALU_imp_Sh106,
      ADR3 => VCC,
      O => ALU_imp_N111_pack_2
    );
  ALU_imp_tmp_14_102 : X_LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      ADR0 => ALU_imp_Sh102,
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(2),
      ADR3 => ALU_imp_N111,
      O => ALU_imp_tmp_14_102_41120
    );
  ALU_imp_tmp_14_102_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_14_102_41120,
      O => ALU_imp_tmp_14_102_0
    );
  ALU_imp_tmp_14_102_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N111_pack_2,
      O => ALU_imp_N111
    );
  ALU_MEM_regs_imp_mem_address_out_11_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_11_FFX_RST
    );
  ALU_MEM_regs_imp_mem_address_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_11_DXMUX_41008,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_11_CLKINV_40992,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_11_FFX_RST,
      O => ALU_MEM_regs_imp_mem_address_out(11)
    );
  ALU_imp_tmp_11_15 : X_LUT4
    generic map(
      INIT => X"FFF2"
    )
    port map (
      ADR0 => ALU_imp_Sh11,
      ADR1 => N744_0,
      ADR2 => ALU_imp_tmp_11_2,
      ADR3 => ALU_imp_N13,
      O => ALU_imp_tmp_11_15_O_pack_1
    );
  ALU_imp_tmp_11_154 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_addsub0000(11),
      ADR2 => ALU_imp_tmp_11_129_0,
      ADR3 => ALU_imp_tmp_11_15_O,
      O => alu_result_from_alu_tmp(11)
    );
  ALU_MEM_regs_imp_mem_address_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_11_FXMUX_41007,
      O => ALU_MEM_regs_imp_mem_address_out_11_DXMUX_41008
    );
  ALU_MEM_regs_imp_mem_address_out_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_11_FXMUX_41007,
      O => alu_result_from_alu_tmp_11_0
    );
  ALU_MEM_regs_imp_mem_address_out_11_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp(11),
      O => ALU_MEM_regs_imp_mem_address_out_11_FXMUX_41007
    );
  ALU_MEM_regs_imp_mem_address_out_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_11_15_O_pack_1,
      O => ALU_imp_tmp_11_15_O
    );
  ALU_MEM_regs_imp_mem_address_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_11_CLKINV_40992
    );
  ALU_imp_tmp_15_101 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ALU_imp_tmp_15_90_0,
      ADR2 => ALU_imp_N4,
      ADR3 => ALU_imp_tmp_10_22,
      O => ALU_imp_tmp_15_101_41192
    );
  ALU_imp_tmp_13_94 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(0),
      ADR1 => ID_ALU_regs_imp_op_code_out(3),
      ADR2 => ALU_imp_N17,
      ADR3 => ALU_imp_N25,
      O => ALU_imp_tmp_10_22_pack_1
    );
  ALU_imp_tmp_15_101_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_15_101_41192,
      O => ALU_imp_tmp_15_101_0
    );
  ALU_imp_tmp_15_101_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_22_pack_1,
      O => ALU_imp_tmp_10_22
    );
  ALU_imp_tmp_13_80 : X_LUT4
    generic map(
      INIT => X"CC80"
    )
    port map (
      ADR0 => ALU_imp_Sh33,
      ADR1 => ALU_imp_N24,
      ADR2 => ALU_imp_N25,
      ADR3 => ALU_imp_tmp_13_74,
      O => ALU_imp_tmp_13_80_O_pack_1
    );
  ALU_imp_tmp_13_111 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => ALU_imp_tmp_13_62_0,
      ADR1 => ALU_imp_tmp_10_22,
      ADR2 => ALU_imp_tmp_13_102,
      ADR3 => ALU_imp_tmp_13_80_O,
      O => ALU_imp_tmp_13_111_41096
    );
  ALU_imp_tmp_13_111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_13_111_41096,
      O => ALU_imp_tmp_13_111_0
    );
  ALU_imp_tmp_13_111_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_13_80_O_pack_1,
      O => ALU_imp_tmp_13_80_O
    );
  ALU_MEM_regs_imp_mem_address_out_12_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_12_FFX_RST
    );
  ALU_MEM_regs_imp_mem_address_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_12_DXMUX_41044,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_12_CLKINV_41028,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_12_FFX_RST,
      O => ALU_MEM_regs_imp_mem_address_out(12)
    );
  ALU_imp_tmp_12_151 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_addsub0000(12),
      ADR2 => ALU_imp_tmp_12_127_0,
      ADR3 => ALU_imp_tmp_12_15_O,
      O => alu_result_from_alu_tmp(12)
    );
  ALU_imp_tmp_12_15 : X_LUT4
    generic map(
      INIT => X"FFF2"
    )
    port map (
      ADR0 => ALU_imp_Sh12,
      ADR1 => N744_0,
      ADR2 => ALU_imp_tmp_11_2,
      ADR3 => ALU_imp_N13,
      O => ALU_imp_tmp_12_15_O_pack_1
    );
  ALU_MEM_regs_imp_mem_address_out_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_12_FXMUX_41043,
      O => ALU_MEM_regs_imp_mem_address_out_12_DXMUX_41044
    );
  ALU_MEM_regs_imp_mem_address_out_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_12_FXMUX_41043,
      O => alu_result_from_alu_tmp_12_0
    );
  ALU_MEM_regs_imp_mem_address_out_12_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp(12),
      O => ALU_MEM_regs_imp_mem_address_out_12_FXMUX_41043
    );
  ALU_MEM_regs_imp_mem_address_out_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_12_15_O_pack_1,
      O => ALU_imp_tmp_12_15_O
    );
  ALU_MEM_regs_imp_mem_address_out_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_12_CLKINV_41028
    );
  write_back_data_from_alu_tmp_0_47 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => alu_result_from_alu_tmp(4),
      ADR1 => alu_result_from_alu_tmp(3),
      ADR2 => alu_result_from_alu_tmp(2),
      ADR3 => write_back_data_from_alu_tmp_0_47_SW0_O,
      O => write_back_data_from_alu_tmp_0_47_41264
    );
  write_back_data_from_alu_tmp_0_92_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(8),
      ADR1 => write_back_data_from_alu_tmp_0_83_0,
      ADR2 => write_back_data_from_alu_tmp_0_78_0,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_0_92_SW0_O_pack_1
    );
  write_back_data_from_alu_tmp_0_92 : X_LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(7),
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => write_back_data_from_alu_tmp_0_92_SW0_O,
      O => write_back_data_from_alu_tmp_0_92_41288
    );
  write_back_data_from_alu_tmp_0_92_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_92_41288,
      O => write_back_data_from_alu_tmp_0_92_0
    );
  write_back_data_from_alu_tmp_0_92_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_92_SW0_O_pack_1,
      O => write_back_data_from_alu_tmp_0_92_SW0_O
    );
  ALU_MEM_regs_imp_write_back_data_out_7_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_7_FFX_RST
    );
  ALU_MEM_regs_imp_write_back_data_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_7_DXMUX_41472,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_7_CLKINV_41456,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_7_FFX_RST,
      O => ALU_MEM_regs_imp_write_back_data_out(7)
    );
  write_back_data_from_alu_tmp_7_53 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_7_26_17534,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_7_111_0,
      ADR3 => write_back_data_from_alu_tmp_7_5_0,
      O => write_back_data_from_alu_tmp(7)
    );
  ALU_MEM_regs_imp_write_back_data_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(7),
      O => ALU_MEM_regs_imp_write_back_data_out_7_DXMUX_41472
    );
  ALU_MEM_regs_imp_write_back_data_out_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_7_26_pack_1,
      O => write_back_data_from_alu_tmp_7_26_17534
    );
  ALU_MEM_regs_imp_write_back_data_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_7_CLKINV_41456
    );
  ID_ALU_regs_imp_operand2_out_mux0001_3_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_12_0,
      ADR2 => N519_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_3_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(3)
    );
  ID_ALU_regs_imp_operand2_out_12_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_12_FFX_RST
    );
  ID_ALU_regs_imp_operand2_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_12_DXMUX_41706,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_12_CLKINV_41690,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_12_FFX_RST,
      O => ID_ALU_regs_imp_operand2_out(12)
    );
  ID_ALU_regs_imp_operand2_out_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(3),
      O => ID_ALU_regs_imp_operand2_out_12_DXMUX_41706
    );
  ID_ALU_regs_imp_operand2_out_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_3_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_3_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_12_CLKINV_41690
    );
  ID_ALU_regs_imp_operand2_out_mux0001_2_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_13_0,
      ADR2 => N522_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_2_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(2)
    );
  ID_ALU_regs_imp_operand2_out_13_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_13_FFX_RST
    );
  ID_ALU_regs_imp_operand2_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_13_DXMUX_41671,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_13_CLKINV_41655,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_13_FFX_RST,
      O => ID_ALU_regs_imp_operand2_out(13)
    );
  ID_ALU_regs_imp_operand2_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(2),
      O => ID_ALU_regs_imp_operand2_out_13_DXMUX_41671
    );
  ID_ALU_regs_imp_operand2_out_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_2_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_2_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_13_CLKINV_41655
    );
  register_module_imp_decoder_imp_read_reg_1_0_223_SW1 : X_LUT4
    generic map(
      INIT => X"ECCC"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(0),
      ADR1 => N1685_0,
      ADR2 => register_module_imp_controller_imp_reg_write_enable_cmp_eq0001_0,
      ADR3 => register_module_imp_N22_0,
      O => N687_pack_1
    );
  register_module_imp_decoder_imp_read_reg_1_1_39_SW0 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(9),
      ADR1 => N637_0,
      ADR2 => register_module_imp_N47_0,
      ADR3 => N687,
      O => N919
    );
  N919_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N919,
      O => N919_0
    );
  N919_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N687_pack_1,
      O => N687
    );
  ID_ALU_regs_imp_operand2_out_10_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_10_FFX_RST
    );
  ID_ALU_regs_imp_operand2_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_10_DXMUX_41800,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_10_CLKINV_41784,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_10_FFX_RST,
      O => ID_ALU_regs_imp_operand2_out(10)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_5_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_10_0,
      ADR2 => N513_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_5_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(5)
    );
  ID_ALU_regs_imp_operand2_out_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(5),
      O => ID_ALU_regs_imp_operand2_out_10_DXMUX_41800
    );
  ID_ALU_regs_imp_operand2_out_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_5_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_5_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_10_CLKINV_41784
    );
  ID_ALU_regs_imp_operand2_out_mux0001_5_SW3 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_10_0,
      ADR2 => register_module_imp_registers_imp_read_data2_10_4_17898,
      ADR3 => N951_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_5_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_2_SW3 : X_LUT4
    generic map(
      INIT => X"5457"
    )
    port map (
      ADR0 => N836_0,
      ADR1 => register_module_imp_registers_imp_read_data2_13_53_0,
      ADR2 => register_module_imp_registers_imp_read_data2_13_4_17440,
      ADR3 => N841_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_2_SW3_O_pack_1
    );
  write_back_data_from_alu_tmp_9_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(9),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp_9_0,
      O => write_back_data_from_alu_tmp_9_26_pack_1
    );
  write_back_data_from_alu_tmp_9_53 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_9_26_17593,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_9_111_0,
      ADR3 => write_back_data_from_alu_tmp_9_5_0,
      O => write_back_data_from_alu_tmp(9)
    );
  ALU_MEM_regs_imp_write_back_data_out_9_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_9_FFX_RST
    );
  ALU_MEM_regs_imp_write_back_data_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_9_DXMUX_41542,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_9_CLKINV_41526,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_9_FFX_RST,
      O => ALU_MEM_regs_imp_write_back_data_out(9)
    );
  ALU_MEM_regs_imp_write_back_data_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(9),
      O => ALU_MEM_regs_imp_write_back_data_out_9_DXMUX_41542
    );
  ALU_MEM_regs_imp_write_back_data_out_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_9_26_pack_1,
      O => write_back_data_from_alu_tmp_9_26_17593
    );
  ALU_MEM_regs_imp_write_back_data_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_9_CLKINV_41526
    );
  ID_ALU_regs_imp_operand2_out_mux0001_3_SW3 : X_LUT4
    generic map(
      INIT => X"5457"
    )
    port map (
      ADR0 => N836_0,
      ADR1 => register_module_imp_registers_imp_read_data2_12_53_0,
      ADR2 => register_module_imp_registers_imp_read_data2_12_4_17445,
      ADR3 => N847_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_3_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_14_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_14_FFX_RST
    );
  ID_ALU_regs_imp_operand2_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_14_DXMUX_41636,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_14_CLKINV_41620,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_14_FFX_RST,
      O => ID_ALU_regs_imp_operand2_out(14)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_1_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_14_0,
      ADR2 => N525_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_1_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(1)
    );
  ID_ALU_regs_imp_operand2_out_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(1),
      O => ID_ALU_regs_imp_operand2_out_14_DXMUX_41636
    );
  ID_ALU_regs_imp_operand2_out_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_1_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_1_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_14_CLKINV_41620
    );
  ALU_imp_tmp_4_177_SW0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_3_109_17757,
      ADR2 => ALU_imp_tmp_4_10_0,
      ADR3 => ALU_imp_tmp_addsub0000(4),
      O => N1159
    );
  N1159_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1159,
      O => N1159_0
    );
  N1159_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_109_pack_1,
      O => ALU_imp_tmp_3_109_17757
    );
  ID_ALU_regs_imp_operand2_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_6_DXMUX_41940,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_6_CLKINV_41924,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_6_FFX_RSTAND_41945,
      O => ID_ALU_regs_imp_operand2_out(6)
    );
  ID_ALU_regs_imp_operand2_out_6_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_6_FFX_RSTAND_41945
    );
  ALU_imp_tmp_3_109 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(2),
      ADR3 => ALU_imp_N27_0,
      O => ALU_imp_tmp_3_109_pack_1
    );
  write_back_data_from_alu_tmp_8_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(8),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp_8_0,
      O => write_back_data_from_alu_tmp_8_26_pack_1
    );
  ALU_MEM_regs_imp_write_back_data_out_8_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_8_FFX_RST
    );
  ALU_MEM_regs_imp_write_back_data_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_8_DXMUX_41507,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_8_CLKINV_41491,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_8_FFX_RST,
      O => ALU_MEM_regs_imp_write_back_data_out(8)
    );
  write_back_data_from_alu_tmp_8_53 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_8_26_17590,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_8_111_0,
      ADR3 => write_back_data_from_alu_tmp_8_5_0,
      O => write_back_data_from_alu_tmp(8)
    );
  ALU_MEM_regs_imp_write_back_data_out_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(8),
      O => ALU_MEM_regs_imp_write_back_data_out_8_DXMUX_41507
    );
  ALU_MEM_regs_imp_write_back_data_out_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_8_26_pack_1,
      O => write_back_data_from_alu_tmp_8_26_17590
    );
  ALU_MEM_regs_imp_write_back_data_out_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_8_CLKINV_41491
    );
  ALU_imp_tmp_12_58_SW1 : X_LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(12),
      ADR1 => ALU_imp_tmp_cmp_eq0003,
      ADR2 => ALU_imp_tmp_cmp_eq0004,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => N1358
    );
  N1358_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1358,
      O => N1358_0
    );
  N1358_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_cmp_eq0003_pack_1,
      O => ALU_imp_tmp_cmp_eq0003
    );
  ID_ALU_regs_imp_operand2_out_mux0001_0_SW3 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_10_0,
      ADR2 => register_module_imp_registers_imp_read_data2_15_4_0,
      ADR3 => N1349_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_0_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_15_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_15_FFX_RST
    );
  ID_ALU_regs_imp_operand2_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_15_DXMUX_41601,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_15_CLKINV_41585,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_15_FFX_RST,
      O => ID_ALU_regs_imp_operand2_out(15)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_0_Q : X_LUT4
    generic map(
      INIT => X"0151"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => N528_0,
      ADR2 => branch_relative_reg_data_from_id_tmp_15_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_0_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(0)
    );
  ID_ALU_regs_imp_operand2_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(0),
      O => ID_ALU_regs_imp_operand2_out_15_DXMUX_41601
    );
  ID_ALU_regs_imp_operand2_out_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_0_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_0_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_15_CLKINV_41585
    );
  ID_ALU_regs_imp_operand2_out_mux0001_1_SW3 : X_LUT4
    generic map(
      INIT => X"5457"
    )
    port map (
      ADR0 => N836_0,
      ADR1 => register_module_imp_registers_imp_read_data2_14_53_0,
      ADR2 => register_module_imp_registers_imp_read_data2_14_4_17435,
      ADR3 => N835_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_1_SW3_O_pack_1
    );
  write_back_data_from_alu_tmp_7_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(7),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp_7_0,
      O => write_back_data_from_alu_tmp_7_26_pack_1
    );
  ALU_imp_tmp_cmp_eq00031 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => ID_ALU_regs_imp_op_code_out(0),
      O => ALU_imp_tmp_cmp_eq0003_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_4_SW3 : X_LUT4
    generic map(
      INIT => X"5457"
    )
    port map (
      ADR0 => N836_0,
      ADR1 => register_module_imp_registers_imp_read_data2_11_53_0,
      ADR2 => register_module_imp_registers_imp_read_data2_11_4_17450,
      ADR3 => N853_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_4_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_11_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_11_FFX_RST
    );
  ID_ALU_regs_imp_operand2_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_11_DXMUX_41765,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_11_CLKINV_41749,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_11_FFX_RST,
      O => ID_ALU_regs_imp_operand2_out(11)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_4_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_11_0,
      ADR2 => N516_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_4_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(4)
    );
  ID_ALU_regs_imp_operand2_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(4),
      O => ID_ALU_regs_imp_operand2_out_11_DXMUX_41765
    );
  ID_ALU_regs_imp_operand2_out_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_4_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_4_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_11_CLKINV_41749
    );
  ID_ALU_regs_imp_operand2_out_8_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_8_FFX_RST
    );
  ID_ALU_regs_imp_operand2_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_8_DXMUX_41870,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_8_CLKINV_41854,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_8_FFX_RST,
      O => ID_ALU_regs_imp_operand2_out(8)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_7_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_8_0,
      ADR2 => N507_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_7_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(7)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_7_SW3 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp(8),
      ADR2 => register_module_imp_registers_imp_read_data2_8_4_17906,
      ADR3 => N947_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_7_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(7),
      O => ID_ALU_regs_imp_operand2_out_8_DXMUX_41870
    );
  ID_ALU_regs_imp_operand2_out_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_7_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_7_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_8_CLKINV_41854
    );
  ID_ALU_regs_imp_operand2_out_mux0001_6_SW3 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp(9),
      ADR2 => register_module_imp_registers_imp_read_data2_9_4_16741,
      ADR3 => N949_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_6_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_9_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_9_FFX_RST
    );
  ID_ALU_regs_imp_operand2_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_9_DXMUX_41835,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_9_CLKINV_41819,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_9_FFX_RST,
      O => ID_ALU_regs_imp_operand2_out(9)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_6_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_9_0,
      ADR2 => N510_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_6_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(6)
    );
  ID_ALU_regs_imp_operand2_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(6),
      O => ID_ALU_regs_imp_operand2_out_9_DXMUX_41835
    );
  ID_ALU_regs_imp_operand2_out_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001_6_SW3_O_pack_1,
      O => ID_ALU_regs_imp_operand2_out_mux0001_6_SW3_O
    );
  ID_ALU_regs_imp_operand2_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_9_CLKINV_41819
    );
  N1144_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1144,
      O => N1144_0
    );
  N1144_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_219_pack_1,
      O => VGA_romAddr_mux0054_7_219_18088
    );
  VGA_bt_cmp_le0010_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_le0010,
      O => VGA_bt_cmp_le0010_0
    );
  VGA_bt_cmp_le0010_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_le00102_SW1_O_pack_1,
      O => VGA_bt_cmp_le00102_SW1_O
    );
  N1009_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1009,
      O => N1009_0
    );
  N1009_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_4_160_O_pack_1,
      O => ALU_imp_tmp_4_160_O
    );
  N1229_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1229,
      O => N1229_0
    );
  N1229_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N615_pack_1,
      O => N615
    );
  N1230_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1230,
      O => N1230_0
    );
  N1230_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N614_pack_1,
      O => N614
    );
  VGA_bt_cmp_le0014_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_le0014,
      O => VGA_bt_cmp_le0014_0
    );
  VGA_bt_cmp_le0014_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_le00142_SW0_O_pack_1,
      O => VGA_bt_cmp_le00142_SW0_O
    );
  N386_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N386,
      O => N386_0
    );
  N386_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_99_O_pack_1,
      O => ALU_imp_tmp_5_99_O
    );
  N1481_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1481,
      O => N1481_0
    );
  N1481_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_4_131_SW0_O_pack_1,
      O => ALU_imp_tmp_4_131_SW0_O
    );
  N809_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N809,
      O => N809_0
    );
  N809_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_6_5_pack_2,
      O => write_back_data_from_alu_tmp_6_5_17587
    );
  N398_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N398,
      O => N398_0
    );
  N398_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_or000414_pack_1,
      O => ALU_imp_tmp_or000414_17283
    );
  N693_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N693,
      O => N693_0
    );
  N693_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_86_pack_1,
      O => ALU_imp_tmp_5_86_18103
    );
  ALU_MEM_regs_imp_write_back_data_out_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_14_FXMUX_44037,
      O => ALU_MEM_regs_imp_write_back_data_out_14_DXMUX_44038
    );
  ALU_MEM_regs_imp_write_back_data_out_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_14_FXMUX_44037,
      O => write_back_data_from_alu_tmp_14_0
    );
  ALU_MEM_regs_imp_write_back_data_out_14_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(14),
      O => ALU_MEM_regs_imp_write_back_data_out_14_FXMUX_44037
    );
  ALU_MEM_regs_imp_write_back_data_out_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_14_5_pack_2,
      O => write_back_data_from_alu_tmp_14_5_17408
    );
  ALU_MEM_regs_imp_write_back_data_out_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_14_CLKINV_44021
    );
  N576_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N576,
      O => N576_0
    );
  N576_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N239_pack_1,
      O => VGA_N239
    );
  N1473_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1473,
      O => N1473_0
    );
  N1473_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_213_SW0_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_9_213_SW0_SW0_O
    );
  VGA_bt_cmp_le0017_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_le0017,
      O => VGA_bt_cmp_le0017_0
    );
  VGA_bt_cmp_le0017_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_le00171_SW0_O_pack_1,
      O => VGA_bt_cmp_le00171_SW0_O
    );
  ALU_MEM_regs_imp_write_back_data_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_13_FXMUX_43953,
      O => ALU_MEM_regs_imp_write_back_data_out_13_DXMUX_43954
    );
  ALU_MEM_regs_imp_write_back_data_out_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_13_FXMUX_43953,
      O => write_back_data_from_alu_tmp_13_0
    );
  ALU_MEM_regs_imp_write_back_data_out_13_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(13),
      O => ALU_MEM_regs_imp_write_back_data_out_13_FXMUX_43953
    );
  ALU_MEM_regs_imp_write_back_data_out_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_13_5_pack_2,
      O => write_back_data_from_alu_tmp_13_5_17405
    );
  ALU_MEM_regs_imp_write_back_data_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_13_CLKINV_43937
    );
  N1305_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1305,
      O => N1305_0
    );
  N1305_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_mem_write_cmp_eq0000_pack_1,
      O => register_module_imp_controller_imp_mem_write_cmp_eq0000
    );
  N1143_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1143,
      O => N1143_0
    );
  N1143_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_425_SW0_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_7_425_SW0_SW0_O
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000044_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000044_44618,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000044_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000044_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1118_pack_1,
      O => N1118
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000026_SW0_O_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000026_SW0_O
    );
  read_reg_1_from_id_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(3),
      O => read_reg_1_from_id_3_0
    );
  read_reg_1_from_id_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_3_16_pack_1,
      O => register_module_imp_decoder_imp_read_reg_1_3_16_18125
    );
  VGA_bt_not000125_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000125_44474,
      O => VGA_bt_not000125_0
    );
  VGA_bt_not000125_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N384_pack_1,
      O => VGA_N384
    );
  register_module_imp_registers_imp_read_data2_1_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_1_1_44810,
      O => register_module_imp_registers_imp_read_data2_1_1_0
    );
  register_module_imp_registers_imp_read_data2_1_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => is_hazard_2_to_id_tmp_pack_1,
      O => is_hazard_2_to_id_tmp
    );
  VGA_bt_not000147_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000147_44498,
      O => VGA_bt_not000147_0
    );
  VGA_bt_not000147_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N206_pack_1,
      O => VGA_N206
    );
  register_module_imp_registers_imp_read_data1_11_17_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_11_17_44834,
      O => register_module_imp_registers_imp_read_data1_11_17_0
    );
  register_module_imp_registers_imp_read_data1_11_17_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_11_9_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_11_9_O
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000055_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000055_44666,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000055_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000055_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N15_pack_1,
      O => register_module_imp_N15
    );
  register_module_imp_controller_imp_operand2_src_cmp_eq0002_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand2_src_cmp_eq0002,
      O => register_module_imp_controller_imp_operand2_src_cmp_eq0002_0
    );
  register_module_imp_controller_imp_operand2_src_cmp_eq0002_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N23_pack_1,
      O => register_module_imp_N23
    );
  register_module_imp_N47_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N47,
      O => register_module_imp_N47_0
    );
  register_module_imp_N47_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_reg_write_enable21_SW1_O_pack_1,
      O => register_module_imp_controller_imp_reg_write_enable21_SW1_O
    );
  N1431_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1431,
      O => N1431_0
    );
  N1431_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_666_O_pack_1,
      O => VGA_romAddr_mux0054_8_666_O
    );
  VGA_bt_not000114_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000114_44450,
      O => VGA_bt_not000114_0
    );
  VGA_bt_not000114_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000113_O_pack_1,
      O => VGA_bt_not000113_O
    );
  read_reg_1_from_id_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id(0),
      O => read_reg_1_from_id_0_0
    );
  read_reg_1_from_id_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_0_8_pack_1,
      O => register_module_imp_decoder_imp_read_reg_1_0_8_18133
    );
  register_module_imp_registers_imp_read_data1_0_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_1_44786,
      O => register_module_imp_registers_imp_read_data1_0_1_0
    );
  register_module_imp_registers_imp_read_data1_0_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_4_SW0_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_0_4_SW0_O
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_FXMUX_44891,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_DXMUX_44892
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_FXMUX_44891,
      O => branch_relative_reg_data_from_id_tmp_10_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(10),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_FXMUX_44891
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1190_pack_1,
      O => N1190
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_CLKINV_44875
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_CEINV_44874
    );
  VGA_bt_mux0000_0_1217_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_0_1217_44738,
      O => VGA_bt_mux0000_0_1217_0
    );
  VGA_bt_mux0000_0_1217_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N407_pack_1,
      O => VGA_N407
    );
  VGA_N115_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N115,
      O => VGA_N115_0
    );
  VGA_N115_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_0_1249_O_pack_1,
      O => VGA_bt_mux0000_0_1249_O
    );
  VGA_bt_not000139_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000139_44522,
      O => VGA_bt_not000139_0
    );
  VGA_bt_not000139_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N105_pack_1,
      O => VGA_N105
    );
  VGA_bt_not000198_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000198_44546,
      O => VGA_bt_not000198_0
    );
  VGA_bt_not000198_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000198_SW0_O_pack_1,
      O => VGA_bt_not000198_SW0_O
    );
  VGA_N156_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N156,
      O => VGA_N156_0
    );
  VGA_N156_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000122_SW1_O_pack_1,
      O => VGA_bt_not000122_SW1_O
    );
  N563_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N563,
      O => N563_0
    );
  N563_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_390_O_pack_1,
      O => VGA_romAddr_mux0054_8_390_O
    );
  register_module_imp_controller_imp_reg_write_enable10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_reg_write_enable10_44570,
      O => register_module_imp_controller_imp_reg_write_enable10_0
    );
  register_module_imp_controller_imp_reg_write_enable10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand1_src_cmp_eq0001_pack_2,
      O => register_module_imp_controller_imp_operand1_src_cmp_eq0001
    );
  register_module_imp_registers_imp_read_data2_13_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_13_53_45212,
      O => register_module_imp_registers_imp_read_data2_13_53_0
    );
  register_module_imp_registers_imp_read_data2_13_53_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_13_41_O_pack_2,
      O => register_module_imp_registers_imp_read_data2_13_41_O
    );
  register_module_imp_registers_imp_read_data2_14_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_14_53_45236,
      O => register_module_imp_registers_imp_read_data2_14_53_0
    );
  register_module_imp_registers_imp_read_data2_14_53_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_14_41_O_pack_2,
      O => register_module_imp_registers_imp_read_data2_14_41_O
    );
  register_module_imp_registers_imp_read_data2_11_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_11_53_45164,
      O => register_module_imp_registers_imp_read_data2_11_53_0
    );
  register_module_imp_registers_imp_read_data2_11_53_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_11_41_O_pack_2,
      O => register_module_imp_registers_imp_read_data2_11_41_O
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_FXMUX_44954,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_DXMUX_44955
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_FXMUX_44954,
      O => branch_relative_reg_data_from_id_tmp_11_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(11),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_FXMUX_44954
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1443_pack_1,
      O => N1443
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_CLKINV_44938
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_CEINV_44937
    );
  register_module_imp_registers_imp_read_data2_15_41_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_15_41_45260,
      O => register_module_imp_registers_imp_read_data2_15_41_0
    );
  register_module_imp_registers_imp_read_data2_15_41_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_N01_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_N01
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_FXMUX_45032,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_DXMUX_45033
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_FXMUX_45032,
      O => branch_relative_reg_data_from_id_tmp_13_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(13),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_FXMUX_45032
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1328_pack_1,
      O => N1328
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_CLKINV_45016
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_CEINV_45015
    );
  N1016_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1016,
      O => N1016_0
    );
  N1016_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_cmp_eq0004_pack_1,
      O => ALU_imp_tmp_cmp_eq0004
    );
  register_module_imp_registers_imp_read_data2_12_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_12_53_45188,
      O => register_module_imp_registers_imp_read_data2_12_53_0
    );
  register_module_imp_registers_imp_read_data2_12_53_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_12_41_O_pack_2,
      O => register_module_imp_registers_imp_read_data2_12_41_O
    );
  register_module_imp_registers_imp_N47_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N47,
      O => register_module_imp_registers_imp_N47_0
    );
  register_module_imp_registers_imp_N47_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id_0_pack_1,
      O => read_reg_2_from_id(0)
    );
  register_module_imp_registers_imp_read_data1_12_17_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_12_17_44921,
      O => register_module_imp_registers_imp_read_data1_12_17_0
    );
  register_module_imp_registers_imp_read_data1_12_17_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_12_9_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_12_9_O
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_FXMUX_45134,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_DXMUX_45135
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_FXMUX_45134,
      O => branch_relative_reg_data_from_id_tmp_15_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(15),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_FXMUX_45134
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1332_pack_1,
      O => N1332
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_CLKINV_45118
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_CEINV_45117
    );
  register_module_imp_registers_imp_read_data2_0_41_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_0_41_45308,
      O => register_module_imp_registers_imp_read_data2_0_41_0
    );
  register_module_imp_registers_imp_read_data2_0_41_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_0_33_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_0_33_O
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(10),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_5_DXMUX_45339
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_5_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_5_17_18166
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_5_CLKINV_45323
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_FXMUX_44993,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_DXMUX_44994
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_FXMUX_44993,
      O => branch_relative_reg_data_from_id_tmp_12_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(12),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_FXMUX_44993
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1445_pack_1,
      O => N1445
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_CLKINV_44977
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_CEINV_44976
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_FXMUX_45071,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_DXMUX_45072
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_FXMUX_45071,
      O => branch_relative_reg_data_from_id_tmp_14_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(14),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_FXMUX_45071
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1330_pack_1,
      O => N1330
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_CLKINV_45055
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_CEINV_45054
    );
  N1169_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1169,
      O => N1169_0
    );
  N1169_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N58_pack_1,
      O => register_module_imp_N58
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000055_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000055_45614,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000055_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000055_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000044_O_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000044_O
    );
  N569_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N569,
      O => N569_0
    );
  N569_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_331_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_5_331_SW0_O
    );
  ALU_imp_Sh34_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh34_45542,
      O => ALU_imp_Sh34_0
    );
  ALU_imp_Sh34_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh34_SW0_O_pack_2,
      O => ALU_imp_Sh34_SW0_O
    );
  VGA_SF7111 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => VGA_x_4_2_16842,
      ADR1 => VGA_x(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N109_pack_1
    );
  VGA_bt_cmp_ge00172_SW1 : X_LUT4
    generic map(
      INIT => X"00EF"
    )
    port map (
      ADR0 => VGA_x(2),
      ADR1 => VGA_x(3),
      ADR2 => VGA_N307_0,
      ADR3 => VGA_N109,
      O => N1797
    );
  N1797_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1797,
      O => N1797_0
    );
  N1797_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N109_pack_1,
      O => VGA_N109
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000044 : X_LUT4
    generic map(
      INIT => X"A9AA"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_write_back_reg_out(3),
      ADR1 => register_module_imp_decoder_imp_read_reg_1_or0004_0,
      ADR2 => register_module_imp_decoder_imp_read_reg_1_3_16_18125,
      ADR3 => N1118,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000044_O_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(11),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_4_DXMUX_45374
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_4_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_4_17_18170
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_4_CLKINV_45358
    );
  bubble_to_id_alu_tmp150 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_mem_read_out_16644,
      ADR1 => ID_ALU_regs_imp_reg_write_enable_out_15702,
      ADR2 => N1769_0,
      ADR3 => VCC,
      O => bubble_to_id_alu_tmp150_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(15),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_0_DXMUX_45514
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => bubble_to_id_alu_tmp150_pack_1,
      O => bubble_to_id_alu_tmp150_16664
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_0_CLKINV_45497
    );
  N1074_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1074,
      O => N1074_0
    );
  N1074_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_0_43_O_pack_1,
      O => ALU_imp_tmp_0_43_O
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_1_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_1_FFX_RST
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_1_DXMUX_45479,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_1_CLKINV_45463,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_1_FFX_RST,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(1)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_14_1 : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_1_53,
      ADR2 => register_module_imp_registers_imp_read_data1_1_17_0,
      ADR3 => N580_0,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(14)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(14),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_1_DXMUX_45479
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => bubble_to_id_alu_tmp_pack_1,
      O => bubble_to_id_alu_tmp
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_1_CLKINV_45463
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000026_SW0_O_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000026_SW0_O
    );
  VGA_romAddr_mux0054_5_331_SW0 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_5_331_SW0_O_pack_1
    );
  VGA_SF3311 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => VGA_x_3_2_16792,
      ADR1 => VGA_x_4_2_16842,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N298_pack_1
    );
  VGA_bt_cmp_ge00152_SW0 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_x(6),
      ADR2 => VGA_x(5),
      ADR3 => VGA_N298,
      O => N273
    );
  N273_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N273,
      O => N273_0
    );
  N273_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N298_pack_1,
      O => VGA_N298
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000026_SW0 : X_LUT4
    generic map(
      INIT => X"65A5"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_write_back_reg_out(0),
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => N606_0,
      ADR3 => register_module_imp_N15,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000026_SW0_O_pack_1
    );
  ALU_imp_tmp_2_6_SW1 : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => ID_ALU_regs_imp_op_code_out(0),
      O => N394_pack_1
    );
  ALU_imp_tmp_5_136_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => ALU_imp_tmp_or000414_17283,
      ADR1 => ALU_imp_tmp_or00044_0,
      ADR2 => N394,
      ADR3 => N797,
      O => N1288
    );
  N1288_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1288,
      O => N1288_0
    );
  N1288_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N394_pack_1,
      O => N394
    );
  ALU_imp_tmp_0_43 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(0),
      ADR1 => ID_ALU_regs_imp_operand2_out(1),
      ADR2 => ID_ALU_regs_imp_operand1_out(0),
      ADR3 => ALU_imp_N12,
      O => ALU_imp_tmp_0_43_O_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(12),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_3_DXMUX_45409
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_3_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_3_17_18174
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_3_CLKINV_45393
    );
  bubble_to_id_alu_tmp160 : X_LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_mem_read_out_16644,
      ADR1 => ID_ALU_regs_imp_reg_write_enable_out_15702,
      ADR2 => is_structural_hazard_to_if_tmp_0,
      ADR3 => N1769_0,
      O => bubble_to_id_alu_tmp_pack_1
    );
  VGA_SF3221 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => VGA_x_8_1_18191,
      ADR1 => VGA_x_9_1_18192,
      ADR2 => VGA_x_7_1_18193,
      ADR3 => VCC,
      O => VGA_N126_pack_1
    );
  VGA_bt_and0144_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_x(3),
      ADR2 => VGA_x_4_2_16842,
      ADR3 => VGA_N126,
      O => N573
    );
  N573_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N573,
      O => N573_0
    );
  N573_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N126_pack_1,
      O => VGA_N126
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_13_1 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_2_53,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data1_2_17_18178,
      ADR3 => N1174,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(13)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(13),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_2_DXMUX_45444
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_2_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_2_17_18178
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_2_CLKINV_45428
    );
  VGA_bt_cmp_ge00182_SW1 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(5),
      ADR3 => VGA_N435,
      O => N547
    );
  N547_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N547,
      O => N547_0
    );
  N547_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N435_pack_1,
      O => VGA_N435
    );
  register_module_imp_decoder_imp_read_reg_1_or0004112 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_14_1_17922,
      ADR1 => IF_ID_regs_imp_instruction_out_12_1_16564,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_N58_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_2_DXMUX_45444,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_2_CLKINV_45428,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_2_FFX_RSTAND_45449,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(2)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_2_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_2_FFX_RSTAND_45449
    );
  ALU_imp_Sh34_SW0 : X_LUT4
    generic map(
      INIT => X"3535"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(2),
      ADR1 => ID_ALU_regs_imp_operand1_out(1),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => ALU_imp_Sh34_SW0_O_pack_2
    );
  VGA_romAddr_mux0054_3_422_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => VGA_N300_0,
      ADR1 => VGA_bt_and0003,
      ADR2 => VGA_romAddr_mux0054_3_198_18211,
      ADR3 => N1931_0,
      O => N1465
    );
  N1465_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1465,
      O => N1465_0
    );
  N1465_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_198_pack_1,
      O => VGA_romAddr_mux0054_3_198_18211
    );
  VGA_bt_cmp_ge00142211 : X_LUT4
    generic map(
      INIT => X"E0E0"
    )
    port map (
      ADR0 => VGA_x_0_1_16789,
      ADR1 => VGA_x_1_1_16790,
      ADR2 => VGA_x_2_1_16791,
      ADR3 => VCC,
      O => VGA_N435_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_1_SW2 : X_LUT4
    generic map(
      INIT => X"5547"
    )
    port map (
      ADR0 => N827_0,
      ADR1 => register_module_imp_registers_imp_read_data2_14_53_0,
      ADR2 => N832_0,
      ADR3 => register_module_imp_registers_imp_read_data2_14_4_17435,
      O => N525
    );
  N525_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N525,
      O => N525_0
    );
  N525_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_14_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_14_4_17435
    );
  ID_ALU_regs_imp_operand2_out_mux0001_2_SW2 : X_LUT4
    generic map(
      INIT => X"5547"
    )
    port map (
      ADR0 => N827_0,
      ADR1 => register_module_imp_registers_imp_read_data2_13_53_0,
      ADR2 => N838_0,
      ADR3 => register_module_imp_registers_imp_read_data2_13_4_17440,
      O => N522
    );
  N522_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N522,
      O => N522_0
    );
  N522_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_13_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_13_4_17440
    );
  ID_ALU_regs_imp_operand2_out_mux0001_3_SW2 : X_LUT4
    generic map(
      INIT => X"5547"
    )
    port map (
      ADR0 => N827_0,
      ADR1 => register_module_imp_registers_imp_read_data2_12_53_0,
      ADR2 => N844_0,
      ADR3 => register_module_imp_registers_imp_read_data2_12_4_17445,
      O => N519
    );
  N519_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N519,
      O => N519_0
    );
  N519_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_12_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_12_4_17445
    );
  ID_ALU_regs_imp_operand1_out_7_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_7_FFX_RST
    );
  ID_ALU_regs_imp_operand1_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_7_DXMUX_45883,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_7_CLKINV_45867,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_7_FFX_RST,
      O => ID_ALU_regs_imp_operand1_out(7)
    );
  ID_ALU_regs_imp_operand1_out_mux0001_8_1 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => branch_relative_reg_data_from_id_tmp_7_0,
      ADR3 => register_module_imp_registers_imp_read_data2_7_60_O,
      O => ID_ALU_regs_imp_operand1_out_mux0001(8)
    );
  ID_ALU_regs_imp_operand1_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(8),
      O => ID_ALU_regs_imp_operand1_out_7_DXMUX_45883
    );
  ID_ALU_regs_imp_operand1_out_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_7_60_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_7_60_O
    );
  ID_ALU_regs_imp_operand1_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_7_CLKINV_45867
    );
  register_module_imp_registers_imp_read_data2_12_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(12),
      ADR1 => register_module_imp_registers_imp_varindex0001_12_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_12_4_pack_1
    );
  VGA_romAddr_mux0054_3_422_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => VGA_N300_0,
      ADR1 => VGA_bt_and0003,
      ADR2 => VGA_romAddr_mux0054_3_198_18211,
      ADR3 => VGA_romAddr_mux0054_3_252_O,
      O => N1464
    );
  N1464_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1464,
      O => N1464_0
    );
  N1464_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_252_O_pack_1,
      O => VGA_romAddr_mux0054_3_252_O
    );
  register_module_imp_registers_imp_read_data2_7_60 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => is_hazard_2_to_id_tmp,
      ADR1 => N760,
      ADR2 => register_module_imp_registers_imp_read_data2_7_17_18199,
      ADR3 => register_module_imp_registers_imp_read_data2_7_4_17911,
      O => register_module_imp_registers_imp_read_data2_7_60_O_pack_1
    );
  VGA_bt_mux0000_1_5 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_bt_or0000,
      ADR2 => VGA_romData_mux0001,
      ADR3 => VCC,
      O => VGA_bt_mux0000_1_5_pack_2
    );
  VGA_bt_mux0000_1_253_SW1 : X_LUT4
    generic map(
      INIT => X"FF45"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_bt_mux0000_1_5_17455,
      ADR2 => VGA_bt_and0141_0,
      ADR3 => VGA_bt_mux0000_1_2_0,
      O => N1141
    );
  N1141_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1141,
      O => N1141_0
    );
  N1141_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_5_pack_2,
      O => VGA_bt_mux0000_1_5_17455
    );
  VGA_romAddr_mux0054_3_198 : X_LUT4
    generic map(
      INIT => X"ACA0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_176_0,
      ADR1 => VGA_romAddr_mux0054_3_190_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_3_198_pack_1
    );
  register_module_imp_registers_imp_read_data2_10_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(10),
      ADR1 => register_module_imp_registers_imp_varindex0001_10_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_10_4_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_5_SW2 : X_LUT4
    generic map(
      INIT => X"5457"
    )
    port map (
      ADR0 => N827_0,
      ADR1 => register_module_imp_registers_imp_read_data2_10_17_17918,
      ADR2 => register_module_imp_registers_imp_read_data2_10_4_17898,
      ADR3 => N1065,
      O => N513
    );
  N513_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N513,
      O => N513_0
    );
  N513_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_10_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_10_4_17898
    );
  ALU_imp_tmp_2_113_SW0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_2_12_0,
      ADR2 => ALU_imp_tmp_2_49_O,
      ADR3 => ALU_imp_tmp_addsub0000(2),
      O => N1441
    );
  N1441_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1441,
      O => N1441_0
    );
  N1441_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_2_49_O_pack_1,
      O => ALU_imp_tmp_2_49_O
    );
  register_module_imp_registers_imp_read_data2_15_60_SW0 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_10_0,
      ADR2 => register_module_imp_registers_imp_N35,
      ADR3 => N1254_0,
      O => register_module_imp_registers_imp_read_data2_15_60_SW0_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_0_SW2 : X_LUT4
    generic map(
      INIT => X"5547"
    )
    port map (
      ADR0 => N827_0,
      ADR1 => register_module_imp_registers_imp_read_data2_15_53_0,
      ADR2 => register_module_imp_registers_imp_read_data2_15_60_SW0_O,
      ADR3 => register_module_imp_registers_imp_read_data2_15_4_0,
      O => N528
    );
  N528_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N528,
      O => N528_0
    );
  N528_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_15_60_SW0_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_15_60_SW0_O
    );
  VGA_romAddr_mux0054_3_252 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_bt_and0004_0,
      ADR1 => VGA_romAddr_mux0054_3_244_18213,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_3_252_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_9_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(9),
      ADR1 => register_module_imp_registers_imp_varindex0001_9_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_9_4_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_6_SW2 : X_LUT4
    generic map(
      INIT => X"5457"
    )
    port map (
      ADR0 => N1063_0,
      ADR1 => register_module_imp_registers_imp_read_data2_9_17_16740,
      ADR2 => register_module_imp_registers_imp_read_data2_9_4_16741,
      ADR3 => N1062,
      O => N510
    );
  N510_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N510,
      O => N510_0
    );
  N510_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_9_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_9_4_16741
    );
  register_module_imp_registers_imp_ih_not000111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_enable_out_16364,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(3),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_N36_pack_1
    );
  register_module_imp_registers_imp_t_not00011 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_N36,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(1),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_t_not0001
    );
  register_module_imp_registers_imp_t_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_t_not0001,
      O => register_module_imp_registers_imp_t_not0001_0
    );
  register_module_imp_registers_imp_t_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N36_pack_1,
      O => register_module_imp_registers_imp_N36
    );
  ID_ALU_regs_imp_operand1_out_mux0001_7_1 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => branch_relative_reg_data_from_id_tmp_8_0,
      ADR3 => register_module_imp_registers_imp_read_data2_8_60_O,
      O => ID_ALU_regs_imp_operand1_out_mux0001(7)
    );
  ID_ALU_regs_imp_operand1_out_8_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_8_FFX_RST
    );
  ID_ALU_regs_imp_operand1_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_8_DXMUX_45848,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_8_CLKINV_45832,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_8_FFX_RST,
      O => ID_ALU_regs_imp_operand1_out(8)
    );
  ID_ALU_regs_imp_operand1_out_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(7),
      O => ID_ALU_regs_imp_operand1_out_8_DXMUX_45848
    );
  ID_ALU_regs_imp_operand1_out_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_8_60_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_8_60_O
    );
  ID_ALU_regs_imp_operand1_out_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_8_CLKINV_45832
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060_1 : X_LUT4
    generic map(
      INIT => X"2100"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(1),
      ADR1 => N907_0,
      ADR2 => register_module_imp_decoder_imp_read_reg_2_1_1_18207,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000055_18208,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060_46090
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060_46090,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000055_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000055_18208
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000055 : X_LUT4
    generic map(
      INIT => X"8040"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(2),
      ADR1 => ID_ALU_regs_imp_reg_write_enable_out_15702,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000044_0,
      ADR3 => read_reg_2_from_id(2),
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000055_pack_1
    );
  register_module_imp_registers_imp_read_data2_8_60 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => is_hazard_2_to_id_tmp,
      ADR1 => N762_0,
      ADR2 => register_module_imp_registers_imp_read_data2_8_17_18197,
      ADR3 => register_module_imp_registers_imp_read_data2_8_4_17906,
      O => register_module_imp_registers_imp_read_data2_8_60_O_pack_1
    );
  ALU_imp_tmp_2_49 : X_LUT4
    generic map(
      INIT => X"DCCC"
    )
    port map (
      ADR0 => ALU_imp_N12,
      ADR1 => N937_0,
      ADR2 => ALU_imp_Sh34_0,
      ADR3 => ALU_imp_N25,
      O => ALU_imp_tmp_2_49_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_13_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(13),
      ADR1 => register_module_imp_registers_imp_varindex0001_13_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_13_4_pack_1
    );
  register_module_imp_registers_imp_read_data2_14_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(14),
      ADR1 => register_module_imp_registers_imp_varindex0001_14_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_14_4_pack_1
    );
  register_module_imp_registers_imp_read_data2_11_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(11),
      ADR1 => register_module_imp_registers_imp_varindex0001_11_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_11_4_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_4_SW2 : X_LUT4
    generic map(
      INIT => X"5547"
    )
    port map (
      ADR0 => N827_0,
      ADR1 => register_module_imp_registers_imp_read_data2_11_53_0,
      ADR2 => N850_0,
      ADR3 => register_module_imp_registers_imp_read_data2_11_4_17450,
      O => N516
    );
  N516_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N516,
      O => N516_0
    );
  N516_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_11_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_11_4_17450
    );
  register_module_imp_registers_imp_read_data2_10_60 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => is_hazard_2_to_id_tmp,
      ADR1 => N766_0,
      ADR2 => register_module_imp_registers_imp_read_data2_10_17_17918,
      ADR3 => register_module_imp_registers_imp_read_data2_10_4_17898,
      O => register_module_imp_registers_imp_read_data2_10_60_O_pack_1
    );
  ID_ALU_regs_imp_operand1_out_10_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_10_FFX_RST
    );
  ID_ALU_regs_imp_operand1_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_10_DXMUX_45813,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_10_CLKINV_45797,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_10_FFX_RST,
      O => ID_ALU_regs_imp_operand1_out(10)
    );
  ID_ALU_regs_imp_operand1_out_mux0001_5_1 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => branch_relative_reg_data_from_id_tmp_10_0,
      ADR3 => register_module_imp_registers_imp_read_data2_10_60_O,
      O => ID_ALU_regs_imp_operand1_out_mux0001(5)
    );
  ID_ALU_regs_imp_operand1_out_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(5),
      O => ID_ALU_regs_imp_operand1_out_10_DXMUX_45813
    );
  ID_ALU_regs_imp_operand1_out_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_10_60_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_10_60_O
    );
  ID_ALU_regs_imp_operand1_out_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_10_CLKINV_45797
    );
  register_module_imp_registers_imp_read_data2_6_60 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => is_hazard_2_to_id_tmp,
      ADR1 => N758_0,
      ADR2 => register_module_imp_registers_imp_read_data2_6_17_18201,
      ADR3 => register_module_imp_registers_imp_read_data2_6_4_17916,
      O => register_module_imp_registers_imp_read_data2_6_60_O_pack_1
    );
  ID_ALU_regs_imp_operand1_out_6_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_6_FFX_RST
    );
  ID_ALU_regs_imp_operand1_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_6_DXMUX_45918,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_6_CLKINV_45902,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_6_FFX_RST,
      O => ID_ALU_regs_imp_operand1_out(6)
    );
  ID_ALU_regs_imp_operand1_out_mux0001_9_1 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => branch_relative_reg_data_from_id_tmp_6_0,
      ADR3 => register_module_imp_registers_imp_read_data2_6_60_O,
      O => ID_ALU_regs_imp_operand1_out_mux0001(9)
    );
  ID_ALU_regs_imp_operand1_out_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(9),
      O => ID_ALU_regs_imp_operand1_out_6_DXMUX_45918
    );
  ID_ALU_regs_imp_operand1_out_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_6_60_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_6_60_O
    );
  ID_ALU_regs_imp_operand1_out_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand1_out_6_CLKINV_45902
    );
  VGA_romAddr_mux0054_4_614_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_614_46522,
      O => VGA_romAddr_mux0054_4_614_0
    );
  VGA_romAddr_mux0054_4_614_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_603_O_pack_1,
      O => VGA_romAddr_mux0054_4_603_O
    );
  VGA_romAddr_mux0054_3_304 : X_LUT4
    generic map(
      INIT => X"ACA0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_304_SW0_O,
      ADR1 => N1456_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_3_304_46330
    );
  VGA_romAddr_mux0054_3_304_SW0 : X_LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      ADR0 => reg_write_enable_from_id_tmp_0,
      ADR1 => VGA_N276,
      ADR2 => VGA_y(5),
      ADR3 => VGA_y(4),
      O => VGA_romAddr_mux0054_3_304_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_3_304_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_304_46330,
      O => VGA_romAddr_mux0054_3_304_0
    );
  VGA_romAddr_mux0054_3_304_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_304_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_3_304_SW0_O
    );
  VGA_romAddr_mux0054_3_837 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => VGA_N300_0,
      ADR1 => VGA_romAddr_mux0054_3_645,
      ADR2 => VGA_romAddr_mux0054_3_593_0,
      ADR3 => VGA_romAddr_mux0054_3_794_17731,
      O => VGA_romAddr_mux0054_3_837_46498
    );
  VGA_romAddr_mux0054_3_794 : X_LUT4
    generic map(
      INIT => X"3222"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_696,
      ADR1 => VGA_bt_and0003,
      ADR2 => VGA_romAddr_mux0054_3_348_15926,
      ADR3 => VGA_romAddr_mux0054_3_752_0,
      O => VGA_romAddr_mux0054_3_794_pack_1
    );
  VGA_romAddr_mux0054_3_837_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_794_pack_1,
      O => VGA_romAddr_mux0054_3_794_17731
    );
  VGA_romAddr_mux0054_4_629_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_629_46666,
      O => VGA_romAddr_mux0054_4_629_0
    );
  VGA_romAddr_mux0054_4_629_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_526_O_pack_1,
      O => VGA_romAddr_mux0054_4_526_O
    );
  register_module_imp_registers_imp_read_data2_8_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(8),
      ADR1 => register_module_imp_registers_imp_varindex0001_8_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_8_4_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_7_SW2 : X_LUT4
    generic map(
      INIT => X"5457"
    )
    port map (
      ADR0 => N1060_0,
      ADR1 => register_module_imp_registers_imp_read_data2_8_17_18197,
      ADR2 => register_module_imp_registers_imp_read_data2_8_4_17906,
      ADR3 => N1059,
      O => N507
    );
  N507_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N507,
      O => N507_0
    );
  N507_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_8_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_8_4_17906
    );
  ID_ALU_regs_imp_operand2_out_mux0001_9_SW2 : X_LUT4
    generic map(
      INIT => X"5457"
    )
    port map (
      ADR0 => N1051_0,
      ADR1 => register_module_imp_registers_imp_read_data2_6_17_18201,
      ADR2 => register_module_imp_registers_imp_read_data2_6_4_17916,
      ADR3 => N1050,
      O => N501
    );
  register_module_imp_registers_imp_read_data2_6_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(6),
      ADR1 => register_module_imp_registers_imp_varindex0001_6_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_6_4_pack_1
    );
  N501_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N501,
      O => N501_0
    );
  N501_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_6_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_6_4_17916
    );
  VGA_romAddr_mux0054_5_521 : X_LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0001_0,
      ADR1 => VGA_y(4),
      ADR2 => VGA_N278,
      ADR3 => VGA_bt_and0142_0,
      O => VGA_N398_pack_1
    );
  VGA_romAddr_mux0054_5_126_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_126_46546,
      O => VGA_romAddr_mux0054_5_126_0
    );
  VGA_romAddr_mux0054_5_126_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N398_pack_1,
      O => VGA_N398
    );
  VGA_romAddr_mux0054_5_148_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_148_46642,
      O => VGA_romAddr_mux0054_5_148_0
    );
  VGA_romAddr_mux0054_5_148_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N322_pack_1,
      O => VGA_N322
    );
  VGA_romAddr_mux0054_5_182_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_182_46690,
      O => VGA_romAddr_mux0054_5_182_0
    );
  VGA_romAddr_mux0054_5_182_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N301_pack_1,
      O => VGA_N301
    );
  VGA_romAddr_mux0054_4_875_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_875_46714,
      O => VGA_romAddr_mux0054_4_875_0
    );
  VGA_romAddr_mux0054_4_875_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_865_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_4_865_SW0_O
    );
  VGA_romAddr_mux0054_6_333_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_333_46738,
      O => VGA_romAddr_mux0054_6_333_0
    );
  VGA_romAddr_mux0054_6_333_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_204_O_pack_1,
      O => VGA_romAddr_mux0054_6_204_O
    );
  VGA_romAddr_mux0054_3_593 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => VGA_bt_and0144_15781,
      ADR1 => VGA_N278,
      ADR2 => VGA_romAddr_mux0054_3_541,
      ADR3 => VGA_romAddr_mux0054_3_593_SW0_O,
      O => VGA_romAddr_mux0054_3_593_46474
    );
  VGA_romAddr_mux0054_3_593_SW0 : X_LUT4
    generic map(
      INIT => X"EB41"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_romAddr_cmp_le0016_0,
      ADR2 => register_module_imp_registers_imp_regs_0_4_15845,
      ADR3 => VGA_romAddr_mux0054_3_541,
      O => VGA_romAddr_mux0054_3_593_SW0_O_pack_2
    );
  VGA_romAddr_mux0054_3_593_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_593_46474,
      O => VGA_romAddr_mux0054_3_593_0
    );
  VGA_romAddr_mux0054_3_593_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_593_SW0_O_pack_2,
      O => VGA_romAddr_mux0054_3_593_SW0_O
    );
  VGA_romAddr_mux0054_3_752 : X_LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      ADR0 => VGA_bt_and0005_0,
      ADR1 => VGA_romAddr_mux0054_3_727_O,
      ADR2 => VGA_romAddr_mux0054_3_717_0,
      ADR3 => VGA_romAddr_mux0054_3_710,
      O => VGA_romAddr_mux0054_3_752_46450
    );
  VGA_romAddr_mux0054_3_727 : X_LUT4
    generic map(
      INIT => X"0A03"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_reg_write_enable_out_15704,
      ADR1 => N486_0,
      ADR2 => VGA_bt_and0006_0,
      ADR3 => VGA_bt_and01441_0,
      O => VGA_romAddr_mux0054_3_727_O_pack_1
    );
  VGA_romAddr_mux0054_3_752_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_752_46450,
      O => VGA_romAddr_mux0054_3_752_0
    );
  VGA_romAddr_mux0054_3_752_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_727_O_pack_1,
      O => VGA_romAddr_mux0054_3_727_O
    );
  VGA_romAddr_mux0054_5_126 : X_LUT4
    generic map(
      INIT => X"AE84"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_14_15741,
      ADR1 => VGA_N398,
      ADR2 => VGA_N1621_0,
      ADR3 => VGA_N285_0,
      O => VGA_romAddr_mux0054_5_126_46546
    );
  VGA_romAddr_mux0054_3_157 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_N278,
      ADR2 => N1689,
      ADR3 => N1943_0,
      O => VGA_romAddr_mux0054_3_157_O_pack_1
    );
  VGA_romAddr_mux0054_3_422 : X_LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      ADR0 => N1465_0,
      ADR1 => N1464_0,
      ADR2 => VGA_romAddr_mux0054_3_338_0,
      ADR3 => VGA_romAddr_mux0054_3_157_O,
      O => VGA_romAddr_mux0054_3_422_46354
    );
  VGA_romAddr_mux0054_3_422_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_422_46354,
      O => VGA_romAddr_mux0054_3_422_0
    );
  VGA_romAddr_mux0054_3_422_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_157_O_pack_1,
      O => VGA_romAddr_mux0054_3_157_O
    );
  VGA_romAddr_mux0054_3_862 : X_LUT4
    generic map(
      INIT => X"0082"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_romAddr_cmp_le0025_0,
      ADR2 => register_module_imp_registers_imp_regs_1_0_15909,
      ADR3 => VGA_N278,
      O => VGA_romAddr_mux0054_3_862_O_pack_1
    );
  VGA_romAddr_mux0054_3_890 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_3_862_O,
      ADR2 => VGA_N400,
      ADR3 => N1835_0,
      O => VGA_romAddr_mux0054_3_890_46594
    );
  VGA_romAddr_mux0054_3_890_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_890_46594,
      O => VGA_romAddr_mux0054_3_890_0
    );
  VGA_romAddr_mux0054_3_890_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_862_O_pack_1,
      O => VGA_romAddr_mux0054_3_862_O
    );
  VGA_romAddr_mux0054_3_290 : X_LUT4
    generic map(
      INIT => X"CC80"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => VGA_bt_and0006_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_romAddr_mux0054_3_282_0,
      O => VGA_romAddr_mux0054_3_290_O_pack_1
    );
  VGA_romAddr_mux0054_3_338 : X_LUT4
    generic map(
      INIT => X"DDD8"
    )
    port map (
      ADR0 => VGA_bt_and0005_0,
      ADR1 => VGA_romAddr_mux0054_3_267_0,
      ADR2 => VGA_romAddr_mux0054_3_304_0,
      ADR3 => VGA_romAddr_mux0054_3_290_O,
      O => VGA_romAddr_mux0054_3_338_46402
    );
  VGA_romAddr_mux0054_3_338_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_338_46402,
      O => VGA_romAddr_mux0054_3_338_0
    );
  VGA_romAddr_mux0054_3_338_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_290_O_pack_1,
      O => VGA_romAddr_mux0054_3_290_O
    );
  VGA_romAddr_mux0054_9_4 : X_LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      ADR0 => VGA_bt_and0004_0,
      ADR1 => VGA_N300_0,
      ADR2 => VGA_N428_0,
      ADR3 => VGA_N2091_0,
      O => VGA_N272_pack_1
    );
  VGA_N412_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N412,
      O => VGA_N412_0
    );
  VGA_N412_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N272_pack_1,
      O => VGA_N272
    );
  VGA_romAddr_mux0054_4_603 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => N1781_0,
      ADR2 => VGA_N278,
      ADR3 => VGA_romAddr_mux0054_4_573_0,
      O => VGA_romAddr_mux0054_4_603_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_7_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(7),
      ADR1 => register_module_imp_registers_imp_varindex0001_7_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_7_4_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_8_SW2 : X_LUT4
    generic map(
      INIT => X"5553"
    )
    port map (
      ADR0 => N1054_0,
      ADR1 => N1053,
      ADR2 => register_module_imp_registers_imp_read_data2_7_17_18199,
      ADR3 => register_module_imp_registers_imp_read_data2_7_4_17911,
      O => N504
    );
  N504_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N504,
      O => N504_0
    );
  N504_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_7_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_7_4_17911
    );
  VGA_romAddr_mux0054_4_102 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_romAddr_mux0054_4_91_0,
      ADR2 => VGA_romAddr_mux0054_4_58_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_4_102_O_pack_2
    );
  VGA_romAddr_mux0054_4_131 : X_LUT4
    generic map(
      INIT => X"FEAA"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_bt_and0141_0,
      ADR2 => VGA_romAddr_mux0054_4_6_0,
      ADR3 => VGA_romAddr_mux0054_4_102_O,
      O => VGA_romAddr_mux0054_4_131_46426
    );
  VGA_romAddr_mux0054_4_131_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_131_46426,
      O => VGA_romAddr_mux0054_4_131_0
    );
  VGA_romAddr_mux0054_4_131_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_102_O_pack_2,
      O => VGA_romAddr_mux0054_4_102_O
    );
  VGA_romAddr_mux0054_4_481 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_390_0,
      ADR1 => VGA_bt_and0004_0,
      ADR2 => VGA_romAddr_mux0054_4_444,
      ADR3 => VGA_romAddr_mux0054_4_373_O,
      O => VGA_romAddr_mux0054_4_481_46570
    );
  VGA_romAddr_mux0054_4_373 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => VGA_N425_0,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_N252_0,
      ADR3 => VGA_romAddr_mux0054_4_356_0,
      O => VGA_romAddr_mux0054_4_373_O_pack_1
    );
  VGA_romAddr_mux0054_4_481_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_481_46570,
      O => VGA_romAddr_mux0054_4_481_0
    );
  VGA_romAddr_mux0054_4_481_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_373_O_pack_1,
      O => VGA_romAddr_mux0054_4_373_O
    );
  VGA_romAddr_mux0054_4_614 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_romAddr_mux0054_4_603_O,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_4_614_46522
    );
  VGA_romAddr_mux0054_3_282 : X_LUT4
    generic map(
      INIT => X"3032"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_6_22111_SW0_O,
      ADR2 => VGA_bt_and01431,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_3_282_46378
    );
  VGA_romAddr_mux0054_6_22111_SW0 : X_LUT4
    generic map(
      INIT => X"BBBF"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => N584_0,
      ADR3 => N1885_0,
      O => VGA_romAddr_mux0054_6_22111_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_3_282_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_282_46378,
      O => VGA_romAddr_mux0054_3_282_0
    );
  VGA_romAddr_mux0054_3_282_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_22111_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_6_22111_SW0_O
    );
  VGA_romAddr_mux0054_7_305_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_305_46930,
      O => VGA_romAddr_mux0054_7_305_0
    );
  VGA_romAddr_mux0054_7_305_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_296_O_pack_1,
      O => VGA_romAddr_mux0054_7_296_O
    );
  VGA_romAddr_mux0054_8_190_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_190_47170,
      O => VGA_romAddr_mux0054_8_190_0
    );
  VGA_romAddr_mux0054_8_190_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N402_pack_1,
      O => VGA_N402
    );
  VGA_romAddr_mux0054_7_752_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_752_47194,
      O => VGA_romAddr_mux0054_7_752_0
    );
  VGA_romAddr_mux0054_7_752_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_752_SW1_O_pack_1,
      O => VGA_romAddr_mux0054_7_752_SW1_O
    );
  VGA_romAddr_mux0054_7_650_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_650_47074,
      O => VGA_romAddr_mux0054_7_650_0
    );
  VGA_romAddr_mux0054_7_650_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_649_O_pack_1,
      O => VGA_romAddr_mux0054_7_649_O
    );
  VGA_romAddr_mux0054_8_230_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_5_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_8_5_SW0_O
    );
  VGA_romAddr_mux0054_6_777_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_777_47050,
      O => VGA_romAddr_mux0054_6_777_0
    );
  VGA_romAddr_mux0054_6_777_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_21231_O_pack_1,
      O => VGA_romAddr_mux0054_6_21231_O
    );
  VGA_romAddr_mux0054_6_166_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_166_46810,
      O => VGA_romAddr_mux0054_6_166_0
    );
  VGA_romAddr_mux0054_6_166_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_139_O_pack_1,
      O => VGA_romAddr_mux0054_6_139_O
    );
  VGA_romAddr_mux0054_6_885_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_885_47146,
      O => VGA_romAddr_mux0054_6_885_0
    );
  VGA_romAddr_mux0054_6_885_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_602_O_pack_1,
      O => VGA_romAddr_mux0054_6_602_O
    );
  VGA_romAddr_mux0054_7_657_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_657_47218,
      O => VGA_romAddr_mux0054_7_657_0
    );
  VGA_romAddr_mux0054_7_657_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_557_O_pack_1,
      O => VGA_romAddr_mux0054_7_557_O
    );
  VGA_romAddr_mux0054_8_186_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_186_47242,
      O => VGA_romAddr_mux0054_8_186_0
    );
  VGA_romAddr_mux0054_8_186_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N11_pack_1,
      O => VGA_N11
    );
  VGA_romAddr_mux0054_7_267_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_267,
      O => VGA_romAddr_mux0054_7_267_0
    );
  VGA_romAddr_mux0054_7_267_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_524_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_8_524_SW0_O
    );
  VGA_romAddr_mux0054_5_478_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_478_46786,
      O => VGA_romAddr_mux0054_5_478_0
    );
  VGA_romAddr_mux0054_5_478_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_461_O_pack_1,
      O => VGA_romAddr_mux0054_5_461_O
    );
  VGA_romAddr_mux0054_6_453_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_453_46834,
      O => VGA_romAddr_mux0054_6_453_0
    );
  VGA_romAddr_mux0054_6_453_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_409_O_pack_1,
      O => VGA_romAddr_mux0054_6_409_O
    );
  VGA_bt_cmp_ge0005_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_ge0005,
      O => VGA_bt_cmp_ge0005_0
    );
  VGA_bt_cmp_ge0005_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N410_pack_1,
      O => VGA_N410
    );
  VGA_romAddr_mux0054_6_165_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_165_46762,
      O => VGA_romAddr_mux0054_6_165_0
    );
  VGA_romAddr_mux0054_6_165_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N319_pack_1,
      O => VGA_N319
    );
  VGA_romAddr_mux0054_6_844_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_844_47002,
      O => VGA_romAddr_mux0054_6_844_0
    );
  VGA_romAddr_mux0054_6_844_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_809_O_pack_1,
      O => VGA_romAddr_mux0054_6_809_O
    );
  VGA_romAddr_mux0054_5_839_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_839_46858,
      O => VGA_romAddr_mux0054_5_839_0
    );
  VGA_romAddr_mux0054_5_839_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_829_O_pack_1,
      O => VGA_romAddr_mux0054_5_829_O
    );
  VGA_romAddr_mux0054_6_624_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_624_46906,
      O => VGA_romAddr_mux0054_6_624_0
    );
  VGA_romAddr_mux0054_6_624_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_624_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_6_624_SW0_O
    );
  VGA_romAddr_mux0054_7_180_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_180_46954,
      O => VGA_romAddr_mux0054_7_180_0
    );
  VGA_romAddr_mux0054_7_180_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_180_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_7_180_SW0_O
    );
  VGA_romAddr_mux0054_8_139_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_139_47098,
      O => VGA_romAddr_mux0054_8_139_0
    );
  VGA_romAddr_mux0054_8_139_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_109_O_pack_1,
      O => VGA_romAddr_mux0054_8_109_O
    );
  VGA_romAddr_mux0054_7_275_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_275_46978,
      O => VGA_romAddr_mux0054_7_275_0
    );
  VGA_romAddr_mux0054_7_275_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_275_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_7_275_SW0_O
    );
  VGA_romAddr_mux0054_6_947_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_947_47122,
      O => VGA_romAddr_mux0054_6_947_0
    );
  VGA_romAddr_mux0054_6_947_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_361_O_pack_1,
      O => VGA_romAddr_mux0054_5_361_O
    );
  VGA_romAddr_mux0054_9_724_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_724_47698,
      O => VGA_romAddr_mux0054_9_724_0
    );
  VGA_romAddr_mux0054_9_724_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_710_O_pack_1,
      O => VGA_romAddr_mux0054_9_710_O
    );
  VGA_romAddr_mux0054_8_803_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_803_47290,
      O => VGA_romAddr_mux0054_8_803_0
    );
  VGA_romAddr_mux0054_8_803_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_729_O_pack_1,
      O => VGA_romAddr_mux0054_8_729_O
    );
  VGA_romAddr_mux0054_9_149_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_149_47386,
      O => VGA_romAddr_mux0054_9_149_0
    );
  VGA_romAddr_mux0054_9_149_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_5_O_pack_1,
      O => VGA_romAddr_mux0054_9_5_O
    );
  VGA_romAddr_mux0054_9_179_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_179_47530,
      O => VGA_romAddr_mux0054_9_179_0
    );
  VGA_romAddr_mux0054_9_179_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N274_pack_1,
      O => VGA_N274
    );
  VGA_romAddr_mux0054_9_613_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_613_47578,
      O => VGA_romAddr_mux0054_9_613_0
    );
  VGA_romAddr_mux0054_9_613_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1831_pack_1,
      O => N1831
    );
  VGA_romAddr_mux0054_9_692_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_692_47746,
      O => VGA_romAddr_mux0054_9_692_0
    );
  VGA_romAddr_mux0054_9_692_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_651_O_pack_1,
      O => VGA_romAddr_mux0054_9_651_O
    );
  VGA_romAddr_mux0054_8_487_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_487_47434,
      O => VGA_romAddr_mux0054_8_487_0
    );
  VGA_romAddr_mux0054_8_487_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_487_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_8_487_SW0_O
    );
  VGA_romAddr_mux0054_9_624_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_624_47602,
      O => VGA_romAddr_mux0054_9_624_0
    );
  VGA_romAddr_mux0054_9_624_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_348_pack_1,
      O => VGA_romAddr_mux0054_3_348_15926
    );
  VGA_romAddr_mux0054_9_947_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_947_47770,
      O => VGA_romAddr_mux0054_9_947_0
    );
  VGA_romAddr_mux0054_9_947_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_943_O_pack_1,
      O => VGA_romAddr_mux0054_9_943_O
    );
  VGA_romAddr_mux0054_9_275_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_275_47482,
      O => VGA_romAddr_mux0054_9_275_0
    );
  VGA_romAddr_mux0054_9_275_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_275_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_9_275_SW0_O
    );
  VGA_romAddr_mux0054_9_814_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_814_47722,
      O => VGA_romAddr_mux0054_9_814_0
    );
  VGA_romAddr_mux0054_9_814_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N320_pack_1,
      O => VGA_N320
    );
  VGA_romAddr_mux0054_8_646_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_646_47410,
      O => VGA_romAddr_mux0054_8_646_0
    );
  VGA_romAddr_mux0054_8_646_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_608_O_pack_1,
      O => VGA_romAddr_mux0054_8_608_O
    );
  VGA_romAddr_mux0054_9_472_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_472_47626,
      O => VGA_romAddr_mux0054_9_472_0
    );
  VGA_romAddr_mux0054_9_472_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_472_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_9_472_SW0_O
    );
  VGA_romAddr_mux0054_7_875_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_875_47338,
      O => VGA_romAddr_mux0054_7_875_0
    );
  VGA_romAddr_mux0054_7_875_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_845_SW1_O_pack_1,
      O => VGA_romAddr_mux0054_7_845_SW1_O
    );
  VGA_romAddr_mux0054_8_595_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_595_47506,
      O => VGA_romAddr_mux0054_8_595_0
    );
  VGA_romAddr_mux0054_8_595_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_571_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_8_571_SW0_O
    );
  VGA_N428_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N428,
      O => VGA_N428_0
    );
  VGA_N428_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_411_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_9_411_SW0_O
    );
  VGA_romAddr_mux0054_9_168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_168_47458,
      O => VGA_romAddr_mux0054_9_168_0
    );
  VGA_romAddr_mux0054_9_168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_168_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_9_168_SW0_O
    );
  VGA_romAddr_mux0054_8_924_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_924_47554,
      O => VGA_romAddr_mux0054_8_924_0
    );
  VGA_romAddr_mux0054_8_924_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_924_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_8_924_SW0_O
    );
  VGA_romAddr_mux0054_9_539_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_539_47650,
      O => VGA_romAddr_mux0054_9_539_0
    );
  VGA_romAddr_mux0054_9_539_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_526_O_pack_1,
      O => VGA_romAddr_mux0054_9_526_O
    );
  VGA_romAddr_mux0054_9_501_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_501_47362,
      O => VGA_romAddr_mux0054_9_501_0
    );
  VGA_romAddr_mux0054_9_501_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_493_O_pack_1,
      O => VGA_romAddr_mux0054_9_493_O
    );
  VGA_romAddr_mux0054_8_875_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_875_47674,
      O => VGA_romAddr_mux0054_8_875_0
    );
  VGA_romAddr_mux0054_8_875_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_855_O_pack_1,
      O => VGA_romAddr_mux0054_8_855_O
    );
  register_module_imp_controller_imp_reg_write_enable21_SW0 : X_LUT4
    generic map(
      INIT => X"E6FF"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_13_2_17797,
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => IF_ID_regs_imp_instruction_out_11_3_17920,
      ADR3 => register_module_imp_N58,
      O => N1169
    );
  VGA_bt_cmp_eq0007_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_eq0007,
      O => VGA_bt_cmp_eq0007_0
    );
  VGA_bt_cmp_eq0007_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N598_pack_1,
      O => N598
    );
  VGA_romAddr_mux0054_3_85_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_85_43527,
      O => VGA_romAddr_mux0054_3_85_0
    );
  VGA_romAddr_mux0054_3_85_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_71_O_pack_1,
      O => VGA_romAddr_mux0054_3_71_O
    );
  VGA_romAddr_mux0054_3_58_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_58_43503,
      O => VGA_romAddr_mux0054_3_58_0
    );
  VGA_romAddr_mux0054_3_58_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_3_O_pack_1,
      O => VGA_romAddr_mux0054_3_3_O
    );
  VGA_romAddr_mux0054_5_90_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_90_43575,
      O => VGA_romAddr_mux0054_5_90_0
    );
  VGA_romAddr_mux0054_5_90_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_41_O_pack_1,
      O => VGA_romAddr_mux0054_5_41_O
    );
  ALU_imp_Sh34 : X_LUT4
    generic map(
      INIT => X"085D"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => ID_ALU_regs_imp_operand1_out(0),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => ALU_imp_Sh34_SW0_O,
      O => ALU_imp_Sh34_45542
    );
  VGA_romAddr_and0000476_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000476_43398,
      O => VGA_romAddr_and0000476_0
    );
  VGA_romAddr_and0000476_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000382_O_pack_1,
      O => VGA_romAddr_and0000382_O
    );
  VGA_bt_cmp_eq0012_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_eq0012,
      O => VGA_bt_cmp_eq0012_0
    );
  VGA_bt_cmp_eq0012_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N420_pack_1,
      O => VGA_N420
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_0_DXMUX_45514,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_0_CLKINV_45497,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_0_FFX_RSTAND_45519,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(0)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_0_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_0_FFX_RSTAND_45519
    );
  ALU_MEM_regs_imp_write_back_data_out_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(10),
      O => ALU_MEM_regs_imp_write_back_data_out_10_DXMUX_43822
    );
  ALU_MEM_regs_imp_write_back_data_out_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_10_26_pack_1,
      O => write_back_data_from_alu_tmp_10_26_17396
    );
  ALU_MEM_regs_imp_write_back_data_out_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_10_CLKINV_43806
    );
  VGA_romAddr_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054(10),
      O => VGA_romAddr_10_DXMUX_43477
    );
  VGA_romAddr_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N277_pack_1,
      O => VGA_N277
    );
  VGA_romAddr_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_romAddr_10_CLKINV_43461
    );
  VGA_romAddr_10_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000_0,
      O => VGA_romAddr_10_CEINV_43460
    );
  VGA_bt_not0001208_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001208,
      O => VGA_bt_not0001208_0
    );
  VGA_bt_not0001208_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_ge0017_pack_1,
      O => VGA_bt_cmp_ge0017
    );
  ALU_MEM_regs_imp_write_back_data_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_11_FXMUX_43857,
      O => ALU_MEM_regs_imp_write_back_data_out_11_DXMUX_43858
    );
  ALU_MEM_regs_imp_write_back_data_out_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_11_FXMUX_43857,
      O => write_back_data_from_alu_tmp_11_0
    );
  ALU_MEM_regs_imp_write_back_data_out_11_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(11),
      O => ALU_MEM_regs_imp_write_back_data_out_11_FXMUX_43857
    );
  ALU_MEM_regs_imp_write_back_data_out_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_11_26_pack_1,
      O => write_back_data_from_alu_tmp_11_26_17400
    );
  ALU_MEM_regs_imp_write_back_data_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_11_CLKINV_43842
    );
  N382_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N382,
      O => N382_0
    );
  N382_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_57_SW0_O_pack_1,
      O => ALU_imp_tmp_3_57_SW0_O
    );
  VGA_romAddr_mux0054_9_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_13_43623,
      O => VGA_romAddr_mux0054_9_13_0
    );
  VGA_romAddr_mux0054_9_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_13_SW1_O_pack_1,
      O => VGA_romAddr_mux0054_9_13_SW1_O
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_15_1 : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_0_53,
      ADR1 => is_structural_hazard_to_if_tmp_0,
      ADR2 => bubble_to_id_alu_tmp150_16664,
      ADR3 => register_module_imp_registers_imp_read_data1_0_24_0,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(15)
    );
  VGA_bt_cmp_eq0010_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_eq0010,
      O => VGA_bt_cmp_eq0010_0
    );
  VGA_bt_cmp_eq0010_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N399_pack_1,
      O => VGA_N399
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000060 : X_LUT4
    generic map(
      INIT => X"0900"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_write_back_reg_out(1),
      ADR1 => register_module_imp_decoder_imp_read_reg_1_1_39_18128,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000026_SW0_O,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000055_0,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem
    );
  VGA_N293_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N293,
      O => VGA_N293_0
    );
  VGA_N293_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N299_pack_1,
      O => VGA_N299
    );
  VGA_romAddr_mux0054_7_33_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_33_43599,
      O => VGA_romAddr_mux0054_7_33_0
    );
  VGA_romAddr_mux0054_7_33_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N149_pack_1,
      O => VGA_N149
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000055 : X_LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      ADR0 => N626_0,
      ADR1 => N627,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000044_O,
      ADR3 => register_module_imp_N15,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_and000055_45614
    );
  N1729_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1729,
      O => N1729_0
    );
  N1729_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N279_pack_1,
      O => VGA_N279
    );
  VGA_romAddr_and0000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000,
      O => VGA_romAddr_and0000_0
    );
  VGA_romAddr_and0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000608_O_pack_1,
      O => VGA_romAddr_and0000608_O
    );
  VGA_romAddr_mux0054_5_70_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_70_43551,
      O => VGA_romAddr_mux0054_5_70_0
    );
  VGA_romAddr_mux0054_5_70_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0055_5_111_O_pack_1,
      O => VGA_romAddr_mux0055_5_111_O
    );
  N1429_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1429,
      O => N1429_0
    );
  N1429_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N202_pack_1,
      O => N202
    );
  VGA_bt_cmp_eq0011_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_eq0011,
      O => VGA_bt_cmp_eq0011_0
    );
  VGA_bt_cmp_eq0011_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N4311_pack_1,
      O => VGA_N4311
    );
  ALU_imp_tmp_0_58_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_0_43_O,
      ADR2 => ALU_imp_N25,
      ADR3 => ALU_imp_tmp_addsub0000(0),
      O => N1074
    );
  VGA_bt_mux0000_0_122_SW0 : X_LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      ADR0 => VGA_bt_and0147,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VGA_romAddr_mux0054_5_331_SW0_O,
      O => N569
    );
  ALU_MEM_regs_imp_write_back_data_out_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_12_FXMUX_43893,
      O => ALU_MEM_regs_imp_write_back_data_out_12_DXMUX_43894
    );
  ALU_MEM_regs_imp_write_back_data_out_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_12_FXMUX_43893,
      O => write_back_data_from_alu_tmp_12_0
    );
  ALU_MEM_regs_imp_write_back_data_out_12_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(12),
      O => ALU_MEM_regs_imp_write_back_data_out_12_FXMUX_43893
    );
  ALU_MEM_regs_imp_write_back_data_out_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_12_26_pack_1,
      O => write_back_data_from_alu_tmp_12_26_17403
    );
  ALU_MEM_regs_imp_write_back_data_out_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_12_CLKINV_43878
    );
  ALU_imp_tmp_6_100_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_100_56201,
      O => ALU_imp_tmp_6_100_0
    );
  ALU_imp_tmp_6_100_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_14_80_56194,
      O => ALU_imp_tmp_14_80_0
    );
  ALU_MEM_regs_imp_mem_write_out_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_mem_write_out_18596,
      O => ALU_MEM_regs_imp_mem_write_out_DYMUX_56211
    );
  ALU_MEM_regs_imp_mem_write_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_write_out_CLKINV_56208
    );
  IF_ID_regs_imp_instruction_out_11_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(11),
      O => IF_ID_regs_imp_instruction_out_11_3_DYMUX_56291
    );
  IF_ID_regs_imp_instruction_out_11_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_11_3_CLKINV_56288
    );
  IF_ID_regs_imp_instruction_out_11_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_11_3_CEINV_56287
    );
  ALU_imp_tmp_14_20_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_14_20_56177,
      O => ALU_imp_tmp_14_20_0
    );
  IF_ID_regs_imp_instruction_out_12_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_12_0,
      O => IF_ID_regs_imp_instruction_out_12_2_DYMUX_56307
    );
  IF_ID_regs_imp_instruction_out_12_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_12_2_CLKINV_56304
    );
  IF_ID_regs_imp_instruction_out_12_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_12_2_CEINV_56303
    );
  keyboard_imp_keyboard_drv_obj_check_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_check_mux0000,
      O => keyboard_imp_keyboard_drv_obj_check_DXMUX_56089
    );
  keyboard_imp_keyboard_drv_obj_check_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_check_mux000084_pack_2,
      O => keyboard_imp_keyboard_drv_obj_check_mux000084_18625
    );
  keyboard_imp_keyboard_drv_obj_check_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_check_CLKINV_56072
    );
  keyboard_imp_keyboard_drv_obj_check_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_check_CEINV_56071
    );
  ALU_imp_tmp_10_76_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_76_55948,
      O => ALU_imp_tmp_10_76_0
    );
  ALU_imp_tmp_10_76_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_9_76_55941,
      O => ALU_imp_tmp_9_76_0
    );
  N1355_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1355,
      O => N1355_0
    );
  N1355_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1369,
      O => N1369_0
    );
  ALU_imp_tmp_1_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_1_56263,
      O => ALU_imp_tmp_1_1_0
    );
  ALU_imp_tmp_1_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_cmp_eq0005_pack_1,
      O => ALU_imp_tmp_cmp_eq0005
    );
  IF_ID_regs_imp_instruction_out_12_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_12_0,
      O => IF_ID_regs_imp_instruction_out_12_3_DYMUX_56324
    );
  IF_ID_regs_imp_instruction_out_12_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_12_3_CLKINV_56321
    );
  IF_ID_regs_imp_instruction_out_12_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_12_3_CEINV_56320
    );
  IF_ID_regs_imp_instruction_out_13_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_13_0,
      O => IF_ID_regs_imp_instruction_out_13_2_DYMUX_56341
    );
  IF_ID_regs_imp_instruction_out_13_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_13_2_CLKINV_56338
    );
  IF_ID_regs_imp_instruction_out_13_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_13_2_CEINV_56337
    );
  ALU_imp_tmp_6_103_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_103_55924,
      O => ALU_imp_tmp_6_103_0
    );
  ALU_imp_tmp_6_103_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N388,
      O => N388_0
    );
  N816_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N816,
      O => N816_0
    );
  N816_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N819,
      O => N819_0
    );
  ALU_imp_tmp_4_115_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_4_115_56375,
      O => ALU_imp_tmp_4_115_0
    );
  IF_ID_regs_imp_instruction_out_15_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(15),
      O => IF_ID_regs_imp_instruction_out_15_2_DYMUX_56358
    );
  IF_ID_regs_imp_instruction_out_15_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_15_2_CLKINV_56355
    );
  IF_ID_regs_imp_instruction_out_15_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_15_2_CEINV_56354
    );
  keyboard_imp_keyboard_drv_obj_check_mux000057_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_check_mux000057_56032,
      O => keyboard_imp_keyboard_drv_obj_check_mux000057_0
    );
  keyboard_imp_keyboard_drv_obj_check_mux000057_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_check_mux000012_56025,
      O => keyboard_imp_keyboard_drv_obj_check_mux000012_0
    );
  VGA_romAddr_cmp_le0004_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0004,
      O => VGA_romAddr_cmp_le0004_0
    );
  VGA_romAddr_cmp_le0004_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1685,
      O => N1685_0
    );
  ALU_imp_tmp_5_121_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_5_121_56239,
      O => ALU_imp_tmp_5_121_0
    );
  ALU_imp_tmp_5_121_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_255_56231,
      O => ALU_imp_tmp_1_255_0
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001_0_5_56056,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001_0_5_0
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_N7_pack_1,
      O => keyboard_imp_keyboard_drv_obj_N7
    );
  N1354_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1354,
      O => N1354_0
    );
  N1354_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_11_30_56158,
      O => ALU_imp_tmp_11_30_0
    );
  IF_ID_regs_imp_instruction_out_11_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(11),
      O => IF_ID_regs_imp_instruction_out_11_2_DYMUX_56275
    );
  IF_ID_regs_imp_instruction_out_11_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_11_2_CLKINV_56272
    );
  IF_ID_regs_imp_instruction_out_11_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_11_2_CEINV_56271
    );
  VGA_x_1_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_1_1_FXMUX_55979,
      O => VGA_x_1_1_DXMUX_55980
    );
  VGA_x_1_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_1,
      O => VGA_x_1_1_FXMUX_55979
    );
  VGA_x_1_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_cmp_eq0000_pack_1,
      O => VGA_x_cmp_eq0000_16852
    );
  VGA_x_1_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_1_1_CLKINV_55962
    );
  N744_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N744,
      O => N744_0
    );
  N744_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_37_56134,
      O => ALU_imp_tmp_10_37_0
    );
  ID_forward_IF_regs_imp_jump_target_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(11),
      O => ID_forward_IF_regs_imp_jump_target_out_11_DXMUX_48235
    );
  ID_forward_IF_regs_imp_jump_target_out_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_11_59_SW1_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_11_59_SW1_O
    );
  ID_forward_IF_regs_imp_jump_target_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_11_CLKINV_48219
    );
  ID_forward_IF_regs_imp_jump_target_out_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_11_CEINV_48218
    );
  ID_forward_IF_regs_imp_jump_target_out_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(12),
      O => ID_forward_IF_regs_imp_jump_target_out_12_DXMUX_48273
    );
  ID_forward_IF_regs_imp_jump_target_out_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_12_59_SW1_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_12_59_SW1_O
    );
  ID_forward_IF_regs_imp_jump_target_out_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_12_CLKINV_48257
    );
  ID_forward_IF_regs_imp_jump_target_out_12_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_12_CEINV_48256
    );
  N909_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N909,
      O => N909_0
    );
  N909_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_957_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_7_957_SW0_O
    );
  VGA_bt_mux0000_1_52_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_49_O_pack_1,
      O => VGA_bt_mux0000_1_49_O
    );
  VGA_N2381_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N2381,
      O => VGA_N2381_0
    );
  VGA_N2381_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_le0005_pack_1,
      O => VGA_bt_cmp_le0005
    );
  VGA_bt_mux0000_1_86_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_86_48034,
      O => VGA_bt_mux0000_1_86_0
    );
  VGA_bt_mux0000_1_86_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and01522_O_pack_1,
      O => VGA_bt_and01522_O
    );
  register_module_imp_N12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N12,
      O => register_module_imp_N12_0
    );
  register_module_imp_N12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand1_src_cmp_eq0000_pack_1,
      O => register_module_imp_controller_imp_operand1_src_cmp_eq0000
    );
  VGA_N110_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N110,
      O => VGA_N110_0
    );
  VGA_N110_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_SF67111_SW0_O_pack_1,
      O => VGA_SF67111_SW0_O
    );
  register_module_imp_operand2_src_tmp_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_operand2_src_tmp(1),
      O => register_module_imp_operand2_src_tmp_1_0
    );
  register_module_imp_operand2_src_tmp_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand2_src_or000014_pack_1,
      O => register_module_imp_controller_imp_operand2_src_or000014_16210
    );
  N580_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N580,
      O => N580_0
    );
  N580_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N40_pack_1,
      O => register_module_imp_registers_imp_N40
    );
  VGA_bt_cmp_le0015_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_le0015,
      O => VGA_bt_cmp_le0015_0
    );
  VGA_bt_cmp_le0015_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N294_pack_1,
      O => VGA_N294
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000026_SW0_O_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000026_SW0_O
    );
  register_module_imp_decoder_imp_immediate_4_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_immediate_4_6_47890,
      O => register_module_imp_decoder_imp_immediate_4_6_0
    );
  register_module_imp_decoder_imp_immediate_4_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N20_pack_2,
      O => register_module_imp_N20
    );
  N1155_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1155,
      O => N1155_0
    );
  N1155_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N553_pack_2,
      O => N553
    );
  immediate_from_id_tmp_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp(0),
      O => immediate_from_id_tmp_0_0
    );
  immediate_from_id_tmp_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N0_pack_1,
      O => register_module_imp_N0
    );
  immediate_from_id_tmp_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp(7),
      O => immediate_from_id_tmp_7_0
    );
  immediate_from_id_tmp_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N17_pack_1,
      O => register_module_imp_N17
    );
  VGA_N417_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N417,
      O => VGA_N417_0
    );
  VGA_N417_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1051_pack_1,
      O => VGA_N1051
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000044_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000044_47794,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000044_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000044_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1411_pack_1,
      O => N1411
    );
  N793_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N793,
      O => N793_0
    );
  N793_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_8_33_SW0_O_pack_1,
      O => ALU_imp_tmp_8_33_SW0_O
    );
  VGA_N3311_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N3311,
      O => VGA_N3311_0
    );
  VGA_N3311_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_SF25131_SW1_O_pack_1,
      O => VGA_SF25131_SW1_O
    );
  MEM_WB_regs_imp_write_back_data_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_1_FXMUX_48699,
      O => MEM_WB_regs_imp_write_back_data_out_1_DXMUX_48700
    );
  MEM_WB_regs_imp_write_back_data_out_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_1_FXMUX_48699,
      O => write_back_data_from_mem_tmp_1_0
    );
  MEM_WB_regs_imp_write_back_data_out_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(1),
      O => MEM_WB_regs_imp_write_back_data_out_1_FXMUX_48699
    );
  MEM_WB_regs_imp_write_back_data_out_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp_1_SW2_O_pack_2,
      O => write_back_data_from_mem_tmp_1_SW2_O
    );
  MEM_WB_regs_imp_write_back_data_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_1_CLKINV_48683
    );
  N1116_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1116,
      O => N1116_0
    );
  N1116_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1005_pack_2,
      O => N1005
    );
  N748_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N748,
      O => N748_0
    );
  N748_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_0_49_SW0_SW1_O_pack_1,
      O => ALU_imp_tmp_0_49_SW0_SW1_O
    );
  N669_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N669,
      O => N669_0
    );
  N669_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_0_17_SW0_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_0_17_SW0_O
    );
  N670_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N670,
      O => N670_0
    );
  N670_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_0_17_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_0_17_O
    );
  N937_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N937,
      O => N937_0
    );
  N937_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_2_43_SW0_SW0_O_pack_1,
      O => ALU_imp_tmp_2_43_SW0_SW0_O
    );
  N1397_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1397,
      O => N1397_0
    );
  N1397_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N265_pack_1,
      O => N265
    );
  N1042_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1042,
      O => N1042_0
    );
  N1042_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp_2_pack_1,
      O => immediate_from_id_tmp(2)
    );
  MEM_WB_regs_imp_write_back_data_out_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_0_FXMUX_48663,
      O => MEM_WB_regs_imp_write_back_data_out_0_DXMUX_48664
    );
  MEM_WB_regs_imp_write_back_data_out_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_0_FXMUX_48663,
      O => write_back_data_from_mem_tmp_0_0
    );
  MEM_WB_regs_imp_write_back_data_out_0_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(0),
      O => MEM_WB_regs_imp_write_back_data_out_0_FXMUX_48663
    );
  MEM_WB_regs_imp_write_back_data_out_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1721_pack_2,
      O => N1721
    );
  MEM_WB_regs_imp_write_back_data_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_0_CLKINV_48647
    );
  N752_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N752,
      O => N752_0
    );
  N752_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_3_41_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_3_41_O
    );
  N943_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N943,
      O => N943_0
    );
  N943_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_3_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_3_17_17621
    );
  VGA_bt_cmp_eq0009_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_eq0009_48488,
      O => VGA_bt_cmp_eq0009_0
    );
  VGA_bt_cmp_eq0009_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_eq0009_SW0_SW0_O_pack_1,
      O => VGA_bt_cmp_eq0009_SW0_SW0_O
    );
  ID_forward_IF_regs_imp_jump_target_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(13),
      O => ID_forward_IF_regs_imp_jump_target_out_13_DXMUX_48311
    );
  ID_forward_IF_regs_imp_jump_target_out_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_13_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_13_17_17441
    );
  ID_forward_IF_regs_imp_jump_target_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_13_CLKINV_48295
    );
  ID_forward_IF_regs_imp_jump_target_out_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_13_CEINV_48294
    );
  N1931_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1931,
      O => N1931_0
    );
  N1931_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_244_pack_1,
      O => VGA_romAddr_mux0054_3_244_18213
    );
  ID_forward_IF_regs_imp_jump_target_out_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(14),
      O => ID_forward_IF_regs_imp_jump_target_out_14_DXMUX_48349
    );
  ID_forward_IF_regs_imp_jump_target_out_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_14_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_14_17_17436
    );
  ID_forward_IF_regs_imp_jump_target_out_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_14_CLKINV_48333
    );
  ID_forward_IF_regs_imp_jump_target_out_14_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_14_CEINV_48332
    );
  ID_forward_IF_regs_imp_jump_target_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(15),
      O => ID_forward_IF_regs_imp_jump_target_out_15_DXMUX_48387
    );
  ID_forward_IF_regs_imp_jump_target_out_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_15_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_15_17_17431
    );
  ID_forward_IF_regs_imp_jump_target_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_15_CLKINV_48371
    );
  ID_forward_IF_regs_imp_jump_target_out_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_15_CEINV_48370
    );
  VGA_bt_cmp_eq0006_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_eq0006_48464,
      O => VGA_bt_cmp_eq0006_0
    );
  VGA_bt_cmp_eq0006_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_eq0006_SW0_O_pack_1,
      O => VGA_bt_cmp_eq0006_SW0_O
    );
  N402_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N402,
      O => N402_0
    );
  N402_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_7_33_SW0_SW0_O_pack_1,
      O => ALU_imp_tmp_7_33_SW0_SW0_O
    );
  VGA_bt_not0001149_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001149_49088,
      O => VGA_bt_not0001149_0
    );
  VGA_bt_not0001149_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N327_pack_1,
      O => VGA_N327
    );
  VGA_bt_not0001175_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001175_49136,
      O => VGA_bt_not0001175_0
    );
  VGA_bt_not0001175_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_le0016_pack_1,
      O => VGA_bt_cmp_le0016
    );
  VGA_bt_not0001452_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001452_49160,
      O => VGA_bt_not0001452_0
    );
  VGA_bt_not0001452_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001380_O_pack_1,
      O => VGA_bt_not0001380_O
    );
  register_module_imp_N22_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N22,
      O => register_module_imp_N22_0
    );
  register_module_imp_N22_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_is_jump_cmp_eq00011_SW0_O_pack_1,
      O => register_module_imp_controller_imp_is_jump_cmp_eq00011_SW0_O
    );
  N758_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N758,
      O => N758_0
    );
  N758_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_6_41_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_6_41_O
    );
  VGA_bt_not0001292_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001292_49184,
      O => VGA_bt_not0001292_0
    );
  VGA_bt_not0001292_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N418_pack_1,
      O => VGA_N418
    );
  VGA_N339_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N339,
      O => VGA_N339_0
    );
  VGA_N339_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_cmp_ge0008_pack_2,
      O => VGA_bt_cmp_ge0008
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_1_39_pack_1,
      O => register_module_imp_decoder_imp_read_reg_1_1_39_18128
    );
  VGA_bt_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001520_O_pack_1,
      O => VGA_bt_not0001520_O
    );
  N1048_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1048,
      O => N1048_0
    );
  N1048_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp_5_pack_1,
      O => immediate_from_id_tmp(5)
    );
  N945_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N945,
      O => N945_0
    );
  N945_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_6_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_6_17_18201
    );
  N780_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N780,
      O => N780_0
    );
  N780_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_5_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_5_17_17613
    );
  N1068_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1068,
      O => N1068_0
    );
  N1068_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_79_pack_1,
      O => ALU_imp_tmp_6_79_18398
    );
  VGA_bt_not0001341_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001341_49112,
      O => VGA_bt_not0001341_0
    );
  VGA_bt_not0001341_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001308_O_pack_1,
      O => VGA_bt_not0001308_O
    );
  N1051_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1051,
      O => N1051_0
    );
  N1051_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp_6_pack_1,
      O => immediate_from_id_tmp(6)
    );
  N1151_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1151,
      O => N1151_0
    );
  N1151_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_7_57_O_pack_1,
      O => ALU_imp_tmp_7_57_O
    );
  N1479_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1479,
      O => N1479_0
    );
  N1479_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001184_pack_1,
      O => VGA_bt_not0001184
    );
  N1439_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1439,
      O => N1439_0
    );
  N1439_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_or0000_pack_1,
      O => ALU_imp_tmp_or0000_17674
    );
  VGA_bt_not0001205_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001205_49064,
      O => VGA_bt_not0001205_0
    );
  VGA_bt_not0001205_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001205_SW0_O_pack_1,
      O => VGA_bt_not0001205_SW0_O
    );
  N784_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N784,
      O => N784_0
    );
  N784_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_4_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_4_17_17617
    );
  write_back_data_from_alu_tmp_0_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_9_48800,
      O => write_back_data_from_alu_tmp_0_9_0
    );
  write_back_data_from_alu_tmp_0_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_9_SW0_SW0_SW0_O_pack_1,
      O => write_back_data_from_alu_tmp_0_9_SW0_SW0_SW0_O
    );
  N596_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N596,
      O => N596_0
    );
  N596_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N304_pack_1,
      O => N304
    );
  VGA_romAddr_mux0054_3_1500_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1500_49688,
      O => VGA_romAddr_mux0054_3_1500_0
    );
  VGA_romAddr_mux0054_3_1500_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1500_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_3_1500_SW0_O
    );
  N235_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N235,
      O => N235_0
    );
  N235_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N219_pack_1,
      O => VGA_N219
    );
  N1060_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1060,
      O => N1060_0
    );
  N1060_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp_8_pack_1,
      O => immediate_from_id_tmp(8)
    );
  N947_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N947,
      O => N947_0
    );
  N947_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_8_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_8_17_18197
    );
  N1063_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1063,
      O => N1063_0
    );
  N1063_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp_9_pack_1,
      O => immediate_from_id_tmp(9)
    );
  register_module_imp_decoder_imp_read_reg_1_0_20_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_0_20_49304,
      O => register_module_imp_decoder_imp_read_reg_1_0_20_0
    );
  register_module_imp_decoder_imp_read_reg_1_0_20_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N917_pack_1,
      O => N917
    );
  N299_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N299,
      O => N299_0
    );
  N299_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N437_pack_1,
      O => VGA_N437
    );
  VGA_bt_mux0000_1_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_1_2_49760,
      O => VGA_bt_mux0000_1_2_0
    );
  VGA_bt_mux0000_1_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0140_pack_1,
      O => VGA_bt_and0140_17454
    );
  VGA_romAddr_mux0054_3_1176_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1176_49736,
      O => VGA_romAddr_mux0054_3_1176_0
    );
  VGA_romAddr_mux0054_3_1176_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1148_O_pack_1,
      O => VGA_romAddr_mux0054_3_1148_O
    );
  VGA_romAddr_mux0054_3_1364_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1364_49784,
      O => VGA_romAddr_mux0054_3_1364_0
    );
  VGA_romAddr_mux0054_3_1364_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1326_O_pack_1,
      O => VGA_romAddr_mux0054_3_1326_O
    );
  N1769_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1769,
      O => N1769_0
    );
  N1769_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => bubble_to_id_alu_tmp26_O_pack_1,
      O => bubble_to_id_alu_tmp26_O
    );
  N983_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N983,
      O => N983_0
    );
  N983_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_8_79_SW0_SW0_O_pack_1,
      O => ALU_imp_tmp_8_79_SW0_SW0_O
    );
  N949_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N949,
      O => N949_0
    );
  N949_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_9_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_9_17_16740
    );
  N782_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N782,
      O => N782_0
    );
  N782_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_7_17_pack_1,
      O => register_module_imp_registers_imp_read_data2_7_17_18199
    );
  N233_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N233,
      O => N233_0
    );
  N233_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N267_pack_1,
      O => VGA_N267
    );
  VGA_romAddr_mux0054_3_1071_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1071_49664,
      O => VGA_romAddr_mux0054_3_1071_0
    );
  VGA_romAddr_mux0054_3_1071_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1040_O_pack_1,
      O => VGA_romAddr_mux0054_3_1040_O
    );
  VGA_romAddr_mux0054_3_1260_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1260_49712,
      O => VGA_romAddr_mux0054_3_1260_0
    );
  VGA_romAddr_mux0054_3_1260_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1250_O_pack_1,
      O => VGA_romAddr_mux0054_3_1250_O
    );
  N764_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N764,
      O => N764_0
    );
  N764_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_9_41_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_9_41_O
    );
  N762_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N762,
      O => N762_0
    );
  N762_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_8_41_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_8_41_O
    );
  N1326_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1326,
      O => N1326_0
    );
  N1326_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_13_1_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_13_1_O
    );
  VGA_romAddr_mux0054_5_1293_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1293_50249,
      O => VGA_romAddr_mux0054_5_1293_0
    );
  VGA_romAddr_mux0054_5_1293_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1252_O_pack_1,
      O => VGA_romAddr_mux0054_5_1252_O
    );
  VGA_romAddr_mux0054_3_1536_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1536_49856,
      O => VGA_romAddr_mux0054_3_1536_0
    );
  VGA_romAddr_mux0054_3_1536_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_963_O_pack_1,
      O => VGA_romAddr_mux0054_3_963_O
    );
  VGA_romAddr_mux0054_4_1723_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1723_50048,
      O => VGA_romAddr_mux0054_4_1723_0
    );
  VGA_romAddr_mux0054_4_1723_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1681_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_4_1681_SW0_O
    );
  VGA_romAddr_mux0054_5_1252 : X_LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VGA_romAddr_mux0054_5_1227_0,
      ADR3 => VGA_N280_0,
      O => VGA_romAddr_mux0054_5_1252_O_pack_1
    );
  VGA_romAddr_mux0054_5_1735 : X_LUT4
    generic map(
      INIT => X"80D0"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => VGA_romAddr_mux0054_5_1373,
      ADR2 => VGA_N02_0,
      ADR3 => VGA_romAddr_mux0054_5_1713_SW0_O,
      O => VGA_romAddr_mux0054_5_1735_50273
    );
  VGA_romAddr_mux0054_5_1735_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1735_50273,
      O => VGA_romAddr_mux0054_5_1735_0
    );
  VGA_romAddr_mux0054_5_1735_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1713_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_5_1713_SW0_O
    );
  N1146_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1146,
      O => N1146_0
    );
  N1146_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_321_pack_1,
      O => VGA_romAddr_mux0054_5_321_17549
    );
  N1677_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1677,
      O => N1677_0
    );
  N1677_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_22111_O_pack_1,
      O => VGA_romAddr_mux0054_6_22111_O
    );
  VGA_romAddr_mux0054_5_1713_SW0 : X_LUT4
    generic map(
      INIT => X"0075"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => VGA_romAddr_mux0054_5_1467_0,
      ADR2 => N953_0,
      ADR3 => VGA_romAddr_mux0054_5_1687_0,
      O => VGA_romAddr_mux0054_5_1713_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_5_2013_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_2013_50168,
      O => VGA_romAddr_mux0054_5_2013_0
    );
  VGA_romAddr_mux0054_5_2013_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1828_O_pack_1,
      O => VGA_romAddr_mux0054_5_1828_O
    );
  VGA_romAddr_mux0054_3_1429_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1429_49808,
      O => VGA_romAddr_mux0054_3_1429_0
    );
  VGA_romAddr_mux0054_3_1429_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_12311_O_pack_1,
      O => VGA_romAddr_mux0054_3_12311_O
    );
  VGA_romAddr_mux0054_3_1390_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1390_49832,
      O => VGA_romAddr_mux0054_3_1390_0
    );
  VGA_romAddr_mux0054_3_1390_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1270_O_pack_1,
      O => VGA_romAddr_mux0054_3_1270_O
    );
  VGA_romAddr_mux0054_3_1474_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1474_49880,
      O => VGA_romAddr_mux0054_3_1474_0
    );
  VGA_romAddr_mux0054_3_1474_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1203_O_pack_1,
      O => VGA_romAddr_mux0054_3_1203_O
    );
  VGA_romAddr_mux0054_4_1640_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1640_50000,
      O => VGA_romAddr_mux0054_4_1640_0
    );
  VGA_romAddr_mux0054_4_1640_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1460_O_pack_1,
      O => VGA_romAddr_mux0054_4_1460_O
    );
  VGA_romAddr_mux0054_5_1293 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => VGA_bt_and0143_15783,
      ADR1 => VGA_romAddr_mux0054_5_1035_0,
      ADR2 => VGA_romAddr_mux0054_5_1252_O,
      ADR3 => VGA_romAddr_mux0054_5_1147_0,
      O => VGA_romAddr_mux0054_5_1293_50249
    );
  VGA_romAddr_mux0054_4_1168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1168_49952,
      O => VGA_romAddr_mux0054_4_1168_0
    );
  VGA_romAddr_mux0054_4_1168_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1168_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_4_1168_SW0_O
    );
  VGA_romAddr_mux0054_4_1816 : X_LUT4
    generic map(
      INIT => X"5553"
    )
    port map (
      ADR0 => N618_0,
      ADR1 => N617_0,
      ADR2 => VGA_romAddr_mux0054_4_1193,
      ADR3 => VGA_romAddr_mux0054_4_1723_0,
      O => VGA_romAddr_mux0054_4_1816_O_pack_1
    );
  VGA_romAddr_mux0054_4_1867 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_romAddr_mux0054_4_131_0,
      ADR2 => VGA_romAddr_mux0054_4_629_0,
      ADR3 => VGA_romAddr_mux0054_4_1816_O,
      O => VGA_romAddr_mux0054(4)
    );
  VGA_romAddr_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_4_DXMUX_50223,
      CE => VGA_romAddr_4_CEINV_50207,
      CLK => VGA_romAddr_4_CLKINV_50208,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(4)
    );
  VGA_romAddr_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054(4),
      O => VGA_romAddr_4_DXMUX_50223
    );
  VGA_romAddr_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1816_O_pack_1,
      O => VGA_romAddr_mux0054_4_1816_O
    );
  VGA_romAddr_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_romAddr_4_CLKINV_50208
    );
  VGA_romAddr_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000_0,
      O => VGA_romAddr_4_CEINV_50207
    );
  VGA_romAddr_mux0054_4_1420_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1420_49928,
      O => VGA_romAddr_mux0054_4_1420_0
    );
  VGA_romAddr_mux0054_4_1420_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1402_O_pack_1,
      O => VGA_romAddr_mux0054_4_1402_O
    );
  VGA_N96_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N96,
      O => VGA_N96_0
    );
  VGA_N96_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1467_pack_1,
      O => N1467
    );
  VGA_romAddr_mux0054_4_1397_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1397_50072,
      O => VGA_romAddr_mux0054_4_1397_0
    );
  VGA_romAddr_mux0054_4_1397_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and015026_SW0_O_pack_1,
      O => VGA_bt_and015026_SW0_O
    );
  VGA_romAddr_mux0054_4_1603_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1603_49976,
      O => VGA_romAddr_mux0054_4_1603_0
    );
  VGA_romAddr_mux0054_4_1603_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1572_O_pack_1,
      O => VGA_romAddr_mux0054_4_1572_O
    );
  VGA_romAddr_mux0054_4_1386_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1386_50024,
      O => VGA_romAddr_mux0054_4_1386_0
    );
  VGA_romAddr_mux0054_4_1386_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1216_O_pack_1,
      O => VGA_romAddr_mux0054_4_1216_O
    );
  VGA_romAddr_mux0054_5_1035_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1035_50144,
      O => VGA_romAddr_mux0054_5_1035_0
    );
  VGA_romAddr_mux0054_5_1035_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_994_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_5_994_SW0_O
    );
  VGA_romAddr_mux0054_5_1147 : X_LUT4
    generic map(
      INIT => X"B830"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => VGA_N02_0,
      ADR2 => VGA_romAddr_mux0054_5_1118_O,
      ADR3 => VGA_N280_0,
      O => VGA_romAddr_mux0054_5_1147_50192
    );
  VGA_romAddr_mux0054_5_1118 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_5_1072_0,
      ADR1 => VGA_romAddr_mux0054_5_1106_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_5_1118_O_pack_1
    );
  VGA_romAddr_mux0054_5_1147_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1147_50192,
      O => VGA_romAddr_mux0054_5_1147_0
    );
  VGA_romAddr_mux0054_5_1147_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1118_O_pack_1,
      O => VGA_romAddr_mux0054_5_1118_O
    );
  VGA_romAddr_mux0054_5_1767 : X_LUT4
    generic map(
      INIT => X"D9C0"
    )
    port map (
      ADR0 => VGA_N1541_0,
      ADR1 => pc_from_if_tmp_14_0,
      ADR2 => VGA_N288,
      ADR3 => VGA_N320,
      O => VGA_romAddr_mux0054_5_1767_50345
    );
  VGA_romAddr_mux0054_5_1767_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1767_50345,
      O => VGA_romAddr_mux0054_5_1767_0
    );
  VGA_romAddr_mux0054_5_1767_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N288_pack_1,
      O => VGA_N288
    );
  VGA_romAddr_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_7_DXMUX_50640,
      CE => VGA_romAddr_7_CEINV_50624,
      CLK => VGA_romAddr_7_CLKINV_50625,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(7)
    );
  VGA_romAddr_mux0054_7_1158 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_romAddr_mux0054_7_180_0,
      ADR2 => VGA_romAddr_mux0054_7_534_O,
      ADR3 => VGA_romAddr_mux0054_7_1114_0,
      O => VGA_romAddr_mux0054(7)
    );
  VGA_romAddr_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054(7),
      O => VGA_romAddr_7_DXMUX_50640
    );
  VGA_romAddr_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_534_O_pack_1,
      O => VGA_romAddr_mux0054_7_534_O
    );
  VGA_romAddr_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_romAddr_7_CLKINV_50625
    );
  VGA_romAddr_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000_0,
      O => VGA_romAddr_7_CEINV_50624
    );
  VGA_romAddr_mux0054_7_1114 : X_LUT4
    generic map(
      INIT => X"C4C0"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_7_1110_0,
      ADR2 => VGA_romAddr_mux0054_7_657_0,
      ADR3 => VGA_romAddr_mux0054_7_1062_O,
      O => VGA_romAddr_mux0054_7_1114_50537
    );
  VGA_romAddr_mux0054_7_1114_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_1114_50537,
      O => VGA_romAddr_mux0054_7_1114_0
    );
  VGA_romAddr_mux0054_7_1114_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_1062_O_pack_1,
      O => VGA_romAddr_mux0054_7_1062_O
    );
  VGA_romAddr_mux0054_6_1635 : X_LUT4
    generic map(
      INIT => X"0A03"
    )
    port map (
      ADR0 => VGA_N265_0,
      ADR1 => VGA_romAddr_mux0054_6_1635_SW0_O,
      ADR2 => VGA_bt_and0149_0,
      ADR3 => VGA_bt_and015026_18310,
      O => VGA_romAddr_mux0054_6_1635_50489
    );
  VGA_romAddr_mux0054_6_1635_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1635_50489,
      O => VGA_romAddr_mux0054_6_1635_0
    );
  VGA_romAddr_mux0054_6_1635_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1635_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_6_1635_SW0_O
    );
  VGA_romAddr_mux0054_7_3261 : X_LUT4
    generic map(
      INIT => X"3237"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_bt_and0005_0,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VGA_romAddr_mux0054_7_3261_SW0_O,
      O => VGA_romAddr_mux0054_7_3261_50666
    );
  VGA_romAddr_mux0054_7_3261_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_3261_50666,
      O => VGA_romAddr_mux0054_7_3261_0
    );
  VGA_romAddr_mux0054_7_3261_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_7_3261_SW0_O_pack_2,
      O => VGA_romAddr_mux0054_7_3261_SW0_O
    );
  VGA_romAddr_mux0054_5_1974 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => pc_from_if_tmp_6_0,
      ADR1 => VGA_romAddr_mux0054_5_1974_SW0_O,
      ADR2 => VGA_N286_0,
      ADR3 => VGA_romAddr_mux0054_5_1872_0,
      O => VGA_romAddr_mux0054_5_1974_50417
    );
  VGA_romAddr_mux0054_5_1974_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1974_50417,
      O => VGA_romAddr_mux0054_5_1974_0
    );
  VGA_romAddr_mux0054_5_1974_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1974_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_5_1974_SW0_O
    );
  VGA_romAddr_mux0054_7_3261_SW0 : X_LUT4
    generic map(
      INIT => X"44CF"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0021,
      ADR1 => VGA_bt_and0005_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_7_3261_SW0_O_pack_2
    );
  VGA_romAddr_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_8_DXMUX_50697,
      CE => VGA_romAddr_8_CEINV_50680,
      CLK => VGA_romAddr_8_CLKINV_50681,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(8)
    );
  VGA_romAddr_mux0054_8_1101 : X_LUT4
    generic map(
      INIT => X"1015"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_romAddr_mux0054_8_1061_SW1_O,
      ADR2 => VGA_romAddr_mux0054_8_646_0,
      ADR3 => N1461,
      O => VGA_romAddr_mux0054(8)
    );
  VGA_romAddr_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054(8),
      O => VGA_romAddr_8_DXMUX_50697
    );
  VGA_romAddr_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_1061_SW1_O_pack_1,
      O => VGA_romAddr_mux0054_8_1061_SW1_O
    );
  VGA_romAddr_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_romAddr_8_CLKINV_50681
    );
  VGA_romAddr_8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000_0,
      O => VGA_romAddr_8_CEINV_50680
    );
  VGA_romAddr_mux0054_8_1014 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => VGA_bt_and0144_15781,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VGA_bt_mux0000_0_181_O,
      O => VGA_romAddr_mux0054_8_1014_50723
    );
  VGA_romAddr_mux0054_8_1014_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_1014_50723,
      O => VGA_romAddr_mux0054_8_1014_0
    );
  VGA_romAddr_mux0054_8_1014_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_0_181_O_pack_1,
      O => VGA_bt_mux0000_0_181_O
    );
  VGA_romAddr_mux0054_6_1133 : X_LUT4
    generic map(
      INIT => X"4051"
    )
    port map (
      ADR0 => VGA_bt_and0143_15783,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_romAddr_mux0054_6_1093_0,
      ADR3 => VGA_romAddr_mux0054_6_1133_SW0_O,
      O => VGA_romAddr_mux0054_6_1133_50321
    );
  VGA_romAddr_mux0054_6_1133_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1133_50321,
      O => VGA_romAddr_mux0054_6_1133_0
    );
  VGA_romAddr_mux0054_6_1133_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1133_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_6_1133_SW0_O
    );
  VGA_bt_mux0000_0_181 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0147,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_mux0000_0_181_O_pack_1
    );
  VGA_romAddr_mux0054_8_1017 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_8_1014_0,
      ADR1 => VGA_romAddr_mux0054_8_803_0,
      ADR2 => VGA_N02_0,
      ADR3 => VGA_romAddr_mux0054_8_970_O,
      O => VGA_romAddr_mux0054_8_1017_50747
    );
  VGA_romAddr_mux0054_8_1017_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_1017_50747,
      O => VGA_romAddr_mux0054_8_1017_0
    );
  VGA_romAddr_mux0054_8_1017_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_970_O_pack_1,
      O => VGA_romAddr_mux0054_8_970_O
    );
  VGA_romAddr_mux0054_5_1774 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_N262_0,
      ADR1 => VGA_N224_0,
      ADR2 => VGA_bt_and0004_0,
      ADR3 => VGA_bt_and01511_16688,
      O => VGA_romAddr_mux0054_5_1774_O_pack_1
    );
  VGA_romAddr_mux0054_5_1792 : X_LUT4
    generic map(
      INIT => X"3222"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_5_1769_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_romAddr_mux0054_4_1403_0,
      ADR3 => VGA_romAddr_mux0054_5_1774_O,
      O => VGA_romAddr_mux0054_5_1792_50369
    );
  VGA_romAddr_mux0054_5_1792_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1792_50369,
      O => VGA_romAddr_mux0054_5_1792_0
    );
  VGA_romAddr_mux0054_5_1792_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1774_O_pack_1,
      O => VGA_romAddr_mux0054_5_1774_O
    );
  VGA_romAddr_mux0054_8_970 : X_LUT4
    generic map(
      INIT => X"DDD8"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => N929,
      ADR2 => VGA_romAddr_mux0054_8_875_0,
      ADR3 => VGA_romAddr_mux0054_8_924_0,
      O => VGA_romAddr_mux0054_8_970_O_pack_1
    );
  VGA_romAddr_mux0054_9_1095 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => VGA_romAddr_mux0054_9_977,
      ADR2 => VGA_romAddr_mux0054_9_1083_0,
      ADR3 => N438,
      O => VGA_romAddr_mux0054_9_1095_O_pack_1
    );
  VGA_romAddr_mux0054_9_1138 : X_LUT4
    generic map(
      INIT => X"3130"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => VGA_bt_and0001,
      ADR2 => VGA_romAddr_mux0054_9_947_0,
      ADR3 => VGA_romAddr_mux0054_9_1095_O,
      O => VGA_romAddr_mux0054_9_1138_50771
    );
  VGA_romAddr_mux0054_9_1138_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_1138_50771,
      O => VGA_romAddr_mux0054_9_1138_0
    );
  VGA_romAddr_mux0054_9_1138_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_1095_O_pack_1,
      O => VGA_romAddr_mux0054_9_1095_O
    );
  VGA_romAddr_mux0054_8_1061_SW1 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_romAddr_mux0054_8_139_0,
      ADR2 => VGA_romAddr_mux0054_8_190_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_8_1061_SW1_O_pack_1
    );
  VGA_romAddr_mux0054_3_1231 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0032,
      ADR1 => VGA_y(4),
      ADR2 => VGA_N278,
      ADR3 => VGA_bt_and0149_0,
      O => VGA_N288_pack_1
    );
  VGA_romAddr_mux0054_6_1400 : X_LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      ADR0 => VGA_bt_and0001,
      ADR1 => N708_0,
      ADR2 => VGA_N308_0,
      ADR3 => N709,
      O => VGA_romAddr_mux0054_6_1400_O_pack_1
    );
  VGA_romAddr_mux0054_6_1905 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_1864_0,
      ADR1 => VGA_bt_and0147,
      ADR2 => VGA_romAddr_mux0054_6_1599_0,
      ADR3 => VGA_romAddr_mux0054_6_1400_O,
      O => VGA_romAddr_mux0054_6_1905_50513
    );
  VGA_romAddr_mux0054_6_1905_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1905_50513,
      O => VGA_romAddr_mux0054_6_1905_0
    );
  VGA_romAddr_mux0054_6_1905_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1400_O_pack_1,
      O => VGA_romAddr_mux0054_6_1400_O
    );
  VGA_romAddr_mux0054_6_1301 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_bt_and015011_0,
      ADR2 => VGA_N438_0,
      ADR3 => VGA_bt_and015026_SW3_O,
      O => VGA_romAddr_mux0054_6_1301_50297
    );
  VGA_romAddr_mux0054_6_1301_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and015026_SW3_O_pack_1,
      O => VGA_bt_and015026_SW3_O
    );
  VGA_romAddr_mux0054_6_1133_SW0 : X_LUT4
    generic map(
      INIT => X"1B5F"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_romAddr_mux0054_6_1076_0,
      ADR3 => VGA_bt_and0147,
      O => VGA_romAddr_mux0054_6_1133_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_5_1974_SW0 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => N915_0,
      ADR1 => VGA_romAddr_mux0054_5_1948_0,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_5_1974_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_6_1635_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_x(9),
      ADR1 => N1225_0,
      ADR2 => N1167,
      ADR3 => N600,
      O => VGA_romAddr_mux0054_6_1635_SW0_O_pack_1
    );
  VGA_bt_and015026_1 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_bt_and015023_15981,
      ADR1 => VGA_bt_and015011_0,
      ADR2 => VGA_x(6),
      ADR3 => VGA_N438_0,
      O => VGA_bt_and015026_pack_1
    );
  VGA_romAddr_mux0054_6_1354 : X_LUT4
    generic map(
      INIT => X"0600"
    )
    port map (
      ADR0 => address_in_to_if_tmp_7_0,
      ADR1 => N663_0,
      ADR2 => VGA_bt_and015026_18310,
      ADR3 => VGA_bt_and01511_16688,
      O => VGA_romAddr_mux0054_6_1354_50465
    );
  VGA_romAddr_mux0054_6_1354_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1354_50465,
      O => VGA_romAddr_mux0054_6_1354_0
    );
  VGA_romAddr_mux0054_6_1354_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and015026_pack_1,
      O => VGA_bt_and015026_18310
    );
  VGA_romAddr_mux0054_6_1864 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => N567,
      ADR3 => VGA_romAddr_mux0054_6_1660_O,
      O => VGA_romAddr_mux0054_6_1864_50585
    );
  VGA_romAddr_mux0054_6_1864_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1864_50585,
      O => VGA_romAddr_mux0054_6_1864_0
    );
  VGA_romAddr_mux0054_6_1864_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1660_O_pack_1,
      O => VGA_romAddr_mux0054_6_1660_O
    );
  VGA_romAddr_mux0054_6_1599 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_1584_0,
      ADR1 => VGA_romAddr_mux0054_6_1553_0,
      ADR2 => N578,
      ADR3 => VGA_romAddr_mux0054_6_1434_O,
      O => VGA_romAddr_mux0054_6_1599_50561
    );
  VGA_romAddr_mux0054_6_1599_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1599_50561,
      O => VGA_romAddr_mux0054_6_1599_0
    );
  VGA_romAddr_mux0054_6_1599_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1434_O_pack_1,
      O => VGA_romAddr_mux0054_6_1434_O
    );
  VGA_romAddr_mux0054_5_1769 : X_LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_bt_and015026_SW1_O,
      ADR2 => VGA_bt_and015011_0,
      ADR3 => VGA_N438_0,
      O => VGA_romAddr_mux0054_5_1769_50393
    );
  VGA_romAddr_mux0054_5_1769_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1769_50393,
      O => VGA_romAddr_mux0054_5_1769_0
    );
  VGA_romAddr_mux0054_5_1769_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and015026_SW1_O_pack_1,
      O => VGA_bt_and015026_SW1_O
    );
  VGA_romAddr_mux0054_6_1660 : X_LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      ADR0 => VGA_N271_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_romAddr_mux0054_6_1647_0,
      ADR3 => VGA_romAddr_mux0054_6_1635_0,
      O => VGA_romAddr_mux0054_6_1660_O_pack_1
    );
  VGA_romAddr_mux0054_6_1003_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0437"
    )
    port map (
      ADR0 => N1393_0,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => VGA_N278,
      ADR3 => N1005,
      O => VGA_romAddr_mux0054_6_1003_SW0_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_6_1175 : X_LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_947_0,
      ADR1 => VGA_romAddr_mux0054_6_1133_0,
      ADR2 => VGA_romAddr_mux0054_6_1003_SW0_SW0_O,
      ADR3 => N1116_0,
      O => VGA_romAddr_mux0054_6_1175_50441
    );
  VGA_romAddr_mux0054_6_1175_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1175_50441,
      O => VGA_romAddr_mux0054_6_1175_0
    );
  VGA_romAddr_mux0054_6_1175_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_1003_SW0_SW0_O_pack_1,
      O => VGA_romAddr_mux0054_6_1003_SW0_SW0_O
    );
  VGA_bt_and015026_SW3 : X_LUT4
    generic map(
      INIT => X"D200"
    )
    port map (
      ADR0 => VGA_N72_0,
      ADR1 => VGA_romAddr_cmp_le0038_0,
      ADR2 => address_in_to_if_tmp(11),
      ADR3 => VGA_bt_and015023_15981,
      O => VGA_bt_and015026_SW3_O_pack_1
    );
  VGA_romAddr_mux0054_6_1434 : X_LUT4
    generic map(
      INIT => X"E6C0"
    )
    port map (
      ADR0 => VGA_N64_0,
      ADR1 => pc_from_if_tmp_15_0,
      ADR2 => VGA_N288,
      ADR3 => VGA_N320,
      O => VGA_romAddr_mux0054_6_1434_O_pack_1
    );
  VGA_bt_and0143_1 : X_LUT4
    generic map(
      INIT => X"001C"
    )
    port map (
      ADR0 => VGA_N289,
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(3),
      ADR3 => N235_0,
      O => VGA_bt_and01431_pack_1
    );
  VGA_romAddr_mux0054_7_2131 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_bt_and01431,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_N2091
    );
  VGA_N2091_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N2091,
      O => VGA_N2091_0
    );
  VGA_N2091_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and01431_pack_1,
      O => VGA_bt_and01431
    );
  VGA_bt_and015026_SW1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_N270_0,
      ADR1 => VGA_x(8),
      ADR2 => VGA_x(7),
      ADR3 => VGA_x(9),
      O => VGA_bt_and015026_SW1_O_pack_1
    );
  VGA_romAddr_mux0054_7_1062 : X_LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      ADR0 => N706,
      ADR1 => VGA_romAddr_mux0054_7_813,
      ADR2 => VGA_romAddr_mux0054_7_875_0,
      ADR3 => N705_0,
      O => VGA_romAddr_mux0054_7_1062_O_pack_1
    );
  VGA_romAddr_mux0054_7_534 : X_LUT4
    generic map(
      INIT => X"EEFA"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_520_0,
      ADR1 => N1144_0,
      ADR2 => N1143_0,
      ADR3 => VGA_romAddr_mux0054_7_381,
      O => VGA_romAddr_mux0054_7_534_O_pack_1
    );
  VGA_bt_and01451_1 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_N126,
      ADR2 => VGA_N15_0,
      ADR3 => VGA_N313,
      O => VGA_bt_and01451_50972
    );
  VGA_bt_and01451_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and01451_50972,
      O => VGA_bt_and01451_0
    );
  VGA_bt_and01451_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N313_pack_1,
      O => VGA_N313
    );
  register_module_imp_registers_imp_read_data1_0_59 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_0_0,
      ADR1 => register_module_imp_registers_imp_read_data1_0_53_SW1_O,
      ADR2 => N674_0,
      ADR3 => register_module_imp_registers_imp_read_data1_0_24_0,
      O => branch_relative_reg_data_from_id_tmp(0)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_FFX_RST
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_DXMUX_51078,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_CEINV_51061,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_CLKINV_51062,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_FFX_RST,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(0)
    );
  register_module_imp_registers_imp_read_data1_0_53_SW1 : X_LUT4
    generic map(
      INIT => X"FEF0"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      ADR3 => register_module_imp_registers_imp_read_data1_0_41,
      O => register_module_imp_registers_imp_read_data1_0_53_SW1_O_pack_1
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_FXMUX_51077,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_DXMUX_51078
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_FXMUX_51077,
      O => branch_relative_reg_data_from_id_tmp_0_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(0),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_FXMUX_51077
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_53_SW1_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_0_53_SW1_O
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_CLKINV_51062
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_0_CEINV_51061
    );
  VGA_romAddr_mux0054_9_1083 : X_LUT4
    generic map(
      INIT => X"C4C0"
    )
    port map (
      ADR0 => VGA_bt_and0147,
      ADR1 => VGA_romAddr_mux0054_6_1647_0,
      ADR2 => VGA_romAddr_mux0054_9_1021_O,
      ADR3 => VGA_romAddr_mux0054_9_1046,
      O => VGA_romAddr_mux0054_9_1083_50795
    );
  VGA_romAddr_mux0054_9_1083_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_1083_50795,
      O => VGA_romAddr_mux0054_9_1083_0
    );
  VGA_romAddr_mux0054_9_1083_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_1021_O_pack_1,
      O => VGA_romAddr_mux0054_9_1021_O
    );
  register_module_imp_registers_imp_read_data1_2_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(2),
      ADR1 => register_module_imp_registers_imp_varindex0000(2),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1174_pack_1
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_FFX_RST
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_DXMUX_51117,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_CEINV_51099,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_CLKINV_51100,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_FFX_RST,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(2)
    );
  register_module_imp_registers_imp_read_data1_2_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_2_53,
      ADR1 => register_module_imp_registers_imp_read_data1_2_17_18178,
      ADR2 => N1174,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(2)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_FXMUX_51116,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_DXMUX_51117
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_FXMUX_51116,
      O => branch_relative_reg_data_from_id_tmp_2_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(2),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_FXMUX_51116
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1174_pack_1,
      O => N1174
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_CLKINV_51100
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_2_CEINV_51099
    );
  register_module_imp_registers_imp_read_data1_3_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(3),
      ADR1 => register_module_imp_registers_imp_varindex0000(3),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1176_pack_1
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_FFX_RST
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_DXMUX_51180,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_CEINV_51162,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_CLKINV_51163,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_FFX_RST,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(3)
    );
  register_module_imp_registers_imp_read_data1_3_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_3_53,
      ADR1 => register_module_imp_registers_imp_read_data1_3_17_18174,
      ADR2 => N1176,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(3)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_FXMUX_51179,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_DXMUX_51180
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_FXMUX_51179,
      O => branch_relative_reg_data_from_id_tmp_3_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(3),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_FXMUX_51179
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1176_pack_1,
      O => N1176
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_CLKINV_51163
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_3_CEINV_51162
    );
  VGA_romAddr_mux0054_9_1315 : X_LUT4
    generic map(
      INIT => X"01EF"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_912_0,
      ADR1 => VGA_romAddr_mux0054_9_1138_0,
      ADR2 => N1229_0,
      ADR3 => N1230_0,
      O => VGA_romAddr_mux0054_9_1315_O_pack_1
    );
  VGA_romAddr_mux0054_9_1365 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_romAddr_mux0054_9_472_0,
      ADR2 => VGA_romAddr_mux0054_9_149_0,
      ADR3 => VGA_romAddr_mux0054_9_1315_O,
      O => VGA_romAddr_mux0054(9)
    );
  VGA_romAddr_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_9_DXMUX_50826,
      CE => VGA_romAddr_9_CEINV_50810,
      CLK => VGA_romAddr_9_CLKINV_50811,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(9)
    );
  VGA_romAddr_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054(9),
      O => VGA_romAddr_9_DXMUX_50826
    );
  VGA_romAddr_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_1315_O_pack_1,
      O => VGA_romAddr_mux0054_9_1315_O
    );
  VGA_romAddr_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_romAddr_9_CLKINV_50811
    );
  VGA_romAddr_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000_0,
      O => VGA_romAddr_9_CEINV_50810
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026 : X_LUT4
    generic map(
      INIT => X"8241"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_write_back_reg_out(1),
      ADR1 => ALU_MEM_regs_imp_write_back_reg_out(0),
      ADR2 => register_module_imp_decoder_imp_read_reg_2_0_1_0,
      ADR3 => register_module_imp_decoder_imp_read_reg_2_1_1_18207,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_50924
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_50924,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_2_1_1_pack_1,
      O => register_module_imp_decoder_imp_read_reg_2_1_1_18207
    );
  VGA_SF3421 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_x_4_1_18519,
      ADR1 => VGA_x_5_1_18520,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N306_pack_1
    );
  VGA_bt_and0150141 : X_LUT4
    generic map(
      INIT => X"0007"
    )
    port map (
      ADR0 => VGA_x_2_1_16791,
      ADR1 => VGA_x_1_1_16790,
      ADR2 => VGA_x(3),
      ADR3 => VGA_N306,
      O => VGA_N438
    );
  VGA_N438_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N438,
      O => VGA_N438_0
    );
  VGA_N438_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N306_pack_1,
      O => VGA_N306
    );
  register_module_imp_registers_imp_read_data1_0_31 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR2 => read_reg_1_from_id(2),
      ADR3 => N1155_0,
      O => register_module_imp_registers_imp_N34_pack_1
    );
  register_module_imp_registers_imp_read_data1_1_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(1),
      ADR1 => register_module_imp_registers_imp_read_data1_1_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_1_17_51044
    );
  register_module_imp_registers_imp_read_data1_1_17_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_1_17_51044,
      O => register_module_imp_registers_imp_read_data1_1_17_0
    );
  register_module_imp_registers_imp_read_data1_1_17_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N34_pack_1,
      O => register_module_imp_registers_imp_N34
    );
  VGA_bt_cmp_ge0010211 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_x_6_2_16844,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N313_pack_1
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000060 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_pack_1
    );
  register_module_imp_registers_imp_read_data2_0_51 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => read_reg_2_from_id_3_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem,
      O => register_module_imp_registers_imp_N43
    );
  register_module_imp_registers_imp_N43_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N43,
      O => register_module_imp_registers_imp_N43_0
    );
  register_module_imp_registers_imp_N43_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000060_1 : X_LUT4
    generic map(
      INIT => X"2100"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(2),
      ADR1 => N553,
      ADR2 => read_reg_1_from_id(2),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026_0,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000060_pack_1
    );
  register_module_imp_registers_imp_read_data1_0_51 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => read_reg_1_from_id_3_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000060_18365,
      O => register_module_imp_registers_imp_N46
    );
  register_module_imp_registers_imp_N46_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N46,
      O => register_module_imp_registers_imp_N46_0
    );
  register_module_imp_registers_imp_N46_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000060_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000060_18365
    );
  register_module_imp_registers_imp_read_data1_0_24 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_0_1_0,
      ADR1 => register_module_imp_registers_imp_varindex0000(0),
      ADR2 => register_module_imp_registers_imp_N46_0,
      ADR3 => register_module_imp_registers_imp_read_data1_0_17_18522,
      O => register_module_imp_registers_imp_read_data1_0_24_50996
    );
  register_module_imp_registers_imp_read_data1_0_24_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_24_50996,
      O => register_module_imp_registers_imp_read_data1_0_24_0
    );
  register_module_imp_registers_imp_read_data1_0_24_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_0_17_18522
    );
  VGA_romAddr_mux0054_9_1267_SW1_F : X_LUT4
    generic map(
      INIT => X"FF5D"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_1779,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_romAddr_mux0054_9_539_0,
      ADR3 => VGA_bt_and0142_0,
      O => N2121
    );
  N2121_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N2121,
      O => N2121_0
    );
  N2121_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1779_pack_1,
      O => VGA_romAddr_mux0054_4_1779
    );
  register_module_imp_registers_imp_read_data1_0_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(0),
      ADR1 => register_module_imp_registers_imp_N41_0,
      ADR2 => register_module_imp_registers_imp_read_data1_0_9_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_0_17_pack_1
    );
  register_module_imp_decoder_imp_read_reg_2_1_1_1 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand2_src_cmp_eq0002_0,
      ADR1 => IF_ID_regs_imp_instruction_out(9),
      ADR2 => IF_ID_regs_imp_instruction_out(6),
      ADR3 => read_reg_2_from_id_3_0,
      O => register_module_imp_decoder_imp_read_reg_2_1_1_pack_1
    );
  register_module_imp_registers_imp_read_data2_1_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_1_33_O,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(1),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_1_41_51233
    );
  register_module_imp_registers_imp_read_data2_1_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_1_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_1_33_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_1_41_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_1_41_51233,
      O => register_module_imp_registers_imp_read_data2_1_41_0
    );
  register_module_imp_registers_imp_read_data2_1_41_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_1_33_O_pack_1,
      O => register_module_imp_registers_imp_read_data2_1_33_O
    );
  register_module_imp_registers_imp_read_data2_0_4 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => read_reg_2_from_id(1),
      ADR1 => read_reg_2_from_id_3_0,
      ADR2 => is_hazard_2_to_id_tmp,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_N39_pack_1
    );
  register_module_imp_registers_imp_read_data2_15_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(15),
      ADR1 => register_module_imp_registers_imp_varindex0001_15_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_15_4_51146
    );
  register_module_imp_registers_imp_read_data2_15_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_15_4_51146,
      O => register_module_imp_registers_imp_read_data2_15_4_0
    );
  register_module_imp_registers_imp_read_data2_15_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N39_pack_1,
      O => register_module_imp_registers_imp_N39
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_FFX_RST
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_DXMUX_51267,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_CEINV_51249,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_CLKINV_51250,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_FFX_RST,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(4)
    );
  register_module_imp_registers_imp_read_data1_4_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_4_53,
      ADR1 => register_module_imp_registers_imp_read_data1_4_17_18170,
      ADR2 => N1178,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(4)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_FXMUX_51266,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_DXMUX_51267
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_FXMUX_51266,
      O => branch_relative_reg_data_from_id_tmp_4_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(4),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_FXMUX_51266
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1178_pack_1,
      O => N1178
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_CLKINV_51250
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_4_CEINV_51249
    );
  VGA_romAddr_mux0054_9_1021 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0029,
      ADR1 => VGA_bt_and0004_0,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_9_1021_O_pack_1
    );
  VGA_romAddr_mux0054_8_546 : X_LUT4
    generic map(
      INIT => X"FFB9"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(4),
      ADR2 => VGA_N289,
      ADR3 => N235_0,
      O => VGA_romAddr_mux0054_4_1779_pack_1
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000044 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_write_back_reg_out(3),
      ADR1 => read_reg_2_from_id_3_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000044_O_pack_1
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055 : X_LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_write_back_reg_out(2),
      ADR1 => read_reg_2_from_id(2),
      ADR2 => ALU_MEM_regs_imp_reg_write_enable_out_15704,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000044_O,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_50948
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_50948,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000044_O_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000044_O
    );
  VGA_SF28111 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(3),
      ADR3 => VCC,
      O => VGA_SF28111_O_pack_1
    );
  VGA_romAddr_and0000268_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_x(8),
      ADR2 => VGA_x(9),
      ADR3 => VGA_SF28111_O,
      O => N1395
    );
  N1395_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1395,
      O => N1395_0
    );
  N1395_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_SF28111_O_pack_1,
      O => VGA_SF28111_O
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(5),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_10_DXMUX_51580
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_10_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_10_17_18148
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_10_CLKINV_51564
    );
  register_module_imp_registers_imp_read_data2_2_17_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_2_17_51366,
      O => register_module_imp_registers_imp_read_data2_2_17_0
    );
  register_module_imp_registers_imp_read_data2_2_17_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_0_31_pack_1,
      O => register_module_imp_registers_imp_read_data2_0_31_17581
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(6),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_9_DXMUX_51654
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_9_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_9_17_18547
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_9_CLKINV_51638
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_FXMUX_51508,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_DXMUX_51509
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_FXMUX_51508,
      O => branch_relative_reg_data_from_id_tmp_6_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(6),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_FXMUX_51508
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1182_pack_1,
      O => N1182
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_CLKINV_51492
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_CEINV_51491
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(3),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_12_DXMUX_51471
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_3_1_SW0_O_pack_1,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_3_1_SW0_O
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_12_CLKINV_51455
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_FXMUX_51617,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_DXMUX_51618
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_FXMUX_51617,
      O => branch_relative_reg_data_from_id_tmp_7_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(7),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_FXMUX_51617
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1184_pack_1,
      O => N1184
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_CLKINV_51601
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_CEINV_51600
    );
  register_module_imp_registers_imp_read_data1_15_59_SW0 : X_LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(15),
      ADR1 => register_module_imp_registers_imp_varindex0000(15),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => register_module_imp_registers_imp_read_data1_15_59_SW0_O_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_15_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_15_FFX_RST
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_15_DXMUX_51303,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_15_CLKINV_51287,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_15_FFX_RST,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(15)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_0_1 : X_LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_15_53,
      ADR2 => register_module_imp_registers_imp_read_data1_15_17_17431,
      ADR3 => register_module_imp_registers_imp_read_data1_15_59_SW0_O,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(0)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(0),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_15_DXMUX_51303
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_15_59_SW0_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_15_59_SW0_O
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_15_CLKINV_51287
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(2),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_13_DXMUX_51436
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_13_59_SW0_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_13_59_SW0_O
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_13_CLKINV_51420
    );
  register_module_imp_registers_imp_read_data1_4_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(4),
      ADR1 => register_module_imp_registers_imp_varindex0000(4),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1178_pack_1
    );
  register_module_imp_registers_imp_read_data1_14_59_SW0 : X_LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(14),
      ADR1 => register_module_imp_registers_imp_varindex0000(14),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => register_module_imp_registers_imp_read_data1_14_59_SW0_O_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_1_1 : X_LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_14_53,
      ADR2 => register_module_imp_registers_imp_read_data1_14_17_17436,
      ADR3 => register_module_imp_registers_imp_read_data1_14_59_SW0_O,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(1)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(1),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_14_DXMUX_51338
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_14_59_SW0_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_14_59_SW0_O
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_14_CLKINV_51322
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_FXMUX_51399,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_DXMUX_51400
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_FXMUX_51399,
      O => branch_relative_reg_data_from_id_tmp_5_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(5),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_FXMUX_51399
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1180_pack_1,
      O => N1180
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_CLKINV_51383
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_CEINV_51382
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(4),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_11_DXMUX_51545
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_4_1_SW0_O_pack_1,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_4_1_SW0_O
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_11_CLKINV_51529
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(9),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_6_DXMUX_51798
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_6_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_6_17_18540
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_6_CLKINV_51782
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_FXMUX_51726,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_DXMUX_51727
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_FXMUX_51726,
      O => branch_relative_reg_data_from_id_tmp_8_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(8),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_FXMUX_51726
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1186_pack_1,
      O => N1186
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_CLKINV_51710
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_CEINV_51709
    );
  ALU_imp_Sh104_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh104_52057,
      O => ALU_imp_Sh104_0
    );
  ALU_imp_Sh104_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N256_pack_1,
      O => N256
    );
  VGA_bt_and015011_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and015011_52105,
      O => VGA_bt_and015011_0
    );
  VGA_bt_and015011_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and015011_SW0_O_pack_1,
      O => VGA_bt_and015011_SW0_O
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(8),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_7_DXMUX_51763
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_7_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_7_17_18544
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_7_CLKINV_51747
    );
  N1391_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1391,
      O => N1391_0
    );
  N1391_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_9_67_O_pack_1,
      O => ALU_imp_tmp_9_67_O
    );
  register_module_imp_controller_imp_operand1_src_cmp_eq0006_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand1_src_cmp_eq0006,
      O => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0
    );
  register_module_imp_controller_imp_operand1_src_cmp_eq0006_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N26_pack_1,
      O => register_module_imp_N26
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(7),
      O => ID_ALU_regs_imp_wb_data_from_reg_out_8_DXMUX_51689
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_8_17_pack_1,
      O => register_module_imp_registers_imp_read_data1_8_17_18549
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_8_CLKINV_51673
    );
  N1827_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1827,
      O => N1827_0
    );
  N1827_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0148_pack_1,
      O => VGA_bt_and0148_16012
    );
  N1837_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1837,
      O => N1837_0
    );
  N1837_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_8_12_SW0_O_pack_2,
      O => ALU_imp_tmp_8_12_SW0_O
    );
  N1126_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1126,
      O => N1126_0
    );
  N1126_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0145_pack_1,
      O => VGA_bt_and0145
    );
  immediate_from_id_tmp_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp(4),
      O => immediate_from_id_tmp_4_0
    );
  immediate_from_id_tmp_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_immediate_4_18_O_pack_1,
      O => register_module_imp_decoder_imp_immediate_4_18_O
    );
  register_module_imp_registers_imp_regs_5_and0000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_and0000,
      O => register_module_imp_registers_imp_regs_5_and0000_0
    );
  register_module_imp_registers_imp_regs_5_and0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N38_pack_1,
      O => register_module_imp_registers_imp_N38
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_FXMUX_51835,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_DXMUX_51836
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_FXMUX_51835,
      O => branch_relative_reg_data_from_id_tmp_9_0
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp(9),
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_FXMUX_51835
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1188_pack_1,
      O => N1188
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_CLKINV_51819
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_CEINV_51818
    );
  ALU_imp_Sh13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh13,
      O => ALU_imp_Sh13_0
    );
  ALU_imp_Sh13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_N01_pack_1,
      O => ALU_imp_N01
    );
  ALU_imp_Sh103_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh103_52033,
      O => ALU_imp_Sh103_0
    );
  ALU_imp_Sh103_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N262_pack_1,
      O => N262
    );
  VGA_bt_and0141_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0141,
      O => VGA_bt_and0141_0
    );
  VGA_bt_and0141_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N315_pack_1,
      O => VGA_N315
    );
  immediate_from_id_tmp_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => immediate_from_id_tmp(10),
      O => immediate_from_id_tmp_10_0
    );
  immediate_from_id_tmp_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N63_pack_1,
      O => register_module_imp_N63
    );
  VGA_bt_and0149_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0149,
      O => VGA_bt_and0149_0
    );
  VGA_bt_and0149_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1165_pack_1,
      O => N1165
    );
  N290_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N290,
      O => N290_0
    );
  N290_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N430_pack_1,
      O => N430
    );
  N492_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N492,
      O => N492_0
    );
  N492_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_2_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_2_4_17625
    );
  N291_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N291,
      O => N291_0
    );
  N291_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_59_SW2_SW2_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_0_59_SW2_SW2_O
    );
  N1301_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1301,
      O => N1301_0
    );
  N1301_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N273_pack_1,
      O => VGA_N273
    );
  VGA_N416_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N416,
      O => VGA_N416_0
    );
  VGA_N416_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N247_pack_1,
      O => VGA_N247
    );
  N427_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N427,
      O => N427_0
    );
  N427_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001123_pack_1,
      O => VGA_bt_not0001123_16830
    );
  VGA_bt_and0002_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0002,
      O => VGA_bt_and0002_0
    );
  VGA_bt_and0002_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N400_pack_1,
      O => VGA_N400
    );
  N1217_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1217,
      O => N1217_0
    );
  N1217_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and015023_pack_1,
      O => VGA_bt_and015023_15981
    );
  N531_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N531,
      O => N531_0
    );
  N531_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_4_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_4_4_17618
    );
  VGA_bt_and0142_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0142_52585,
      O => VGA_bt_and0142_0
    );
  VGA_bt_and0142_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N13_pack_1,
      O => VGA_N13
    );
  N495_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N495,
      O => N495_0
    );
  N495_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_3_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_3_4_17622
    );
  N1172_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1172,
      O => N1172_0
    );
  N1172_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N536_pack_1,
      O => N536
    );
  N144_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N144,
      O => N144_0
    );
  N144_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_1_59_SW3_SW0_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_1_59_SW3_SW0_O
    );
  N1324_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1324,
      O => N1324_0
    );
  N1324_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_14_1_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_14_1_O
    );
  N498_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N498,
      O => N498_0
    );
  N498_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_5_4_pack_1,
      O => register_module_imp_registers_imp_read_data2_5_4_17614
    );
  N637_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N637,
      O => N637_0
    );
  N637_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_0_223_SW0_SW2_O_pack_1,
      O => register_module_imp_decoder_imp_read_reg_1_0_223_SW0_SW2_O
    );
  N1503_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1503,
      O => N1503_0
    );
  N1503_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_756_pack_2,
      O => VGA_romAddr_mux0054_4_756_15991
    );
  VGA_bt_and0151_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_and0151,
      O => VGA_bt_and0151_0
    );
  VGA_bt_and0151_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N600_pack_1,
      O => N600
    );
  N968_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N968,
      O => N968_0
    );
  N968_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh16128_pack_1,
      O => ALU_imp_Sh16128_17651
    );
  ID_ALU_regs_imp_write_back_reg_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out_mux0001(2),
      O => ID_ALU_regs_imp_write_back_reg_out_1_DXMUX_52789
    );
  ID_ALU_regs_imp_write_back_reg_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out_mux0001(3),
      O => ID_ALU_regs_imp_write_back_reg_out_1_DYMUX_52775
    );
  ID_ALU_regs_imp_write_back_reg_out_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_write_back_reg_out_1_SRINVNOT
    );
  ID_ALU_regs_imp_write_back_reg_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_write_back_reg_out_1_CLKINV_52766
    );
  ALU_MEM_regs_imp_write_back_data_out_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_11_5_52930,
      O => write_back_data_from_alu_tmp_11_5_0
    );
  ALU_MEM_regs_imp_write_back_data_out_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(6),
      O => ALU_MEM_regs_imp_write_back_data_out_6_DYMUX_52918
    );
  ALU_MEM_regs_imp_write_back_data_out_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_6_CLKINV_52909
    );
  IF_ID_regs_imp_instruction_out_11_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N270,
      O => VGA_N270_0
    );
  IF_ID_regs_imp_instruction_out_11_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_11_1_GYMUX_52956,
      O => IF_ID_regs_imp_instruction_out_11_1_DYMUX_52957
    );
  IF_ID_regs_imp_instruction_out_11_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_11_1_GYMUX_52956,
      O => instruction_from_if_tmp(11)
    );
  IF_ID_regs_imp_instruction_out_11_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_11_pack_2,
      O => IF_ID_regs_imp_instruction_out_11_1_GYMUX_52956
    );
  IF_ID_regs_imp_instruction_out_11_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_11_1_CLKINV_52946
    );
  IF_ID_regs_imp_instruction_out_11_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_11_1_CEINV_52945
    );
  ID_forward_IF_regs_imp_jump_target_out_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(0),
      O => ID_forward_IF_regs_imp_jump_target_out_0_DXMUX_52746
    );
  ID_forward_IF_regs_imp_jump_target_out_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(10),
      O => ID_forward_IF_regs_imp_jump_target_out_0_DYMUX_52731
    );
  ID_forward_IF_regs_imp_jump_target_out_0_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_0_SRINVNOT
    );
  ID_forward_IF_regs_imp_jump_target_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_0_CLKINV_52721
    );
  ID_forward_IF_regs_imp_jump_target_out_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_0_CEINV_52720
    );
  IF_ID_regs_imp_instruction_out_14_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_14_1_FXMUX_53016,
      O => IF_ID_regs_imp_instruction_out_14_1_DXMUX_53017
    );
  IF_ID_regs_imp_instruction_out_14_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_14_1_FXMUX_53016,
      O => instruction_from_if_tmp_14_0
    );
  IF_ID_regs_imp_instruction_out_14_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(14),
      O => IF_ID_regs_imp_instruction_out_14_1_FXMUX_53016
    );
  IF_ID_regs_imp_instruction_out_14_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_14_1_CLKINV_53006
    );
  IF_ID_regs_imp_instruction_out_14_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_14_1_CEINV_53005
    );
  IF_ID_regs_imp_instruction_out_13_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_13_1_FXMUX_52989,
      O => IF_ID_regs_imp_instruction_out_13_1_DXMUX_52990
    );
  IF_ID_regs_imp_instruction_out_13_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_13_1_FXMUX_52989,
      O => instruction_from_if_tmp_13_0
    );
  IF_ID_regs_imp_instruction_out_13_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(13),
      O => IF_ID_regs_imp_instruction_out_13_1_FXMUX_52989
    );
  IF_ID_regs_imp_instruction_out_13_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_13_1_CLKINV_52979
    );
  IF_ID_regs_imp_instruction_out_13_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_13_1_CEINV_52978
    );
  IF_ID_regs_imp_instruction_out_15_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N251,
      O => VGA_N251_0
    );
  IF_ID_regs_imp_instruction_out_15_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_15_1_GYMUX_53048,
      O => IF_ID_regs_imp_instruction_out_15_1_DYMUX_53049
    );
  IF_ID_regs_imp_instruction_out_15_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_15_1_GYMUX_53048,
      O => instruction_from_if_tmp(15)
    );
  IF_ID_regs_imp_instruction_out_15_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_15_pack_2,
      O => IF_ID_regs_imp_instruction_out_15_1_GYMUX_53048
    );
  IF_ID_regs_imp_instruction_out_15_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_15_1_CLKINV_53038
    );
  IF_ID_regs_imp_instruction_out_15_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_15_1_CEINV_53037
    );
  N969_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N969,
      O => N969_0
    );
  N969_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_Sh16113_pack_1,
      O => ALU_imp_Sh16113_17650
    );
  ID_ALU_regs_imp_write_back_reg_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out_mux0001(0),
      O => ID_ALU_regs_imp_write_back_reg_out_3_DXMUX_52831
    );
  ID_ALU_regs_imp_write_back_reg_out_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out_mux0001(1),
      O => ID_ALU_regs_imp_write_back_reg_out_3_DYMUX_52817
    );
  ID_ALU_regs_imp_write_back_reg_out_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_write_back_reg_out_3_SRINVNOT
    );
  ID_ALU_regs_imp_write_back_reg_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_write_back_reg_out_3_CLKINV_52808
    );
  ALU_MEM_regs_imp_write_back_data_out_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_1_53_52895,
      O => register_module_imp_registers_imp_read_data2_1_53_0
    );
  ALU_MEM_regs_imp_write_back_data_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_1_GYMUX_52883,
      O => ALU_MEM_regs_imp_write_back_data_out_1_DYMUX_52884
    );
  ALU_MEM_regs_imp_write_back_data_out_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_1_GYMUX_52883,
      O => write_back_data_from_alu_tmp(1)
    );
  ALU_MEM_regs_imp_write_back_data_out_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_1_pack_1,
      O => ALU_MEM_regs_imp_write_back_data_out_1_GYMUX_52883
    );
  ALU_MEM_regs_imp_write_back_data_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_1_CLKINV_52875
    );
  keyboard_imp_keyboard_drv_obj_last_kclk_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002,
      O => keyboard_imp_keyboard_drv_obj_count_not0002_0
    );
  keyboard_imp_keyboard_drv_obj_last_kclk_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_kclk,
      O => keyboard_imp_keyboard_drv_obj_last_kclk_DYMUX_53087
    );
  keyboard_imp_keyboard_drv_obj_last_kclk_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_last_kclk_CLKINV_53075
    );
  ALU_MEM_regs_imp_write_back_data_out_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_0_FXMUX_52854,
      O => ALU_MEM_regs_imp_write_back_data_out_0_DXMUX_52855
    );
  ALU_MEM_regs_imp_write_back_data_out_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_0_FXMUX_52854,
      O => write_back_data_from_alu_tmp_0_0
    );
  ALU_MEM_regs_imp_write_back_data_out_0_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(0),
      O => ALU_MEM_regs_imp_write_back_data_out_0_FXMUX_52854
    );
  ALU_MEM_regs_imp_write_back_data_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_0_CLKINV_52846
    );
  N723_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N723,
      O => N723_0
    );
  N723_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_0_4_SW1_O_pack_1,
      O => register_module_imp_registers_imp_read_data1_0_4_SW1_O
    );
  N418_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N418,
      O => N418_0
    );
  N418_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not0001553_SW1_SW0_O_pack_1,
      O => VGA_bt_not0001553_SW1_SW0_O
    );
  keyboard_imp_keyboard_drv_obj_count_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(15),
      O => keyboard_imp_keyboard_drv_obj_count_15_DXMUX_53510
    );
  keyboard_imp_keyboard_drv_obj_count_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(14),
      O => keyboard_imp_keyboard_drv_obj_count_15_DYMUX_53495
    );
  keyboard_imp_keyboard_drv_obj_count_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_15_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_count_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_15_CLKINV_53486
    );
  keyboard_imp_keyboard_drv_obj_count_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_15_CEINV_53485
    );
  keyboard_imp_keyboard_drv_obj_count_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(13),
      O => keyboard_imp_keyboard_drv_obj_count_13_DXMUX_53464
    );
  keyboard_imp_keyboard_drv_obj_count_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(12),
      O => keyboard_imp_keyboard_drv_obj_count_13_DYMUX_53449
    );
  keyboard_imp_keyboard_drv_obj_count_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_13_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_count_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_13_CLKINV_53440
    );
  keyboard_imp_keyboard_drv_obj_count_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_13_CEINV_53439
    );
  ALU_MEM_regs_imp_mem_address_out_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_4_26_53281,
      O => write_back_data_from_alu_tmp_4_26_0
    );
  ALU_MEM_regs_imp_mem_address_out_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_4_GYMUX_53269,
      O => ALU_MEM_regs_imp_mem_address_out_4_DYMUX_53270
    );
  ALU_MEM_regs_imp_mem_address_out_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_4_GYMUX_53269,
      O => alu_result_from_alu_tmp(4)
    );
  ALU_MEM_regs_imp_mem_address_out_4_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp_4_pack_1,
      O => ALU_MEM_regs_imp_mem_address_out_4_GYMUX_53269
    );
  ALU_MEM_regs_imp_mem_address_out_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_4_CLKINV_53261
    );
  ALU_MEM_regs_imp_mem_address_out_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_3_26_53245,
      O => write_back_data_from_alu_tmp_3_26_0
    );
  ALU_MEM_regs_imp_mem_address_out_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_3_GYMUX_53233,
      O => ALU_MEM_regs_imp_mem_address_out_3_DYMUX_53234
    );
  ALU_MEM_regs_imp_mem_address_out_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_3_GYMUX_53233,
      O => alu_result_from_alu_tmp(3)
    );
  ALU_MEM_regs_imp_mem_address_out_3_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp_3_pack_1,
      O => ALU_MEM_regs_imp_mem_address_out_3_GYMUX_53233
    );
  ALU_MEM_regs_imp_mem_address_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_3_CLKINV_53225
    );
  ALU_MEM_regs_imp_mem_address_out_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_5_26_53317,
      O => write_back_data_from_alu_tmp_5_26_0
    );
  ALU_MEM_regs_imp_mem_address_out_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_5_GYMUX_53305,
      O => ALU_MEM_regs_imp_mem_address_out_5_DYMUX_53306
    );
  ALU_MEM_regs_imp_mem_address_out_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_5_GYMUX_53305,
      O => alu_result_from_alu_tmp(5)
    );
  ALU_MEM_regs_imp_mem_address_out_5_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp_5_pack_1,
      O => ALU_MEM_regs_imp_mem_address_out_5_GYMUX_53305
    );
  ALU_MEM_regs_imp_mem_address_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_5_CLKINV_53297
    );
  ALU_MEM_regs_imp_mem_address_out_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N421,
      O => N421_0
    );
  ALU_MEM_regs_imp_mem_address_out_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_0_GYMUX_53125,
      O => ALU_MEM_regs_imp_mem_address_out_0_DYMUX_53126
    );
  ALU_MEM_regs_imp_mem_address_out_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_0_GYMUX_53125,
      O => alu_result_from_alu_tmp(0)
    );
  ALU_MEM_regs_imp_mem_address_out_0_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp_0_pack_1,
      O => ALU_MEM_regs_imp_mem_address_out_0_GYMUX_53125
    );
  ALU_MEM_regs_imp_mem_address_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_0_CLKINV_53117
    );
  ALU_MEM_regs_imp_mem_address_out_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_2_26_53209,
      O => write_back_data_from_alu_tmp_2_26_0
    );
  ALU_MEM_regs_imp_mem_address_out_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_2_GYMUX_53197,
      O => ALU_MEM_regs_imp_mem_address_out_2_DYMUX_53198
    );
  ALU_MEM_regs_imp_mem_address_out_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_2_GYMUX_53197,
      O => alu_result_from_alu_tmp(2)
    );
  ALU_MEM_regs_imp_mem_address_out_2_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp_2_pack_1,
      O => ALU_MEM_regs_imp_mem_address_out_2_GYMUX_53197
    );
  ALU_MEM_regs_imp_mem_address_out_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_2_CLKINV_53189
    );
  ALU_MEM_regs_imp_mem_address_out_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_6_26_53353,
      O => write_back_data_from_alu_tmp_6_26_0
    );
  ALU_MEM_regs_imp_mem_address_out_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_6_GYMUX_53341,
      O => ALU_MEM_regs_imp_mem_address_out_6_DYMUX_53342
    );
  ALU_MEM_regs_imp_mem_address_out_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_6_GYMUX_53341,
      O => alu_result_from_alu_tmp(6)
    );
  ALU_MEM_regs_imp_mem_address_out_6_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp_6_pack_1,
      O => ALU_MEM_regs_imp_mem_address_out_6_GYMUX_53341
    );
  ALU_MEM_regs_imp_mem_address_out_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_6_CLKINV_53333
    );
  keyboard_imp_keyboard_drv_obj_count_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(11),
      O => keyboard_imp_keyboard_drv_obj_count_11_DXMUX_53418
    );
  keyboard_imp_keyboard_drv_obj_count_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(10),
      O => keyboard_imp_keyboard_drv_obj_count_11_DYMUX_53403
    );
  keyboard_imp_keyboard_drv_obj_count_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_11_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_count_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_11_CLKINV_53394
    );
  keyboard_imp_keyboard_drv_obj_count_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_11_CEINV_53393
    );
  ALU_MEM_regs_imp_mem_address_out_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_8_FXMUX_53372,
      O => ALU_MEM_regs_imp_mem_address_out_8_DXMUX_53373
    );
  ALU_MEM_regs_imp_mem_address_out_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_8_FXMUX_53372,
      O => alu_result_from_alu_tmp_8_0
    );
  ALU_MEM_regs_imp_mem_address_out_8_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp(8),
      O => ALU_MEM_regs_imp_mem_address_out_8_FXMUX_53372
    );
  ALU_MEM_regs_imp_mem_address_out_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_8_CLKINV_53364
    );
  ALU_MEM_regs_imp_mem_address_out_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_1_26_53173,
      O => write_back_data_from_alu_tmp_1_26_0
    );
  ALU_MEM_regs_imp_mem_address_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_1_GYMUX_53161,
      O => ALU_MEM_regs_imp_mem_address_out_1_DYMUX_53162
    );
  ALU_MEM_regs_imp_mem_address_out_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_1_GYMUX_53161,
      O => alu_result_from_alu_tmp(1)
    );
  ALU_MEM_regs_imp_mem_address_out_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp_1_pack_1,
      O => ALU_MEM_regs_imp_mem_address_out_1_GYMUX_53161
    );
  ALU_MEM_regs_imp_mem_address_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_1_CLKINV_53153
    );
  ID_ALU_regs_imp_op_code_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_3_FXMUX_53976,
      O => ID_ALU_regs_imp_op_code_out_3_DXMUX_53977
    );
  ID_ALU_regs_imp_op_code_out_3_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_mux0001(0),
      O => ID_ALU_regs_imp_op_code_out_3_FXMUX_53976
    );
  ID_ALU_regs_imp_op_code_out_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_mux0001(1),
      O => ID_ALU_regs_imp_op_code_out_3_DYMUX_53963
    );
  ID_ALU_regs_imp_op_code_out_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_op_code_out_3_SRINVNOT
    );
  ID_ALU_regs_imp_op_code_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_op_code_out_3_CLKINV_53954
    );
  ID_forward_IF_regs_imp_jump_target_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(9),
      O => ID_forward_IF_regs_imp_jump_target_out_9_DXMUX_53786
    );
  ID_forward_IF_regs_imp_jump_target_out_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(8),
      O => ID_forward_IF_regs_imp_jump_target_out_9_DYMUX_53770
    );
  ID_forward_IF_regs_imp_jump_target_out_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_9_SRINVNOT
    );
  ID_forward_IF_regs_imp_jump_target_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_9_CLKINV_53760
    );
  ID_forward_IF_regs_imp_jump_target_out_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_9_CEINV_53759
    );
  IF_ID_regs_imp_instruction_out_9_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_9_1_FXMUX_53890,
      O => IF_ID_regs_imp_instruction_out_9_1_DXMUX_53891
    );
  IF_ID_regs_imp_instruction_out_9_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_9_1_FXMUX_53890,
      O => instruction_from_if_tmp_9_0
    );
  IF_ID_regs_imp_instruction_out_9_1_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(9),
      O => IF_ID_regs_imp_instruction_out_9_1_FXMUX_53890
    );
  IF_ID_regs_imp_instruction_out_9_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_9_1_CLKINV_53880
    );
  IF_ID_regs_imp_instruction_out_9_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_9_1_CEINV_53879
    );
  keyboard_imp_keyboard_drv_obj_count_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(19),
      O => keyboard_imp_keyboard_drv_obj_count_19_DXMUX_53602
    );
  keyboard_imp_keyboard_drv_obj_count_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(18),
      O => keyboard_imp_keyboard_drv_obj_count_19_DYMUX_53587
    );
  keyboard_imp_keyboard_drv_obj_count_19_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_19_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_count_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_19_CLKINV_53578
    );
  keyboard_imp_keyboard_drv_obj_count_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_19_CEINV_53577
    );
  IF_ID_regs_imp_instruction_out_3_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N224,
      O => VGA_N224_0
    );
  IF_ID_regs_imp_instruction_out_3_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_3_1_GYMUX_53856,
      O => IF_ID_regs_imp_instruction_out_3_1_DYMUX_53857
    );
  IF_ID_regs_imp_instruction_out_3_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_3_1_GYMUX_53856,
      O => instruction_from_if_tmp(3)
    );
  IF_ID_regs_imp_instruction_out_3_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_3_pack_2,
      O => IF_ID_regs_imp_instruction_out_3_1_GYMUX_53856
    );
  IF_ID_regs_imp_instruction_out_3_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_3_1_CLKINV_53846
    );
  IF_ID_regs_imp_instruction_out_3_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_3_1_CEINV_53845
    );
  keyboard_imp_keyboard_drv_obj_count_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(17),
      O => keyboard_imp_keyboard_drv_obj_count_17_DXMUX_53556
    );
  keyboard_imp_keyboard_drv_obj_count_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(16),
      O => keyboard_imp_keyboard_drv_obj_count_17_DYMUX_53541
    );
  keyboard_imp_keyboard_drv_obj_count_17_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_17_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_count_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_17_CLKINV_53532
    );
  keyboard_imp_keyboard_drv_obj_count_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_17_CEINV_53531
    );
  ID_forward_IF_regs_imp_jump_target_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(7),
      O => ID_forward_IF_regs_imp_jump_target_out_7_DXMUX_53740
    );
  ID_forward_IF_regs_imp_jump_target_out_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(6),
      O => ID_forward_IF_regs_imp_jump_target_out_7_DYMUX_53724
    );
  ID_forward_IF_regs_imp_jump_target_out_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_7_SRINVNOT
    );
  ID_forward_IF_regs_imp_jump_target_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_7_CLKINV_53714
    );
  ID_forward_IF_regs_imp_jump_target_out_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_7_CEINV_53713
    );
  IF_ID_regs_imp_instruction_out_2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_2_1_GYMUX_53817,
      O => IF_ID_regs_imp_instruction_out_2_1_DYMUX_53818
    );
  IF_ID_regs_imp_instruction_out_2_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_2_1_GYMUX_53817,
      O => instruction_from_if_tmp(2)
    );
  IF_ID_regs_imp_instruction_out_2_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_2_pack_2,
      O => IF_ID_regs_imp_instruction_out_2_1_GYMUX_53817
    );
  IF_ID_regs_imp_instruction_out_2_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_2_1_CLKINV_53807
    );
  IF_ID_regs_imp_instruction_out_2_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_2_1_CEINV_53806
    );
  ID_ALU_regs_imp_op_code_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_mux0001(2),
      O => ID_ALU_regs_imp_op_code_out_1_DXMUX_53934
    );
  ID_ALU_regs_imp_op_code_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_mux0001(3),
      O => ID_ALU_regs_imp_op_code_out_1_DYMUX_53920
    );
  ID_ALU_regs_imp_op_code_out_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_op_code_out_1_SRINVNOT
    );
  ID_ALU_regs_imp_op_code_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_op_code_out_1_CLKINV_53911
    );
  ID_forward_IF_regs_imp_jump_target_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(3),
      O => ID_forward_IF_regs_imp_jump_target_out_3_DXMUX_53648
    );
  ID_forward_IF_regs_imp_jump_target_out_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(2),
      O => ID_forward_IF_regs_imp_jump_target_out_3_DYMUX_53632
    );
  ID_forward_IF_regs_imp_jump_target_out_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_3_SRINVNOT
    );
  ID_forward_IF_regs_imp_jump_target_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_3_CLKINV_53622
    );
  ID_forward_IF_regs_imp_jump_target_out_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_3_CEINV_53621
    );
  ID_forward_IF_regs_imp_jump_target_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(5),
      O => ID_forward_IF_regs_imp_jump_target_out_5_DXMUX_53694
    );
  ID_forward_IF_regs_imp_jump_target_out_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(4),
      O => ID_forward_IF_regs_imp_jump_target_out_5_DYMUX_53678
    );
  ID_forward_IF_regs_imp_jump_target_out_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_5_SRINVNOT
    );
  ID_forward_IF_regs_imp_jump_target_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_5_CLKINV_53668
    );
  ID_forward_IF_regs_imp_jump_target_out_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_5_CEINV_53667
    );
  ID_ALU_regs_imp_mem_enable_out_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_mem_enable_out_mux0001,
      O => ID_ALU_regs_imp_mem_enable_out_DXMUX_54104
    );
  ID_ALU_regs_imp_mem_enable_out_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_mem_read_out_mux0001,
      O => ID_ALU_regs_imp_mem_enable_out_DYMUX_54090
    );
  ID_ALU_regs_imp_mem_enable_out_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_mem_enable_out_SRINVNOT
    );
  ID_ALU_regs_imp_mem_enable_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_mem_enable_out_CLKINV_54081
    );
  ID_ALU_regs_imp_operand2_out_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_mux0001(15),
      O => ID_ALU_regs_imp_operand2_out_0_DXMUX_54349
    );
  ID_ALU_regs_imp_operand2_out_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_mux0001(14),
      O => ID_ALU_regs_imp_operand2_out_0_DYMUX_54335
    );
  ID_ALU_regs_imp_operand2_out_0_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_0_SRINVNOT
    );
  ID_ALU_regs_imp_operand2_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_operand2_out_0_CLKINV_54326
    );
  IF_ID_regs_imp_instruction_out_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N262,
      O => VGA_N262_0
    );
  IF_ID_regs_imp_instruction_out_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_7_GYMUX_54260,
      O => IF_ID_regs_imp_instruction_out_7_DYMUX_54261
    );
  IF_ID_regs_imp_instruction_out_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_7_GYMUX_54260,
      O => instruction_from_if_tmp(7)
    );
  IF_ID_regs_imp_instruction_out_7_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_7_pack_2,
      O => IF_ID_regs_imp_instruction_out_7_GYMUX_54260
    );
  IF_ID_regs_imp_instruction_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_7_CLKINV_54250
    );
  IF_ID_regs_imp_instruction_out_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_7_CEINV_54249
    );
  VGA_romAddr_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054(6),
      O => VGA_romAddr_6_DXMUX_54017
    );
  VGA_romAddr_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054(5),
      O => VGA_romAddr_6_DYMUX_54005
    );
  VGA_romAddr_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_romAddr_6_CLKINV_53997
    );
  VGA_romAddr_6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000_0,
      O => VGA_romAddr_6_CEINV_53996
    );
  ID_forward_IF_regs_imp_jump_target_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => jump_target_from_id_tmp(1),
      O => ID_forward_IF_regs_imp_jump_target_out_1_DXMUX_54061
    );
  ID_forward_IF_regs_imp_jump_target_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_1_GYMUX_54044,
      O => ID_forward_IF_regs_imp_jump_target_out_1_DYMUX_54045
    );
  ID_forward_IF_regs_imp_jump_target_out_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_1_GYMUX_54044,
      O => branch_relative_reg_data_from_id_tmp(1)
    );
  ID_forward_IF_regs_imp_jump_target_out_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_relative_reg_data_from_id_tmp_1_pack_1,
      O => ID_forward_IF_regs_imp_jump_target_out_1_GYMUX_54044
    );
  ID_forward_IF_regs_imp_jump_target_out_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_1_SRINVNOT
    );
  ID_forward_IF_regs_imp_jump_target_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_jump_target_out_1_CLKINV_54035
    );
  ID_forward_IF_regs_imp_jump_target_out_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_jump_target_out_1_CEINV_54034
    );
  ID_forward_IF_regs_imp_branch_type_out_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => mem_write_from_id_tmp,
      O => mem_write_from_id_tmp_0
    );
  ID_forward_IF_regs_imp_branch_type_out_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => branch_type_from_id_tmp,
      O => ID_forward_IF_regs_imp_branch_type_out_DYMUX_54299
    );
  ID_forward_IF_regs_imp_branch_type_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_branch_type_out_CLKINV_54289
    );
  ID_forward_IF_regs_imp_branch_type_out_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_branch_type_out_CEINV_54288
    );
  ID_ALU_regs_imp_mem_write_out_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_mem_write_out_mux0001,
      O => ID_ALU_regs_imp_mem_write_out_DXMUX_54391
    );
  ID_ALU_regs_imp_mem_write_out_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(5),
      O => ID_ALU_regs_imp_mem_write_out_DYMUX_54377
    );
  ID_ALU_regs_imp_mem_write_out_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_mem_write_out_SRINVNOT
    );
  ID_ALU_regs_imp_mem_write_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_mem_write_out_CLKINV_54368
    );
  ID_ALU_regs_imp_reg_write_enable_out_FFY_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_reg_write_enable_out_FFY_RST
    );
  ID_ALU_regs_imp_reg_write_enable_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_reg_write_enable_out_DYMUX_54414,
      CE => VCC,
      CLK => ID_ALU_regs_imp_reg_write_enable_out_CLKINV_54405,
      SET => GND,
      RST => ID_ALU_regs_imp_reg_write_enable_out_FFY_RST,
      O => ID_ALU_regs_imp_reg_write_enable_out_15702
    );
  ID_ALU_regs_imp_reg_write_enable_out_mux00011 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => reg_write_enable_from_id_tmp_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_reg_write_enable_out_mux0001
    );
  ID_ALU_regs_imp_reg_write_enable_out_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_reg_write_enable_out_mux0001,
      O => ID_ALU_regs_imp_reg_write_enable_out_DYMUX_54414
    );
  ID_ALU_regs_imp_reg_write_enable_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_reg_write_enable_out_CLKINV_54405
    );
  IF_ID_regs_imp_instruction_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_5_FXMUX_54228,
      O => IF_ID_regs_imp_instruction_out_5_DXMUX_54229
    );
  IF_ID_regs_imp_instruction_out_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_5_FXMUX_54228,
      O => instruction_from_if_tmp_5_0
    );
  IF_ID_regs_imp_instruction_out_5_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(5),
      O => IF_ID_regs_imp_instruction_out_5_FXMUX_54228
    );
  IF_ID_regs_imp_instruction_out_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_5_GYMUX_54211,
      O => IF_ID_regs_imp_instruction_out_5_DYMUX_54212
    );
  IF_ID_regs_imp_instruction_out_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_5_GYMUX_54211,
      O => instruction_from_if_tmp_4_0
    );
  IF_ID_regs_imp_instruction_out_5_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(4),
      O => IF_ID_regs_imp_instruction_out_5_GYMUX_54211
    );
  IF_ID_regs_imp_instruction_out_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_5_SRINVNOT
    );
  IF_ID_regs_imp_instruction_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_5_CLKINV_54201
    );
  IF_ID_regs_imp_instruction_out_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_5_CEINV_54200
    );
  IF_ID_regs_imp_instruction_out_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_0_GYMUX_54134,
      O => IF_ID_regs_imp_instruction_out_0_DYMUX_54135
    );
  IF_ID_regs_imp_instruction_out_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_0_GYMUX_54134,
      O => instruction_from_if_tmp(0)
    );
  IF_ID_regs_imp_instruction_out_0_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_0_pack_2,
      O => IF_ID_regs_imp_instruction_out_0_GYMUX_54134
    );
  IF_ID_regs_imp_instruction_out_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_0_CLKINV_54124
    );
  IF_ID_regs_imp_instruction_out_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_0_CEINV_54123
    );
  IF_ID_regs_imp_instruction_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_1_GYMUX_54173,
      O => IF_ID_regs_imp_instruction_out_1_DYMUX_54174
    );
  IF_ID_regs_imp_instruction_out_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_1_GYMUX_54173,
      O => instruction_from_if_tmp(1)
    );
  IF_ID_regs_imp_instruction_out_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_1_pack_2,
      O => IF_ID_regs_imp_instruction_out_1_GYMUX_54173
    );
  IF_ID_regs_imp_instruction_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_1_CLKINV_54163
    );
  IF_ID_regs_imp_instruction_out_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_1_CEINV_54162
    );
  ID_ALU_regs_imp_immediate_out_3_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_3_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_3_FFY_RST
    );
  ID_ALU_regs_imp_immediate_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_3_DYMUX_54668,
      CE => VCC,
      CLK => ID_ALU_regs_imp_immediate_out_3_CLKINV_54659,
      SET => GND,
      RST => ID_ALU_regs_imp_immediate_out_3_FFY_RST,
      O => ID_ALU_regs_imp_immediate_out_2_Q
    );
  ID_ALU_regs_imp_immediate_out_mux0001_12_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp(3),
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(12)
    );
  ID_ALU_regs_imp_immediate_out_3_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_3_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_3_FFX_RST
    );
  ID_ALU_regs_imp_immediate_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_3_DXMUX_54682,
      CE => VCC,
      CLK => ID_ALU_regs_imp_immediate_out_3_CLKINV_54659,
      SET => GND,
      RST => ID_ALU_regs_imp_immediate_out_3_FFX_RST,
      O => ID_ALU_regs_imp_immediate_out_3_Q
    );
  ID_ALU_regs_imp_immediate_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(12),
      O => ID_ALU_regs_imp_immediate_out_3_DXMUX_54682
    );
  ID_ALU_regs_imp_immediate_out_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(13),
      O => ID_ALU_regs_imp_immediate_out_3_DYMUX_54668
    );
  ID_ALU_regs_imp_immediate_out_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_immediate_out_3_SRINVNOT
    );
  ID_ALU_regs_imp_immediate_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_immediate_out_3_CLKINV_54659
    );
  ID_ALU_regs_imp_immediate_out_mux0001_13_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp(2),
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(13)
    );
  ID_ALU_regs_imp_immediate_out_9_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_9_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_9_FFX_RST
    );
  ID_ALU_regs_imp_immediate_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_9_DXMUX_54808,
      CE => VCC,
      CLK => ID_ALU_regs_imp_immediate_out_9_CLKINV_54785,
      SET => GND,
      RST => ID_ALU_regs_imp_immediate_out_9_FFX_RST,
      O => ID_ALU_regs_imp_immediate_out_9_Q
    );
  ID_ALU_regs_imp_immediate_out_9_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_9_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_9_FFY_RST
    );
  ID_ALU_regs_imp_immediate_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_9_DYMUX_54794,
      CE => VCC,
      CLK => ID_ALU_regs_imp_immediate_out_9_CLKINV_54785,
      SET => GND,
      RST => ID_ALU_regs_imp_immediate_out_9_FFY_RST,
      O => ID_ALU_regs_imp_immediate_out_8_Q
    );
  ID_ALU_regs_imp_immediate_out_mux0001_6_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp(9),
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(6)
    );
  ID_ALU_regs_imp_immediate_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(6),
      O => ID_ALU_regs_imp_immediate_out_9_DXMUX_54808
    );
  ID_ALU_regs_imp_immediate_out_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(7),
      O => ID_ALU_regs_imp_immediate_out_9_DYMUX_54794
    );
  ID_ALU_regs_imp_immediate_out_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_immediate_out_9_SRINVNOT
    );
  ID_ALU_regs_imp_immediate_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_immediate_out_9_CLKINV_54785
    );
  ID_ALU_regs_imp_immediate_out_mux0001_9_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp(6),
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(9)
    );
  ID_ALU_regs_imp_immediate_out_7_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_7_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_7_FFX_RST
    );
  ID_ALU_regs_imp_immediate_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_7_DXMUX_54766,
      CE => VCC,
      CLK => ID_ALU_regs_imp_immediate_out_7_CLKINV_54743,
      SET => GND,
      RST => ID_ALU_regs_imp_immediate_out_7_FFX_RST,
      O => ID_ALU_regs_imp_immediate_out_7_Q
    );
  ID_ALU_regs_imp_immediate_out_mux0001_8_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp_7_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(8)
    );
  ID_ALU_regs_imp_immediate_out_7_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_7_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_7_FFY_RST
    );
  ID_ALU_regs_imp_immediate_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_7_DYMUX_54752,
      CE => VCC,
      CLK => ID_ALU_regs_imp_immediate_out_7_CLKINV_54743,
      SET => GND,
      RST => ID_ALU_regs_imp_immediate_out_7_FFY_RST,
      O => ID_ALU_regs_imp_immediate_out_6_Q
    );
  ID_ALU_regs_imp_immediate_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(8),
      O => ID_ALU_regs_imp_immediate_out_7_DXMUX_54766
    );
  ID_ALU_regs_imp_immediate_out_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(9),
      O => ID_ALU_regs_imp_immediate_out_7_DYMUX_54752
    );
  ID_ALU_regs_imp_immediate_out_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_immediate_out_7_SRINVNOT
    );
  ID_ALU_regs_imp_immediate_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_immediate_out_7_CLKINV_54743
    );
  ALU_MEM_regs_imp_mem_address_out_14_FFY_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_14_FFY_RST
    );
  ALU_MEM_regs_imp_mem_address_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_14_DYMUX_54873,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_14_CLKINV_54864,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_14_FFY_RST,
      O => ALU_MEM_regs_imp_mem_address_out(14)
    );
  write_back_data_from_alu_tmp_14_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(14),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp(14),
      O => write_back_data_from_alu_tmp_14_26_54884
    );
  ALU_MEM_regs_imp_mem_address_out_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_14_26_54884,
      O => write_back_data_from_alu_tmp_14_26_0
    );
  ALU_MEM_regs_imp_mem_address_out_14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_14_GYMUX_54872,
      O => ALU_MEM_regs_imp_mem_address_out_14_DYMUX_54873
    );
  ALU_MEM_regs_imp_mem_address_out_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_14_GYMUX_54872,
      O => alu_result_from_alu_tmp(14)
    );
  ALU_MEM_regs_imp_mem_address_out_14_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp_14_pack_1,
      O => ALU_MEM_regs_imp_mem_address_out_14_GYMUX_54872
    );
  ALU_MEM_regs_imp_mem_address_out_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_14_CLKINV_54864
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_7_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(7),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(7),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(7)
    );
  keyboard_imp_keyboard_drv_obj_count_7_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_7_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count_7_FFY_RST
    );
  keyboard_imp_keyboard_drv_obj_count_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_7_DYMUX_54582,
      CE => keyboard_imp_keyboard_drv_obj_count_7_CEINV_54572,
      CLK => keyboard_imp_keyboard_drv_obj_count_7_CLKINV_54573,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_7_FFY_RST,
      O => keyboard_imp_keyboard_drv_obj_count(6)
    );
  keyboard_imp_keyboard_drv_obj_count_7_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_7_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count_7_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_count_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_7_DXMUX_54597,
      CE => keyboard_imp_keyboard_drv_obj_count_7_CEINV_54572,
      CLK => keyboard_imp_keyboard_drv_obj_count_7_CLKINV_54573,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_7_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_count(7)
    );
  keyboard_imp_keyboard_drv_obj_count_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(7),
      O => keyboard_imp_keyboard_drv_obj_count_7_DXMUX_54597
    );
  keyboard_imp_keyboard_drv_obj_count_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(6),
      O => keyboard_imp_keyboard_drv_obj_count_7_DYMUX_54582
    );
  keyboard_imp_keyboard_drv_obj_count_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_7_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_count_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_7_CLKINV_54573
    );
  keyboard_imp_keyboard_drv_obj_count_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_7_CEINV_54572
    );
  ID_ALU_regs_imp_immediate_out_1_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_1_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_1_FFX_RST
    );
  ID_ALU_regs_imp_immediate_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_1_DXMUX_54640,
      CE => VCC,
      CLK => ID_ALU_regs_imp_immediate_out_1_CLKINV_54617,
      SET => GND,
      RST => ID_ALU_regs_imp_immediate_out_1_FFX_RST,
      O => ID_ALU_regs_imp_immediate_out_1_Q
    );
  ID_ALU_regs_imp_immediate_out_mux0001_14_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp_1_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(14)
    );
  ID_ALU_regs_imp_immediate_out_1_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_1_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_1_FFY_RST
    );
  ID_ALU_regs_imp_immediate_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_1_DYMUX_54626,
      CE => VCC,
      CLK => ID_ALU_regs_imp_immediate_out_1_CLKINV_54617,
      SET => GND,
      RST => ID_ALU_regs_imp_immediate_out_1_FFY_RST,
      O => ID_ALU_regs_imp_immediate_out_0_Q
    );
  ID_ALU_regs_imp_immediate_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(14),
      O => ID_ALU_regs_imp_immediate_out_1_DXMUX_54640
    );
  ID_ALU_regs_imp_immediate_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(15),
      O => ID_ALU_regs_imp_immediate_out_1_DYMUX_54626
    );
  ID_ALU_regs_imp_immediate_out_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_immediate_out_1_SRINVNOT
    );
  ID_ALU_regs_imp_immediate_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_immediate_out_1_CLKINV_54617
    );
  ID_ALU_regs_imp_immediate_out_mux0001_11_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp_4_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(11)
    );
  ID_ALU_regs_imp_immediate_out_mux0001_10_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp(5),
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(10)
    );
  ID_ALU_regs_imp_immediate_out_5_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_5_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_5_FFY_RST
    );
  ID_ALU_regs_imp_immediate_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_5_DYMUX_54710,
      CE => VCC,
      CLK => ID_ALU_regs_imp_immediate_out_5_CLKINV_54701,
      SET => GND,
      RST => ID_ALU_regs_imp_immediate_out_5_FFY_RST,
      O => ID_ALU_regs_imp_immediate_out_4_Q
    );
  ID_ALU_regs_imp_immediate_out_5_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_5_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_5_FFX_RST
    );
  ID_ALU_regs_imp_immediate_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_5_DXMUX_54724,
      CE => VCC,
      CLK => ID_ALU_regs_imp_immediate_out_5_CLKINV_54701,
      SET => GND,
      RST => ID_ALU_regs_imp_immediate_out_5_FFX_RST,
      O => ID_ALU_regs_imp_immediate_out_5_Q
    );
  ID_ALU_regs_imp_immediate_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(10),
      O => ID_ALU_regs_imp_immediate_out_5_DXMUX_54724
    );
  ID_ALU_regs_imp_immediate_out_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_immediate_out_mux0001(11),
      O => ID_ALU_regs_imp_immediate_out_5_DYMUX_54710
    );
  ID_ALU_regs_imp_immediate_out_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_immediate_out_5_SRINVNOT
    );
  ID_ALU_regs_imp_immediate_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_immediate_out_5_CLKINV_54701
    );
  ID_ALU_regs_imp_immediate_out_mux0001_7_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp(8),
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(7)
    );
  ALU_imp_tmp_13_136 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_addsub0000(13),
      ADR2 => ALU_imp_tmp_13_111_0,
      ADR3 => ALU_imp_tmp_13_20_0,
      O => alu_result_from_alu_tmp_13_pack_1
    );
  write_back_data_from_alu_tmp_13_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(13),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp(13),
      O => write_back_data_from_alu_tmp_13_26_54848
    );
  ALU_MEM_regs_imp_mem_address_out_13_FFY_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_13_FFY_RST
    );
  ALU_MEM_regs_imp_mem_address_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_13_DYMUX_54837,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_13_CLKINV_54828,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_13_FFY_RST,
      O => ALU_MEM_regs_imp_mem_address_out(13)
    );
  ALU_MEM_regs_imp_mem_address_out_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_13_26_54848,
      O => write_back_data_from_alu_tmp_13_26_0
    );
  ALU_MEM_regs_imp_mem_address_out_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_13_GYMUX_54836,
      O => ALU_MEM_regs_imp_mem_address_out_13_DYMUX_54837
    );
  ALU_MEM_regs_imp_mem_address_out_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_13_GYMUX_54836,
      O => alu_result_from_alu_tmp(13)
    );
  ALU_MEM_regs_imp_mem_address_out_13_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp_13_pack_1,
      O => ALU_MEM_regs_imp_mem_address_out_13_GYMUX_54836
    );
  ALU_MEM_regs_imp_mem_address_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_13_CLKINV_54828
    );
  keyboard_imp_keyboard_drv_obj_count_8_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_8_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count_8_FFY_RST
    );
  keyboard_imp_keyboard_drv_obj_count_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_8_DYMUX_54444,
      CE => keyboard_imp_keyboard_drv_obj_count_8_CEINV_54434,
      CLK => keyboard_imp_keyboard_drv_obj_count_8_CLKINV_54435,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_8_FFY_RST,
      O => keyboard_imp_keyboard_drv_obj_count(1)
    );
  keyboard_imp_keyboard_drv_obj_count_8_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_8_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count_8_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_count_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_8_DXMUX_54459,
      CE => keyboard_imp_keyboard_drv_obj_count_8_CEINV_54434,
      CLK => keyboard_imp_keyboard_drv_obj_count_8_CLKINV_54435,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_8_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_count(8)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_8_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(8),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(8),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(8)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_1_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(1),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(1),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(1)
    );
  keyboard_imp_keyboard_drv_obj_count_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(8),
      O => keyboard_imp_keyboard_drv_obj_count_8_DXMUX_54459
    );
  keyboard_imp_keyboard_drv_obj_count_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(1),
      O => keyboard_imp_keyboard_drv_obj_count_8_DYMUX_54444
    );
  keyboard_imp_keyboard_drv_obj_count_8_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_8_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_count_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_8_CLKINV_54435
    );
  keyboard_imp_keyboard_drv_obj_count_8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_8_CEINV_54434
    );
  ID_ALU_regs_imp_immediate_out_mux0001_15_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp_0_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(15)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_2_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(2),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(2),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(2)
    );
  keyboard_imp_keyboard_drv_obj_count_3_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_3_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count_3_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_count_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_3_DXMUX_54505,
      CE => keyboard_imp_keyboard_drv_obj_count_3_CEINV_54480,
      CLK => keyboard_imp_keyboard_drv_obj_count_3_CLKINV_54481,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_3_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_count(3)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_3_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(3),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(3),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(3)
    );
  keyboard_imp_keyboard_drv_obj_count_3_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_3_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count_3_FFY_RST
    );
  keyboard_imp_keyboard_drv_obj_count_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_3_DYMUX_54490,
      CE => keyboard_imp_keyboard_drv_obj_count_3_CEINV_54480,
      CLK => keyboard_imp_keyboard_drv_obj_count_3_CLKINV_54481,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_3_FFY_RST,
      O => keyboard_imp_keyboard_drv_obj_count(2)
    );
  keyboard_imp_keyboard_drv_obj_count_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(3),
      O => keyboard_imp_keyboard_drv_obj_count_3_DXMUX_54505
    );
  keyboard_imp_keyboard_drv_obj_count_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(2),
      O => keyboard_imp_keyboard_drv_obj_count_3_DYMUX_54490
    );
  keyboard_imp_keyboard_drv_obj_count_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_3_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_count_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_3_CLKINV_54481
    );
  keyboard_imp_keyboard_drv_obj_count_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_3_CEINV_54480
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_5_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(5),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(5),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(5)
    );
  keyboard_imp_keyboard_drv_obj_count_5_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_5_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count_5_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_count_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_5_DXMUX_54551,
      CE => keyboard_imp_keyboard_drv_obj_count_5_CEINV_54526,
      CLK => keyboard_imp_keyboard_drv_obj_count_5_CLKINV_54527,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_5_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_count(5)
    );
  keyboard_imp_keyboard_drv_obj_count_5_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_5_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count_5_FFY_RST
    );
  keyboard_imp_keyboard_drv_obj_count_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_5_DYMUX_54536,
      CE => keyboard_imp_keyboard_drv_obj_count_5_CEINV_54526,
      CLK => keyboard_imp_keyboard_drv_obj_count_5_CLKINV_54527,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_5_FFY_RST,
      O => keyboard_imp_keyboard_drv_obj_count(4)
    );
  keyboard_imp_keyboard_drv_obj_count_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(5),
      O => keyboard_imp_keyboard_drv_obj_count_5_DXMUX_54551
    );
  keyboard_imp_keyboard_drv_obj_count_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(4),
      O => keyboard_imp_keyboard_drv_obj_count_5_DYMUX_54536
    );
  keyboard_imp_keyboard_drv_obj_count_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_5_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_count_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_5_CLKINV_54527
    );
  keyboard_imp_keyboard_drv_obj_count_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_5_CEINV_54526
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_6_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(6),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(6),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(6)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_4_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(4),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(4),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(4)
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9_In1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_last_kclk_18577,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_15954,
      ADR3 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9_In
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_FFY_RST
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_DYMUX_55117,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_CEINV_55107,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_CLKINV_55108,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_FFY_RST,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9_15952
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_DXMUX_55133,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_CEINV_55107,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_CLKINV_55108,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_15954
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_In1 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_16036,
      ADR1 => keyboard_imp_keyboard_drv_obj_N7,
      ADR2 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_In
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_In,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_DXMUX_55133
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9_In,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_DYMUX_55117
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_CLKINV_55108
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_CEINV_55107
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_last_kclk_18577,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3_16679,
      ADR3 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_In
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_FFY_RST
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_DYMUX_54934,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_CEINV_54924,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_CLKINV_54925,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_FFY_RST,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_16031
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_DXMUX_54949,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_CEINV_54924,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_CLKINV_54925,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_16034
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_In,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_DXMUX_54949
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_In,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_DYMUX_54934
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_CLKINV_54925
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_CEINV_54924
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_DXMUX_55041,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_CEINV_55016,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_CLKINV_55017,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_16430
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_FFY_RST
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_DYMUX_55026,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_CEINV_55016,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_CLKINV_55017,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_FFY_RST,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5_16429
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_In1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_last_kclk_18577,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7_16240,
      ADR3 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_In
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_In,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_DXMUX_55041
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5_In,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_DYMUX_55026
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_CLKINV_55017
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_CEINV_55016
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_FFY_RST
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_DYMUX_55072,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_CEINV_55062,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_CLKINV_55063,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_FFY_RST,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7_16240
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_In1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_last_kclk_18577,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9_15952,
      ADR3 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_In
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_DXMUX_55087,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_CEINV_55062,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_CLKINV_55063,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_16241
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_In,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_DXMUX_55087
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7_In,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_DYMUX_55072
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_CLKINV_55063
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_CEINV_55062
    );
  VGA_Mcount_x_eqn_01 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_Result(0),
      ADR1 => VGA_x_cmp_eq0000_16852,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_eqn_0
    );
  VGA_x_0_1_FFY_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_0_1_FFY_RST
    );
  VGA_x_0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_0_1_DYMUX_55236,
      CE => VCC,
      CLK => VGA_x_0_1_CLKINV_55225,
      SET => GND,
      RST => VGA_x_0_1_FFY_RST,
      O => VGA_x_0_1_16789
    );
  VGA_x_0_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_0_1_GYMUX_55235,
      O => VGA_x_0_1_DYMUX_55236
    );
  VGA_x_0_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_0,
      O => VGA_x_0_1_GYMUX_55235
    );
  VGA_x_0_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_0_1_CLKINV_55225
    );
  VGA_x_3_1_FFY_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_3_1_FFY_RST
    );
  VGA_x_3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_3_1_DYMUX_55284,
      CE => VCC,
      CLK => VGA_x_3_1_CLKINV_55273,
      SET => GND,
      RST => VGA_x_3_1_FFY_RST,
      O => VGA_x_3_1_18433
    );
  VGA_Mcount_x_eqn_31 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_Result(3),
      ADR1 => VGA_x_cmp_eq0000_16852,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_eqn_3
    );
  VGA_x_3_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_3_1_GYMUX_55283,
      O => VGA_x_3_1_DYMUX_55284
    );
  VGA_x_3_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_3_1_GYMUX_55283,
      O => VGA_Mcount_x_eqn_3_0
    );
  VGA_x_3_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_3,
      O => VGA_x_3_1_GYMUX_55283
    );
  VGA_x_3_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_3_1_CLKINV_55273
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_last_kclk_18577,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_16680,
      ADR3 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3_In
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_DXMUX_54995,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_CEINV_54970,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_CLKINV_54971,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_16680
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_last_kclk_18577,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5_16429,
      ADR3 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_In
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_FFY_RST
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_DYMUX_54980,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_CEINV_54970,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_CLKINV_54971,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_FFY_RST,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3_16679
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_In,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_DXMUX_54995
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3_In,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_DYMUX_54980
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_SRINVNOT
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_CLKINV_54971
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_not0001_0,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_CEINV_54970
    );
  VGA_x_6_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_6_1_GYMUX_55355,
      O => VGA_x_6_1_DYMUX_55356
    );
  VGA_x_6_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_6_1_GYMUX_55355,
      O => VGA_Mcount_x_eqn_6_0
    );
  VGA_x_6_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_6,
      O => VGA_x_6_1_GYMUX_55355
    );
  VGA_x_6_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_6_1_CLKINV_55345
    );
  ID_forward_IF_regs_imp_is_jump_out_FFY_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_is_jump_out_FFY_RST
    );
  ID_forward_IF_regs_imp_is_jump_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_is_jump_out_DYMUX_55203,
      CE => ID_forward_IF_regs_imp_is_jump_out_CEINV_55193,
      CLK => ID_forward_IF_regs_imp_is_jump_out_CLKINV_55194,
      SET => GND,
      RST => ID_forward_IF_regs_imp_is_jump_out_FFY_RST,
      O => ID_forward_IF_regs_imp_is_jump_out_16435
    );
  register_module_imp_controller_imp_reg_write_enable16 : X_LUT4
    generic map(
      INIT => X"A2A2"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand1_src_cmp_eq0007_0,
      ADR1 => register_module_imp_N22_0,
      ADR2 => IF_ID_regs_imp_instruction_out(0),
      ADR3 => VCC,
      O => register_module_imp_controller_imp_reg_write_enable16_55216
    );
  ID_forward_IF_regs_imp_is_jump_out_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_reg_write_enable16_55216,
      O => register_module_imp_controller_imp_reg_write_enable16_0
    );
  ID_forward_IF_regs_imp_is_jump_out_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => is_jump_from_id_tmp,
      O => ID_forward_IF_regs_imp_is_jump_out_DYMUX_55203
    );
  ID_forward_IF_regs_imp_is_jump_out_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_forward_IF_regs_imp_is_jump_out_CLKINV_55194
    );
  ID_forward_IF_regs_imp_is_jump_out_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_forward_IF_regs_imp_stall_inv_0,
      O => ID_forward_IF_regs_imp_is_jump_out_CEINV_55193
    );
  VGA_x_5_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_5_1_GYMUX_55331,
      O => VGA_x_5_1_DYMUX_55332
    );
  VGA_x_5_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_5,
      O => VGA_x_5_1_GYMUX_55331
    );
  VGA_x_5_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_5_1_CLKINV_55321
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_2_40 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => is_structural_hazard_to_if_tmp_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out_mux0001_2_21_0,
      ADR2 => ID_ALU_regs_imp_wb_src_out_mux0001_2_27_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_wb_src_out_mux0001(2)
    );
  ID_ALU_regs_imp_wb_src_out_1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_1_DXMUX_55175,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_src_out_1_CLKINV_55153,
      SET => ID_ALU_regs_imp_wb_src_out_1_SRINVNOT,
      RST => GND,
      O => ID_ALU_regs_imp_wb_src_out(1)
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_1_29 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => is_structural_hazard_to_if_tmp_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out_mux0001_1_5_0,
      ADR2 => ID_ALU_regs_imp_wb_src_out_mux0001_1_18_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_wb_src_out_mux0001(1)
    );
  ID_ALU_regs_imp_wb_src_out_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_1_DYMUX_55162,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_src_out_1_CLKINV_55153,
      SET => ID_ALU_regs_imp_wb_src_out_1_SRINVNOT,
      RST => GND,
      O => ID_ALU_regs_imp_wb_src_out(0)
    );
  ID_ALU_regs_imp_wb_src_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_mux0001(1),
      O => ID_ALU_regs_imp_wb_src_out_1_DXMUX_55175
    );
  ID_ALU_regs_imp_wb_src_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_mux0001(2),
      O => ID_ALU_regs_imp_wb_src_out_1_DYMUX_55162
    );
  ID_ALU_regs_imp_wb_src_out_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_src_out_1_SRINVNOT
    );
  ID_ALU_regs_imp_wb_src_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_wb_src_out_1_CLKINV_55153
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7_In1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_last_kclk_18577,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_16241,
      ADR3 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7_In
    );
  register_module_imp_controller_imp_is_jump1 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand1_src_cmp_eq0007_0,
      ADR1 => register_module_imp_N22_0,
      ADR2 => IF_ID_regs_imp_instruction_out(0),
      ADR3 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      O => is_jump_from_id_tmp
    );
  VGA_x_4_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_4_1_GYMUX_55307,
      O => VGA_x_4_1_DYMUX_55308
    );
  VGA_x_4_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_4_1_GYMUX_55307,
      O => VGA_Mcount_x_eqn_4_0
    );
  VGA_x_4_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_4,
      O => VGA_x_4_1_GYMUX_55307
    );
  VGA_x_4_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_4_1_CLKINV_55297
    );
  ALU_imp_tmp_14_136 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_addsub0000(14),
      ADR2 => ALU_imp_tmp_14_111_0,
      ADR3 => ALU_imp_tmp_14_20_0,
      O => alu_result_from_alu_tmp_14_pack_1
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_last_kclk_18577,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_16430,
      ADR3 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5_In
    );
  ALU_imp_tmp_15_121 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_addsub0000(15),
      ADR2 => ALU_imp_tmp_15_71_0,
      ADR3 => ALU_imp_tmp_15_101_0,
      O => alu_result_from_alu_tmp(15)
    );
  ALU_MEM_regs_imp_mem_address_out_15_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_15_FFX_RST
    );
  ALU_MEM_regs_imp_mem_address_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_15_DXMUX_54904,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_15_CLKINV_54895,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_15_FFX_RST,
      O => ALU_MEM_regs_imp_mem_address_out(15)
    );
  ALU_MEM_regs_imp_mem_address_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_15_FXMUX_54903,
      O => ALU_MEM_regs_imp_mem_address_out_15_DXMUX_54904
    );
  ALU_MEM_regs_imp_mem_address_out_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_15_FXMUX_54903,
      O => alu_result_from_alu_tmp_15_0
    );
  ALU_MEM_regs_imp_mem_address_out_15_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => alu_result_from_alu_tmp(15),
      O => ALU_MEM_regs_imp_mem_address_out_15_FXMUX_54903
    );
  ALU_MEM_regs_imp_mem_address_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_mem_address_out_15_CLKINV_54895
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"0082"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_16034,
      ADR1 => keyboard_imp_keyboard_drv_obj_check_16035,
      ADR2 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR3 => keyboard_imp_keyboard_drv_obj_N7,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_In
    );
  VGA_x_2_1_FFY_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_2_1_FFY_RST
    );
  VGA_x_2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_2_1_DYMUX_55260,
      CE => VCC,
      CLK => VGA_x_2_1_CLKINV_55249,
      SET => GND,
      RST => VGA_x_2_1_FFY_RST,
      O => VGA_x_2_1_16791
    );
  VGA_Mcount_x_eqn_21 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_Result(2),
      ADR1 => VGA_x_cmp_eq0000_16852,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_eqn_2
    );
  VGA_x_2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_2_1_GYMUX_55259,
      O => VGA_x_2_1_DYMUX_55260
    );
  VGA_x_2_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_2,
      O => VGA_x_2_1_GYMUX_55259
    );
  VGA_x_2_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_2_1_CLKINV_55249
    );
  MEM_WB_regs_imp_write_back_data_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_5_FXMUX_55583,
      O => MEM_WB_regs_imp_write_back_data_out_5_DXMUX_55584
    );
  MEM_WB_regs_imp_write_back_data_out_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_5_FXMUX_55583,
      O => write_back_data_from_mem_tmp_5_0
    );
  MEM_WB_regs_imp_write_back_data_out_5_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(5),
      O => MEM_WB_regs_imp_write_back_data_out_5_FXMUX_55583
    );
  MEM_WB_regs_imp_write_back_data_out_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1707_pack_2,
      O => N1707
    );
  MEM_WB_regs_imp_write_back_data_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_5_CLKINV_55567
    );
  VGA_x_7_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_7_1_GYMUX_55379,
      O => VGA_x_7_1_DYMUX_55380
    );
  VGA_x_7_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_7_1_GYMUX_55379,
      O => VGA_Mcount_x_eqn_7_0
    );
  VGA_x_7_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_7,
      O => VGA_x_7_1_GYMUX_55379
    );
  VGA_x_7_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_7_1_CLKINV_55369
    );
  N1070_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1070,
      O => N1070_0
    );
  N1070_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_1_0_55640,
      O => ALU_imp_tmp_1_0_0
    );
  N1805_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1805,
      O => N1805_0
    );
  N1805_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1809,
      O => N1809_0
    );
  VGA_x_9_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_9_1_GYMUX_55427,
      O => VGA_x_9_1_DYMUX_55428
    );
  VGA_x_9_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_9_1_GYMUX_55427,
      O => VGA_Mcount_x_eqn_9_0
    );
  VGA_x_9_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_9,
      O => VGA_x_9_1_GYMUX_55427
    );
  VGA_x_9_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_9_1_CLKINV_55417
    );
  MEM_WB_regs_imp_write_back_data_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_7_FXMUX_55679,
      O => MEM_WB_regs_imp_write_back_data_out_7_DXMUX_55680
    );
  MEM_WB_regs_imp_write_back_data_out_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_7_FXMUX_55679,
      O => write_back_data_from_mem_tmp_7_0
    );
  MEM_WB_regs_imp_write_back_data_out_7_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(7),
      O => MEM_WB_regs_imp_write_back_data_out_7_FXMUX_55679
    );
  MEM_WB_regs_imp_write_back_data_out_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1705_pack_2,
      O => N1705
    );
  MEM_WB_regs_imp_write_back_data_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_7_CLKINV_55663
    );
  MEM_WB_regs_imp_write_back_data_out_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_4_FXMUX_55547,
      O => MEM_WB_regs_imp_write_back_data_out_4_DXMUX_55548
    );
  MEM_WB_regs_imp_write_back_data_out_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_4_FXMUX_55547,
      O => write_back_data_from_mem_tmp_4_0
    );
  MEM_WB_regs_imp_write_back_data_out_4_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(4),
      O => MEM_WB_regs_imp_write_back_data_out_4_FXMUX_55547
    );
  MEM_WB_regs_imp_write_back_data_out_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1709_pack_2,
      O => N1709
    );
  MEM_WB_regs_imp_write_back_data_out_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_4_CLKINV_55531
    );
  MEM_WB_regs_imp_write_back_data_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_3_FXMUX_55463,
      O => MEM_WB_regs_imp_write_back_data_out_3_DXMUX_55464
    );
  MEM_WB_regs_imp_write_back_data_out_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_3_FXMUX_55463,
      O => write_back_data_from_mem_tmp_3_0
    );
  MEM_WB_regs_imp_write_back_data_out_3_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(3),
      O => MEM_WB_regs_imp_write_back_data_out_3_FXMUX_55463
    );
  MEM_WB_regs_imp_write_back_data_out_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1699_pack_2,
      O => N1699
    );
  MEM_WB_regs_imp_write_back_data_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_3_CLKINV_55447
    );
  MEM_WB_regs_imp_write_back_data_out_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_8_FXMUX_55715,
      O => MEM_WB_regs_imp_write_back_data_out_8_DXMUX_55716
    );
  MEM_WB_regs_imp_write_back_data_out_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_8_FXMUX_55715,
      O => write_back_data_from_mem_tmp_8_0
    );
  MEM_WB_regs_imp_write_back_data_out_8_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(8),
      O => MEM_WB_regs_imp_write_back_data_out_8_FXMUX_55715
    );
  MEM_WB_regs_imp_write_back_data_out_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1695_pack_2,
      O => N1695
    );
  MEM_WB_regs_imp_write_back_data_out_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_8_CLKINV_55699
    );
  MEM_WB_regs_imp_write_back_data_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_9_FXMUX_55775,
      O => MEM_WB_regs_imp_write_back_data_out_9_DXMUX_55776
    );
  MEM_WB_regs_imp_write_back_data_out_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_9_FXMUX_55775,
      O => write_back_data_from_mem_tmp_9_0
    );
  MEM_WB_regs_imp_write_back_data_out_9_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(9),
      O => MEM_WB_regs_imp_write_back_data_out_9_FXMUX_55775
    );
  MEM_WB_regs_imp_write_back_data_out_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1693_pack_2,
      O => N1693
    );
  MEM_WB_regs_imp_write_back_data_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_9_CLKINV_55759
    );
  VGA_x_8_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_8_1_GYMUX_55403,
      O => VGA_x_8_1_DYMUX_55404
    );
  VGA_x_8_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_x_8_1_GYMUX_55403,
      O => VGA_Mcount_x_eqn_8_0
    );
  VGA_x_8_1_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_Mcount_x_eqn_8,
      O => VGA_x_8_1_GYMUX_55403
    );
  VGA_x_8_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_x_8_1_CLKINV_55393
    );
  register_module_imp_controller_imp_operand2_src_0_65_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand2_src_0_65_55492,
      O => register_module_imp_controller_imp_operand2_src_0_65_0
    );
  register_module_imp_controller_imp_operand2_src_0_65_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_op_code_cmp_eq0004,
      O => register_module_imp_controller_imp_op_code_cmp_eq0004_0
    );
  N1789_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1789,
      O => N1789_0
    );
  N1789_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_op_code_cmp_eq0006_pack_1,
      O => register_module_imp_controller_imp_op_code_cmp_eq0006
    );
  MEM_WB_regs_imp_write_back_data_out_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_6_FXMUX_55619,
      O => MEM_WB_regs_imp_write_back_data_out_6_DXMUX_55620
    );
  MEM_WB_regs_imp_write_back_data_out_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_6_FXMUX_55619,
      O => write_back_data_from_mem_tmp_6_0
    );
  MEM_WB_regs_imp_write_back_data_out_6_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_mem_tmp(6),
      O => MEM_WB_regs_imp_write_back_data_out_6_FXMUX_55619
    );
  MEM_WB_regs_imp_write_back_data_out_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1697_pack_2,
      O => N1697
    );
  MEM_WB_regs_imp_write_back_data_out_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => MEM_WB_regs_imp_write_back_data_out_6_CLKINV_55603
    );
  N1157_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1157,
      O => N1157_0
    );
  N1157_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_3_51_55844,
      O => ALU_imp_tmp_3_51_0
    );
  N1357_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1357,
      O => N1357_0
    );
  N1357_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_4_80_55869,
      O => ALU_imp_tmp_4_80_0
    );
  ALU_imp_tmp_15_90_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_15_90_55900,
      O => ALU_imp_tmp_15_90_0
    );
  ALU_imp_tmp_15_90_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_7_64_55893,
      O => ALU_imp_tmp_7_64_0
    );
  keyboard_key_value_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_key_value(1),
      O => keyboard_key_value_1_0
    );
  keyboard_key_value_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_1_mux0000237_pack_1,
      O => keyboard_imp_key_value_1_mux0000237_18621
    );
  keyboard_imp_key_value_5_mux000035_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_5_mux000035_55828,
      O => keyboard_imp_key_value_5_mux000035_0
    );
  keyboard_imp_key_value_5_mux000035_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_5_mux00009_pack_1,
      O => keyboard_imp_key_value_5_mux00009_18622
    );
  register_module_imp_registers_imp_regs_6_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_regs_6_5_DXMUX_59733
    );
  register_module_imp_registers_imp_regs_6_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_regs_6_5_DYMUX_59724
    );
  register_module_imp_registers_imp_regs_6_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_6_5_SRINVNOT
    );
  register_module_imp_registers_imp_regs_6_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_6_5_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_6_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_and0000_0,
      O => register_module_imp_registers_imp_regs_6_5_CEINV_59720
    );
  register_module_imp_registers_imp_regs_7_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_regs_7_5_DXMUX_59817
    );
  register_module_imp_registers_imp_regs_7_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_regs_7_5_DYMUX_59808
    );
  register_module_imp_registers_imp_regs_7_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_7_5_SRINVNOT
    );
  register_module_imp_registers_imp_regs_7_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_7_5_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_7_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_and0000_0,
      O => register_module_imp_registers_imp_regs_7_5_CEINV_59804
    );
  register_module_imp_registers_imp_t_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(15),
      O => register_module_imp_registers_imp_t_15_DXMUX_60045
    );
  register_module_imp_registers_imp_t_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(14),
      O => register_module_imp_registers_imp_t_15_DYMUX_60036
    );
  register_module_imp_registers_imp_t_15_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_t_15_SRINVNOT
    );
  register_module_imp_registers_imp_t_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_t_15_CLKINVNOT
    );
  register_module_imp_registers_imp_t_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_t_not0001_0,
      O => register_module_imp_registers_imp_t_15_CEINV_60032
    );
  register_module_imp_registers_imp_regs_7_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_regs_7_9_DXMUX_59901
    );
  register_module_imp_registers_imp_regs_7_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_regs_7_9_DYMUX_59892
    );
  register_module_imp_registers_imp_regs_7_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_7_9_SRINVNOT
    );
  register_module_imp_registers_imp_regs_7_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_7_9_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_7_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_and0000_0,
      O => register_module_imp_registers_imp_regs_7_9_CEINV_59888
    );
  ID_ALU_regs_imp_op_code_out_mux0001_1_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_mux0001_1_15_59966,
      O => ID_ALU_regs_imp_op_code_out_mux0001_1_15_0
    );
  ID_ALU_regs_imp_op_code_out_mux0001_1_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N61_pack_1,
      O => register_module_imp_N61
    );
  VGA_bt_not000168_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000168_59942,
      O => VGA_bt_not000168_0
    );
  register_module_imp_registers_imp_regs_6_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_regs_6_3_DXMUX_59649
    );
  register_module_imp_registers_imp_regs_6_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_regs_6_3_DYMUX_59640
    );
  register_module_imp_registers_imp_regs_6_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_6_3_SRINVNOT
    );
  register_module_imp_registers_imp_regs_6_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_6_3_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_6_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_and0000_0,
      O => register_module_imp_registers_imp_regs_6_3_CEINV_59636
    );
  register_module_imp_registers_imp_ih_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_ih_7_DXMUX_60157
    );
  register_module_imp_registers_imp_ih_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_ih_7_DYMUX_60148
    );
  register_module_imp_registers_imp_ih_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ih_7_SRINVNOT
    );
  register_module_imp_registers_imp_ih_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ih_7_CLKINVNOT
    );
  register_module_imp_registers_imp_ih_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_not0001_0,
      O => register_module_imp_registers_imp_ih_7_CEINV_60144
    );
  register_module_imp_registers_imp_regs_5_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_regs_5_9_DXMUX_59705
    );
  register_module_imp_registers_imp_regs_5_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_regs_5_9_DYMUX_59696
    );
  register_module_imp_registers_imp_regs_5_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_5_9_SRINVNOT
    );
  register_module_imp_registers_imp_regs_5_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_5_9_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_5_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_and0000_0,
      O => register_module_imp_registers_imp_regs_5_9_CEINV_59692
    );
  register_module_imp_registers_imp_regs_5_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_regs_5_7_DXMUX_59621
    );
  register_module_imp_registers_imp_regs_5_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_regs_5_7_DYMUX_59612
    );
  register_module_imp_registers_imp_regs_5_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_5_7_SRINVNOT
    );
  register_module_imp_registers_imp_regs_5_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_5_7_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_5_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_and0000_0,
      O => register_module_imp_registers_imp_regs_5_7_CEINV_59608
    );
  N74_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N74,
      O => N74_0
    );
  N74_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_not000146_59923,
      O => VGA_bt_not000146_0
    );
  register_module_imp_registers_imp_regs_6_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_regs_6_1_DXMUX_59593
    );
  register_module_imp_registers_imp_regs_6_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_regs_6_1_DYMUX_59584
    );
  register_module_imp_registers_imp_regs_6_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_6_1_SRINVNOT
    );
  register_module_imp_registers_imp_regs_6_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_6_1_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_6_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_and0000_0,
      O => register_module_imp_registers_imp_regs_6_1_CEINV_59580
    );
  register_module_imp_registers_imp_regs_6_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_regs_6_7_DXMUX_59789
    );
  register_module_imp_registers_imp_regs_6_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_regs_6_7_DYMUX_59780
    );
  register_module_imp_registers_imp_regs_6_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_6_7_SRINVNOT
    );
  register_module_imp_registers_imp_regs_6_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_6_7_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_6_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_and0000_0,
      O => register_module_imp_registers_imp_regs_6_7_CEINV_59776
    );
  register_module_imp_registers_imp_t_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(11),
      O => register_module_imp_registers_imp_t_11_DXMUX_59989
    );
  register_module_imp_registers_imp_t_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(10),
      O => register_module_imp_registers_imp_t_11_DYMUX_59980
    );
  register_module_imp_registers_imp_t_11_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_t_11_SRINVNOT
    );
  register_module_imp_registers_imp_t_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_t_11_CLKINVNOT
    );
  register_module_imp_registers_imp_t_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_t_not0001_0,
      O => register_module_imp_registers_imp_t_11_CEINV_59976
    );
  register_module_imp_registers_imp_t_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(13),
      O => register_module_imp_registers_imp_t_13_DXMUX_60017
    );
  register_module_imp_registers_imp_t_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(12),
      O => register_module_imp_registers_imp_t_13_DYMUX_60008
    );
  register_module_imp_registers_imp_t_13_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_t_13_SRINVNOT
    );
  register_module_imp_registers_imp_t_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_t_13_CLKINVNOT
    );
  register_module_imp_registers_imp_t_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_t_not0001_0,
      O => register_module_imp_registers_imp_t_13_CEINV_60004
    );
  register_module_imp_registers_imp_regs_7_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_regs_7_1_DXMUX_59677
    );
  register_module_imp_registers_imp_regs_7_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_regs_7_1_DYMUX_59668
    );
  register_module_imp_registers_imp_regs_7_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_7_1_SRINVNOT
    );
  register_module_imp_registers_imp_regs_7_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_7_1_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_7_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_and0000_0,
      O => register_module_imp_registers_imp_regs_7_1_CEINV_59664
    );
  register_module_imp_registers_imp_regs_7_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_regs_7_3_DXMUX_59761
    );
  register_module_imp_registers_imp_regs_7_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_regs_7_3_DYMUX_59752
    );
  register_module_imp_registers_imp_regs_7_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_7_3_SRINVNOT
    );
  register_module_imp_registers_imp_regs_7_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_7_3_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_7_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_and0000_0,
      O => register_module_imp_registers_imp_regs_7_3_CEINV_59748
    );
  register_module_imp_registers_imp_regs_7_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_regs_7_7_DXMUX_59873
    );
  register_module_imp_registers_imp_regs_7_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_regs_7_7_DYMUX_59864
    );
  register_module_imp_registers_imp_regs_7_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_7_7_SRINVNOT
    );
  register_module_imp_registers_imp_regs_7_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_7_7_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_7_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_and0000_0,
      O => register_module_imp_registers_imp_regs_7_7_CEINV_59860
    );
  register_module_imp_registers_imp_ih_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_ih_1_DXMUX_60073
    );
  register_module_imp_registers_imp_ih_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_ih_1_DYMUX_60064
    );
  register_module_imp_registers_imp_ih_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ih_1_SRINVNOT
    );
  register_module_imp_registers_imp_ih_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ih_1_CLKINVNOT
    );
  register_module_imp_registers_imp_ih_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_not0001_0,
      O => register_module_imp_registers_imp_ih_1_CEINV_60060
    );
  register_module_imp_registers_imp_ih_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_ih_3_DXMUX_60101
    );
  register_module_imp_registers_imp_ih_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_ih_3_DYMUX_60092
    );
  register_module_imp_registers_imp_ih_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ih_3_SRINVNOT
    );
  register_module_imp_registers_imp_ih_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ih_3_CLKINVNOT
    );
  register_module_imp_registers_imp_ih_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_not0001_0,
      O => register_module_imp_registers_imp_ih_3_CEINV_60088
    );
  register_module_imp_registers_imp_ih_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_ih_5_DXMUX_60129
    );
  register_module_imp_registers_imp_ih_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_ih_5_DYMUX_60120
    );
  register_module_imp_registers_imp_ih_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ih_5_SRINVNOT
    );
  register_module_imp_registers_imp_ih_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ih_5_CLKINVNOT
    );
  register_module_imp_registers_imp_ih_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_not0001_0,
      O => register_module_imp_registers_imp_ih_5_CEINV_60116
    );
  register_module_imp_registers_imp_regs_6_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_regs_6_9_DXMUX_59845
    );
  register_module_imp_registers_imp_regs_6_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_regs_6_9_DYMUX_59836
    );
  register_module_imp_registers_imp_regs_6_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_6_9_SRINVNOT
    );
  register_module_imp_registers_imp_regs_6_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_6_9_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_6_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_and0000_0,
      O => register_module_imp_registers_imp_regs_6_9_CEINV_59832
    );
  VGA_romAddr_mux0054_5_1559_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1559_60414,
      O => VGA_romAddr_mux0054_5_1559_0
    );
  VGA_romAddr_mux0054_5_1559_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp_11_pack_1,
      O => address_in_to_if_tmp(11)
    );
  register_module_imp_registers_imp_sp_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_sp_1_DXMUX_60533
    );
  register_module_imp_registers_imp_sp_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_sp_1_DYMUX_60524
    );
  register_module_imp_registers_imp_sp_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_sp_1_SRINVNOT
    );
  register_module_imp_registers_imp_sp_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_sp_1_CLKINVNOT
    );
  register_module_imp_registers_imp_sp_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_not0001_0,
      O => register_module_imp_registers_imp_sp_1_CEINV_60520
    );
  register_module_imp_registers_imp_sp_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_sp_5_DXMUX_60613
    );
  register_module_imp_registers_imp_sp_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_sp_5_DYMUX_60604
    );
  register_module_imp_registers_imp_sp_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_sp_5_SRINVNOT
    );
  register_module_imp_registers_imp_sp_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_sp_5_CLKINVNOT
    );
  register_module_imp_registers_imp_sp_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_not0001_0,
      O => register_module_imp_registers_imp_sp_5_CEINV_60600
    );
  register_module_imp_registers_imp_sp_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_sp_7_DXMUX_60641
    );
  register_module_imp_registers_imp_sp_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_sp_7_DYMUX_60632
    );
  register_module_imp_registers_imp_sp_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_sp_7_SRINVNOT
    );
  register_module_imp_registers_imp_sp_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_sp_7_CLKINVNOT
    );
  register_module_imp_registers_imp_sp_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_not0001_0,
      O => register_module_imp_registers_imp_sp_7_CEINV_60628
    );
  VGA_romAddr_mux0054_4_1102_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_1102_60390,
      O => VGA_romAddr_mux0054_4_1102_0
    );
  VGA_romAddr_mux0054_4_1102_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp_10_pack_1,
      O => address_in_to_if_tmp(10)
    );
  register_module_imp_registers_imp_sp_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_sp_9_DXMUX_60669
    );
  register_module_imp_registers_imp_sp_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_sp_9_DYMUX_60660
    );
  register_module_imp_registers_imp_sp_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_sp_9_SRINVNOT
    );
  register_module_imp_registers_imp_sp_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_sp_9_CLKINVNOT
    );
  register_module_imp_registers_imp_sp_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_not0001_0,
      O => register_module_imp_registers_imp_sp_9_CEINV_60656
    );
  register_module_imp_registers_imp_ra_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_ra_1_DXMUX_60249
    );
  register_module_imp_registers_imp_ra_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_ra_1_DYMUX_60240
    );
  register_module_imp_registers_imp_ra_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ra_1_SRINVNOT
    );
  register_module_imp_registers_imp_ra_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ra_1_CLKINVNOT
    );
  register_module_imp_registers_imp_ra_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_not0001_0,
      O => register_module_imp_registers_imp_ra_1_CEINV_60236
    );
  register_module_imp_registers_imp_ra_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_ra_3_DXMUX_60277
    );
  register_module_imp_registers_imp_ra_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_ra_3_DYMUX_60268
    );
  register_module_imp_registers_imp_ra_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ra_3_SRINVNOT
    );
  register_module_imp_registers_imp_ra_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ra_3_CLKINVNOT
    );
  register_module_imp_registers_imp_ra_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_not0001_0,
      O => register_module_imp_registers_imp_ra_3_CEINV_60264
    );
  register_module_imp_registers_imp_sp_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_sp_3_DXMUX_60585
    );
  register_module_imp_registers_imp_sp_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_sp_3_DYMUX_60576
    );
  register_module_imp_registers_imp_sp_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_sp_3_SRINVNOT
    );
  register_module_imp_registers_imp_sp_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_sp_3_CLKINVNOT
    );
  register_module_imp_registers_imp_sp_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_not0001_0,
      O => register_module_imp_registers_imp_sp_3_CEINV_60572
    );
  register_module_imp_controller_imp_reg_write_enable39_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_reg_write_enable39_60202,
      O => register_module_imp_controller_imp_reg_write_enable39_0
    );
  register_module_imp_registers_imp_N41_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N41,
      O => register_module_imp_registers_imp_N41_0
    );
  register_module_imp_registers_imp_N41_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id_1_pack_1,
      O => read_reg_1_from_id(1)
    );
  reg_write_enable_from_id_tmp_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reg_write_enable_from_id_tmp,
      O => reg_write_enable_from_id_tmp_0
    );
  reg_write_enable_from_id_tmp_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_reg_write_enable76_pack_1,
      O => register_module_imp_controller_imp_reg_write_enable76_18674
    );
  VGA_romAddr_mux0054_4_999_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_999_60438,
      O => VGA_romAddr_mux0054_4_999_0
    );
  VGA_romAddr_mux0054_4_999_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => address_in_to_if_tmp_14_pack_1,
      O => address_in_to_if_tmp(14)
    );
  register_module_imp_registers_imp_ra_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_ra_7_DXMUX_60333
    );
  register_module_imp_registers_imp_ra_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_ra_7_DYMUX_60324
    );
  register_module_imp_registers_imp_ra_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ra_7_SRINVNOT
    );
  register_module_imp_registers_imp_ra_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ra_7_CLKINVNOT
    );
  register_module_imp_registers_imp_ra_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_not0001_0,
      O => register_module_imp_registers_imp_ra_7_CEINV_60320
    );
  register_module_imp_registers_imp_ra_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_ra_5_DXMUX_60305
    );
  register_module_imp_registers_imp_ra_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_ra_5_DYMUX_60296
    );
  register_module_imp_registers_imp_ra_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ra_5_SRINVNOT
    );
  register_module_imp_registers_imp_ra_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ra_5_CLKINVNOT
    );
  register_module_imp_registers_imp_ra_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_not0001_0,
      O => register_module_imp_registers_imp_ra_5_CEINV_60292
    );
  register_module_imp_registers_imp_ih_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_ih_9_DXMUX_60185
    );
  register_module_imp_registers_imp_ih_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_ih_9_DYMUX_60176
    );
  register_module_imp_registers_imp_ih_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ih_9_SRINVNOT
    );
  register_module_imp_registers_imp_ih_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ih_9_CLKINVNOT
    );
  register_module_imp_registers_imp_ih_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ih_not0001_0,
      O => register_module_imp_registers_imp_ih_9_CEINV_60172
    );
  register_module_imp_registers_imp_ra_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_ra_9_DXMUX_60361
    );
  register_module_imp_registers_imp_ra_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_ra_9_DYMUX_60352
    );
  register_module_imp_registers_imp_ra_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_ra_9_SRINVNOT
    );
  register_module_imp_registers_imp_ra_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_ra_9_CLKINVNOT
    );
  register_module_imp_registers_imp_ra_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_ra_not0001_0,
      O => register_module_imp_registers_imp_ra_9_CEINV_60348
    );
  register_module_imp_registers_imp_read_data2_11_33_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_11_33_61072,
      O => register_module_imp_registers_imp_read_data2_11_33_0
    );
  register_module_imp_registers_imp_read_data2_11_33_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_10_33_61064,
      O => register_module_imp_registers_imp_read_data2_10_33_0
    );
  IF_ID_regs_imp_pc_out_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_12_FXMUX_61105,
      O => IF_ID_regs_imp_pc_out_12_DXMUX_61106
    );
  IF_ID_regs_imp_pc_out_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_12_FXMUX_61105,
      O => pc_from_if_tmp_12_0
    );
  IF_ID_regs_imp_pc_out_12_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(12),
      O => IF_ID_regs_imp_pc_out_12_FXMUX_61105
    );
  IF_ID_regs_imp_pc_out_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N26_pack_1,
      O => N26
    );
  IF_ID_regs_imp_pc_out_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_12_CLKINV_61088
    );
  IF_ID_regs_imp_pc_out_12_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_12_CEINV_61087
    );
  IF_ID_regs_imp_pc_out_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_13_FXMUX_61144,
      O => IF_ID_regs_imp_pc_out_13_DXMUX_61145
    );
  IF_ID_regs_imp_pc_out_13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_13_FXMUX_61144,
      O => pc_from_if_tmp_13_0
    );
  IF_ID_regs_imp_pc_out_13_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(13),
      O => IF_ID_regs_imp_pc_out_13_FXMUX_61144
    );
  IF_ID_regs_imp_pc_out_13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N24_pack_1,
      O => N24
    );
  IF_ID_regs_imp_pc_out_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_13_CLKINV_61127
    );
  IF_ID_regs_imp_pc_out_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_13_CEINV_61126
    );
  register_module_imp_registers_imp_read_data2_5_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_5_9_60818,
      O => register_module_imp_registers_imp_read_data2_5_9_0
    );
  register_module_imp_registers_imp_read_data2_5_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_5_9_60811,
      O => register_module_imp_registers_imp_read_data1_5_9_0
    );
  register_module_imp_registers_imp_read_data2_4_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_4_9_60770,
      O => register_module_imp_registers_imp_read_data2_4_9_0
    );
  register_module_imp_registers_imp_read_data2_4_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_4_9_60763,
      O => register_module_imp_registers_imp_read_data1_4_9_0
    );
  register_module_imp_registers_imp_read_data2_7_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_7_9_60866,
      O => register_module_imp_registers_imp_read_data2_7_9_0
    );
  register_module_imp_registers_imp_read_data2_7_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_7_9_60859,
      O => register_module_imp_registers_imp_read_data1_7_9_0
    );
  IF_ID_regs_imp_pc_out_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_14_FXMUX_61183,
      O => IF_ID_regs_imp_pc_out_14_DXMUX_61184
    );
  IF_ID_regs_imp_pc_out_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_14_FXMUX_61183,
      O => pc_from_if_tmp_14_0
    );
  IF_ID_regs_imp_pc_out_14_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(14),
      O => IF_ID_regs_imp_pc_out_14_FXMUX_61183
    );
  IF_ID_regs_imp_pc_out_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N22_pack_1,
      O => N22
    );
  IF_ID_regs_imp_pc_out_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_14_CLKINV_61166
    );
  IF_ID_regs_imp_pc_out_14_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_14_CEINV_61165
    );
  register_module_imp_registers_imp_read_data2_2_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_2_9_60722,
      O => register_module_imp_registers_imp_read_data2_2_9_0
    );
  register_module_imp_registers_imp_read_data2_2_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_2_9_60715,
      O => register_module_imp_registers_imp_read_data1_2_9_0
    );
  register_module_imp_registers_imp_read_data2_8_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_8_9_60890,
      O => register_module_imp_registers_imp_read_data2_8_9_0
    );
  register_module_imp_registers_imp_read_data2_8_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_8_9_60883,
      O => register_module_imp_registers_imp_read_data1_8_9_0
    );
  register_module_imp_registers_imp_read_data2_6_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_6_9_60842,
      O => register_module_imp_registers_imp_read_data2_6_9_0
    );
  register_module_imp_registers_imp_read_data2_6_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_6_9_60835,
      O => register_module_imp_registers_imp_read_data1_6_9_0
    );
  N70_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N70,
      O => N70_0
    );
  N70_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_operand2_src_cmp_eq0001_pack_1,
      O => register_module_imp_controller_imp_operand2_src_cmp_eq0001
    );
  IF_ID_regs_imp_instruction_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(3),
      O => IF_ID_regs_imp_instruction_out_3_DXMUX_60913
    );
  IF_ID_regs_imp_instruction_out_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp(2),
      O => IF_ID_regs_imp_instruction_out_3_DYMUX_60904
    );
  IF_ID_regs_imp_instruction_out_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_3_SRINVNOT
    );
  IF_ID_regs_imp_instruction_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_3_CLKINV_60901
    );
  IF_ID_regs_imp_instruction_out_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_3_CEINV_60900
    );
  IF_ID_regs_imp_instruction_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_9_0,
      O => IF_ID_regs_imp_instruction_out_9_DXMUX_60941
    );
  IF_ID_regs_imp_instruction_out_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_from_if_tmp_8_0,
      O => IF_ID_regs_imp_instruction_out_9_DYMUX_60932
    );
  IF_ID_regs_imp_instruction_out_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_9_SRINVNOT
    );
  IF_ID_regs_imp_instruction_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_instruction_out_9_CLKINV_60929
    );
  IF_ID_regs_imp_instruction_out_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_instruction_out_9_CEINV_60928
    );
  IF_ID_regs_imp_pc_out_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_10_FXMUX_61003,
      O => IF_ID_regs_imp_pc_out_10_DXMUX_61004
    );
  IF_ID_regs_imp_pc_out_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_10_FXMUX_61003,
      O => pc_from_if_tmp_10_0
    );
  IF_ID_regs_imp_pc_out_10_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(10),
      O => IF_ID_regs_imp_pc_out_10_FXMUX_61003
    );
  IF_ID_regs_imp_pc_out_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N30_pack_1,
      O => N30
    );
  IF_ID_regs_imp_pc_out_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_10_CLKINV_60986
    );
  IF_ID_regs_imp_pc_out_10_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_10_CEINV_60985
    );
  IF_ID_regs_imp_pc_out_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_11_FXMUX_61042,
      O => IF_ID_regs_imp_pc_out_11_DXMUX_61043
    );
  IF_ID_regs_imp_pc_out_11_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_11_FXMUX_61042,
      O => pc_from_if_tmp_11_0
    );
  IF_ID_regs_imp_pc_out_11_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(11),
      O => IF_ID_regs_imp_pc_out_11_FXMUX_61042
    );
  IF_ID_regs_imp_pc_out_11_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N28_pack_1,
      O => N28
    );
  IF_ID_regs_imp_pc_out_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_11_CLKINV_61025
    );
  IF_ID_regs_imp_pc_out_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_11_CEINV_61024
    );
  register_module_imp_registers_imp_read_data2_3_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_3_9_60746,
      O => register_module_imp_registers_imp_read_data2_3_9_0
    );
  register_module_imp_registers_imp_read_data2_3_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data1_3_9_60739,
      O => register_module_imp_registers_imp_read_data1_3_9_0
    );
  register_module_imp_registers_imp_read_data2_9_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_9_9_60794,
      O => register_module_imp_registers_imp_read_data2_9_9_0
    );
  register_module_imp_registers_imp_read_data2_9_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_0_9_60787,
      O => register_module_imp_registers_imp_read_data2_0_9_0
    );
  IF_ID_regs_imp_pc_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_15_FXMUX_61222,
      O => IF_ID_regs_imp_pc_out_15_DXMUX_61223
    );
  IF_ID_regs_imp_pc_out_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out_15_FXMUX_61222,
      O => pc_from_if_tmp_15_0
    );
  IF_ID_regs_imp_pc_out_15_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => pc_from_if_tmp(15),
      O => IF_ID_regs_imp_pc_out_15_FXMUX_61222
    );
  IF_ID_regs_imp_pc_out_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N20_pack_1,
      O => N20
    );
  IF_ID_regs_imp_pc_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => IF_ID_regs_imp_pc_out_15_CLKINV_61205
    );
  IF_ID_regs_imp_pc_out_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_ClkEn_inv_0,
      O => IF_ID_regs_imp_pc_out_15_CEINV_61204
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(10),
      ADR1 => ID_ALU_regs_imp_operand2_out(10),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(10)
    );
  VGA_hs_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_hst_15723,
      O => VGA_hs_DYMUX_61262
    );
  VGA_hs_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_hs_CLKINV_61259
    );
  bubble_to_id_alu_tmp120_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => bubble_to_id_alu_tmp120_61240,
      O => bubble_to_id_alu_tmp120_0
    );
  N139_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N139,
      O => N139_0
    );
  VGA_N223_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N223,
      O => VGA_N223_0
    );
  VGA_N223_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0021_pack_3,
      O => VGA_romAddr_cmp_le0021
    );
  N1781_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1781,
      O => N1781_0
    );
  N1781_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0000,
      O => VGA_romAddr_cmp_le0000_0
    );
  ALU_imp_tmp_8_111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_8_111_56519,
      O => ALU_imp_tmp_8_111_0
    );
  ALU_imp_tmp_8_111_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_7_111_56511,
      O => ALU_imp_tmp_7_111_0
    );
  VGA_romAddr_cmp_le0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0001,
      O => VGA_romAddr_cmp_le0001_0
    );
  ALU_imp_tmp_8_102_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_8_102_56495,
      O => ALU_imp_tmp_8_102_0
    );
  ALU_imp_tmp_8_102_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_6_122_56487,
      O => ALU_imp_tmp_6_122_0
    );
  N1206_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1206,
      O => N1206_0
    );
  N1206_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0032_pack_1,
      O => VGA_romAddr_cmp_le0032
    );
  N1835_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1835,
      O => N1835_0
    );
  N1835_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0026_pack_1,
      O => VGA_romAddr_cmp_le0026
    );
  register_module_imp_decoder_imp_write_back_reg_1_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_write_back_reg_1_26_56447,
      O => register_module_imp_decoder_imp_write_back_reg_1_26_0
    );
  register_module_imp_decoder_imp_write_back_reg_1_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_mux0001_2_21_56439,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_2_21_0
    );
  N728_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N728,
      O => N728_0
    );
  N728_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_10_131,
      O => ALU_imp_tmp_10_131_0
    );
  N1821_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1821,
      O => N1821_0
    );
  N1821_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0009_pack_1,
      O => VGA_romAddr_cmp_le0009
    );
  VGA_N269_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N269,
      O => VGA_N269_0
    );
  VGA_N269_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0013_pack_3,
      O => VGA_romAddr_cmp_le0013
    );
  N774_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N774,
      O => N774_0
    );
  N774_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0044,
      O => VGA_romAddr_cmp_le0044_0
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_0_33_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_mux0001_0_33_56423,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_0_33_0
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_0_33_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_mux0001_0_19_pack_2,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_0_19_18626
    );
  VGA_romAddr_mux0054_3_1123_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1123_56871,
      O => VGA_romAddr_mux0054_3_1123_0
    );
  VGA_romAddr_mux0054_3_1123_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0037_pack_1,
      O => VGA_romAddr_cmp_le0037
    );
  N1320_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1320,
      O => N1320_0
    );
  N1320_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0008_pack_2,
      O => VGA_romAddr_cmp_le0008
    );
  VGA_N286_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N286,
      O => VGA_N286_0
    );
  VGA_N286_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0042_pack_1,
      O => VGA_romAddr_cmp_le0042
    );
  VGA_N221_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N221,
      O => VGA_N221_0
    );
  VGA_N221_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0005_pack_2,
      O => VGA_romAddr_cmp_le0005
    );
  VGA_romAddr_cmp_le0025_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_cmp_le0025,
      O => VGA_romAddr_cmp_le0025_0
    );
  VGA_romAddr_and0000674_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000674_56895,
      O => VGA_romAddr_and0000674_0
    );
  VGA_romAddr_and0000674_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and000098_56888,
      O => VGA_romAddr_and000098_0
    );
  keyboard_imp_keyboard_drv_obj_clk2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_clk1_16115,
      O => keyboard_imp_keyboard_drv_obj_clk2_DXMUX_56558
    );
  keyboard_imp_keyboard_drv_obj_clk2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ps2clk_INBUF,
      O => keyboard_imp_keyboard_drv_obj_clk2_DYMUX_56553
    );
  keyboard_imp_keyboard_drv_obj_clk2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_clk2_CLKINV_56551
    );
  register_module_imp_decoder_imp_read_reg_1_or000454_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_or000454_56583,
      O => register_module_imp_decoder_imp_read_reg_1_or000454_0
    );
  register_module_imp_decoder_imp_read_reg_1_or000454_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_or000424_56576,
      O => register_module_imp_decoder_imp_read_reg_1_or000424_0
    );
  N1919_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1919,
      O => N1919_0
    );
  N1919_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_mux0001_2_27_56463,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_2_27_0
    );
  register_module_imp_controller_imp_wb_src_cmp_eq0009_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_wb_src_cmp_eq0009,
      O => register_module_imp_controller_imp_wb_src_cmp_eq0009_0
    );
  register_module_imp_controller_imp_wb_src_cmp_eq0009_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_mem_write_cmp_eq0001,
      O => register_module_imp_controller_imp_mem_write_cmp_eq0001_0
    );
  VGA_N49_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N49,
      O => VGA_N49_0
    );
  N975_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N975,
      O => N975_0
    );
  N975_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N51,
      O => VGA_N51_0
    );
  N203_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N203,
      O => N203_0
    );
  N203_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N725,
      O => N725_0
    );
  VGA_N1731_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1731,
      O => VGA_N1731_0
    );
  VGA_N1731_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_mux0001_1_5_57162,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_1_5_0
    );
  N1943_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1943,
      O => N1943_0
    );
  N1943_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1689_pack_1,
      O => N1689
    );
  N230_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N230,
      O => N230_0
    );
  N1933_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1933,
      O => N1933_0
    );
  instruction_fetch_module_imp_is_branch_verified_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_is_branch_verified,
      O => instruction_fetch_module_imp_is_branch_verified_0
    );
  instruction_fetch_module_imp_is_branch_verified_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_is_branch_verified_cmp_eq0000_pack_1,
      O => instruction_fetch_module_imp_is_branch_verified_cmp_eq0000
    );
  instruction_fetch_module_imp_is_branch_verified_cmp_eq000012_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_is_branch_verified_cmp_eq000012_56955,
      O => instruction_fetch_module_imp_is_branch_verified_cmp_eq000012_0
    );
  VGA_N64_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N64,
      O => VGA_N64_0
    );
  VGA_N64_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1541,
      O => VGA_N1541_0
    );
  instruction_fetch_module_imp_is_branch_verified_cmp_eq000025_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_is_branch_verified_cmp_eq000025_56967,
      O => instruction_fetch_module_imp_is_branch_verified_cmp_eq000025_0
    );
  write_back_data_from_alu_tmp_0_78_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_78_56943,
      O => write_back_data_from_alu_tmp_0_78_0
    );
  keyboard_key_value_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_key_value(3),
      O => keyboard_key_value_3_0
    );
  keyboard_key_value_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1745_pack_1,
      O => N1745
    );
  N844_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N844,
      O => N844_0
    );
  N844_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N850,
      O => N850_0
    );
  N812_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N812,
      O => N812_0
    );
  N812_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_pack_1,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu
    );
  keyboard_imp_key_value_3_mux0000161_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_3_mux0000161_57063,
      O => keyboard_imp_key_value_3_mux0000161_0
    );
  keyboard_imp_key_value_3_mux0000161_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1743_pack_1,
      O => N1743
    );
  instruction_fetch_module_imp_is_branch_verified_cmp_eq000062_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_is_branch_verified_cmp_eq000062_56979,
      O => instruction_fetch_module_imp_is_branch_verified_cmp_eq000062_0
    );
  N1825_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1825,
      O => N1825_0
    );
  N1825_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1456,
      O => N1456_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000044_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000044_57279,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000044_0
    );
  instruction_fetch_module_imp_is_branch_verified_cmp_eq000049_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_is_branch_verified_cmp_eq000049_56991,
      O => instruction_fetch_module_imp_is_branch_verified_cmp_eq000049_0
    );
  write_back_data_from_alu_tmp_0_27_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_27_56931,
      O => write_back_data_from_alu_tmp_0_27_0
    );
  VGA_N48_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N48,
      O => VGA_N48_0
    );
  VGA_N48_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1741,
      O => VGA_N1741_0
    );
  ALU_imp_tmp_11_129_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_11_129_56907,
      O => ALU_imp_tmp_11_129_0
    );
  ID_ALU_regs_imp_op_code_out_mux0001_1_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_mux0001_1_7_57219,
      O => ID_ALU_regs_imp_op_code_out_mux0001_1_7_0
    );
  ID_ALU_regs_imp_op_code_out_mux0001_1_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_op_code_cmp_eq0007_pack_1,
      O => register_module_imp_controller_imp_op_code_cmp_eq0007
    );
  N1749_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1749,
      O => N1749_0
    );
  N1749_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_2_mux0000189_57464,
      O => keyboard_imp_key_value_2_mux0000189_0
    );
  register_module_imp_N13_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_N13,
      O => register_module_imp_N13_0
    );
  register_module_imp_N13_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1723_pack_1,
      O => N1723
    );
  N179_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N179,
      O => N179_0
    );
  N179_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1733,
      O => N1733_0
    );
  VGA_romAddr_and0000709_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000709_57661,
      O => VGA_romAddr_and0000709_0
    );
  VGA_romAddr_and0000709_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000684_pack_1,
      O => VGA_romAddr_and0000684_18645
    );
  VGA_romAddr_mux0054_9_22_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_22_57709,
      O => VGA_romAddr_mux0054_9_22_0
    );
  VGA_romAddr_mux0054_9_22_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_10_57702,
      O => VGA_romAddr_mux0054_5_10_0
    );
  VGA_N150_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N150,
      O => VGA_N150_0
    );
  VGA_N150_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_58_57724,
      O => VGA_romAddr_mux0054_4_58_0
    );
  VGA_romAddr_mux0054_5_63_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_63_57745,
      O => VGA_romAddr_mux0054_5_63_0
    );
  N1785_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1785,
      O => N1785_0
    );
  N1785_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_24_57785,
      O => VGA_romAddr_mux0054_8_24_0
    );
  keyboard_imp_stat_FSM_FFd1_In15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_stat_FSM_FFd1_In15_57841,
      O => keyboard_imp_stat_FSM_FFd1_In15_0
    );
  keyboard_key_value_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_key_value(2),
      O => keyboard_key_value_2_0
    );
  keyboard_key_value_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_key_value_2_mux0000191_pack_1,
      O => keyboard_imp_key_value_2_mux0000191_18642
    );
  VGA_romAddr_mux0054_6_71_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_71_57769,
      O => VGA_romAddr_mux0054_6_71_0
    );
  VGA_romAddr_mux0054_6_71_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_6_64_pack_1,
      O => VGA_romAddr_mux0054_6_64_18649
    );
  write_back_data_from_alu_tmp_8_111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_8_111_57495,
      O => write_back_data_from_alu_tmp_8_111_0
    );
  write_back_data_from_alu_tmp_8_111_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1274,
      O => N1274_0
    );
  N602_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N602,
      O => N602_0
    );
  N626_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N626,
      O => N626_0
    );
  N626_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N623,
      O => N623_0
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_1_18_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_mux0001_1_18_57387,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_1_18_0
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_1_18_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_wb_src_and0001_pack_1,
      O => register_module_imp_controller_imp_wb_src_and0001
    );
  VGA_romAddr_mux0054_9_108_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_108_57817,
      O => VGA_romAddr_mux0054_9_108_0
    );
  VGA_romAddr_mux0054_9_108_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_83_pack_1,
      O => VGA_romAddr_mux0054_9_83_18652
    );
  N542_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N542,
      O => N542_0
    );
  N542_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000162_pack_1,
      O => VGA_romAddr_and0000162_17566
    );
  keyboard_imp_lock_key_code_not00014_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_lock_key_code_not00014_57865,
      O => keyboard_imp_lock_key_code_not00014_0
    );
  keyboard_imp_lock_key_code_not00014_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_stat_FSM_FFd1_In44_57858,
      O => keyboard_imp_stat_FSM_FFd1_In44_0
    );
  VGA_romAddr_and0000365_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000365_57637,
      O => VGA_romAddr_and0000365_0
    );
  VGA_romAddr_and0000365_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000258_57630,
      O => VGA_romAddr_and0000258_0
    );
  N838_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N838,
      O => N838_0
    );
  N1487_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1487,
      O => N1487_0
    );
  N1487_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1771,
      O => N1771_0
    );
  VGA_hst_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_hst_mux0001_57523,
      O => VGA_hst_DXMUX_57526
    );
  VGA_hst_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N31_pack_1,
      O => N31
    );
  VGA_hst_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_hst_CLKINV_57509
    );
  write_back_data_from_alu_tmp_0_111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_111_58009,
      O => write_back_data_from_alu_tmp_0_111_0
    );
  VGA_romAddr_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(1),
      O => VGA_romAddr_1_DXMUX_58291
    );
  VGA_romAddr_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(0),
      O => VGA_romAddr_1_DYMUX_58285
    );
  VGA_romAddr_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_romAddr_1_CLKINV_58283
    );
  VGA_romAddr_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000_0,
      O => VGA_romAddr_1_CEINV_58282
    );
  VGA_romAddr_mux0054_4_29_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_29_57937,
      O => VGA_romAddr_mux0054_4_29_0
    );
  VGA_romAddr_mux0054_4_29_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1927_pack_1,
      O => N1927
    );
  ALU_imp_tmp_or00044_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_or00044_57961,
      O => ALU_imp_tmp_or00044_0
    );
  N1421_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1421,
      O => N1421_0
    );
  N1421_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_0_103_58026,
      O => write_back_data_from_alu_tmp_0_103_0
    );
  VGA_romAddr_mux0054_5_1872_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_5_1872_58249,
      O => VGA_romAddr_mux0054_5_1872_0
    );
  VGA_romAddr_mux0054_5_1872_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1099_pack_2,
      O => N1099
    );
  VGA_romAddr_mux0054_8_50_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_50_58273,
      O => VGA_romAddr_mux0054_8_50_0
    );
  VGA_romAddr_mux0054_8_50_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1869_pack_1,
      O => N1869
    );
  N810_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N810,
      O => N810_0
    );
  N810_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N884,
      O => N884_0
    );
  write_back_data_from_alu_tmp_4_111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_4_111_58153,
      O => write_back_data_from_alu_tmp_4_111_0
    );
  ALU_imp_tmp_or00049_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_imp_tmp_or00049_57973,
      O => ALU_imp_tmp_or00049_0
    );
  write_back_data_from_alu_tmp_5_111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_5_111_58141,
      O => write_back_data_from_alu_tmp_5_111_0
    );
  write_back_data_from_alu_tmp_5_111_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_3_111_58133,
      O => write_back_data_from_alu_tmp_3_111_0
    );
  VGA_romAddr_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054(3),
      O => VGA_romAddr_3_DXMUX_58332
    );
  VGA_romAddr_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_y(2),
      O => VGA_romAddr_3_DYMUX_58320
    );
  VGA_romAddr_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_3_1676_SW1_O_pack_1,
      O => VGA_romAddr_mux0054_3_1676_SW1_O
    );
  VGA_romAddr_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_CLK_2_15673,
      O => VGA_romAddr_3_CLKINV_58311
    );
  VGA_romAddr_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_and0000_0,
      O => VGA_romAddr_3_CEINV_58310
    );
  VGA_romAddr_mux0054_4_91_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_4_91_57997,
      O => VGA_romAddr_mux0054_4_91_0
    );
  VGA_romAddr_mux0054_4_91_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1915_pack_1,
      O => N1915
    );
  write_back_data_from_alu_tmp_7_111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_7_111_58093,
      O => write_back_data_from_alu_tmp_7_111_0
    );
  write_back_data_from_alu_tmp_7_111_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_1_111_58085,
      O => write_back_data_from_alu_tmp_1_111_0
    );
  write_back_data_from_alu_tmp_6_111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_6_111_58117,
      O => write_back_data_from_alu_tmp_6_111_0
    );
  write_back_data_from_alu_tmp_6_111_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_2_111_58109,
      O => write_back_data_from_alu_tmp_2_111_0
    );
  N813_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N813,
      O => N813_0
    );
  N813_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N883,
      O => N883_0
    );
  register_module_imp_registers_imp_sp_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_sp_not0001,
      O => register_module_imp_registers_imp_sp_not0001_0
    );
  disp1_6_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N665,
      O => N665_0
    );
  ALU_MEM_regs_imp_write_back_data_out_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_15_FXMUX_58064,
      O => ALU_MEM_regs_imp_write_back_data_out_15_DXMUX_58065
    );
  ALU_MEM_regs_imp_write_back_data_out_15_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_15_FXMUX_58064,
      O => write_back_data_from_alu_tmp_15_0
    );
  ALU_MEM_regs_imp_write_back_data_out_15_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp(15),
      O => ALU_MEM_regs_imp_write_back_data_out_15_FXMUX_58064
    );
  ALU_MEM_regs_imp_write_back_data_out_15_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => write_back_data_from_alu_tmp_15_26_pack_1,
      O => write_back_data_from_alu_tmp_15_26_17412
    );
  ALU_MEM_regs_imp_write_back_data_out_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ALU_MEM_regs_imp_write_back_data_out_15_CLKINV_58049
    );
  VGA_romAddr_mux0054_8_302_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_302_58177,
      O => VGA_romAddr_mux0054_8_302_0
    );
  VGA_romAddr_mux0054_8_302_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1773_pack_1,
      O => N1773
    );
  VGA_bt_mux0000_0_1234_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_bt_mux0000_0_1234_58201,
      O => VGA_bt_mux0000_0_1234_0
    );
  VGA_bt_mux0000_0_1234_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1130,
      O => N1130_0
    );
  ID_ALU_regs_imp_pc_out_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(9),
      O => ID_ALU_regs_imp_pc_out_9_DXMUX_58570
    );
  ID_ALU_regs_imp_pc_out_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(8),
      O => ID_ALU_regs_imp_pc_out_9_DYMUX_58562
    );
  ID_ALU_regs_imp_pc_out_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_pc_out_9_SRINVNOT
    );
  ID_ALU_regs_imp_pc_out_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_pc_out_9_CLKINV_58559
    );
  keyboard_imp_keyboard_drv_obj_count_0_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_0_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_count_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_0_DXMUX_58753,
      CE => keyboard_imp_keyboard_drv_obj_count_0_CEINV_58734,
      CLK => keyboard_imp_keyboard_drv_obj_count_0_CLKINV_58735,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_0_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_count(0)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_36 : X_LUT4
    generic map(
      INIT => X"F2F2"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count_mux0001_0_23,
      ADR1 => keyboard_imp_keyboard_drv_obj_N7,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_mux0001_0_11,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(0)
    );
  keyboard_imp_keyboard_drv_obj_count_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(0),
      O => keyboard_imp_keyboard_drv_obj_count_0_DXMUX_58753
    );
  keyboard_imp_keyboard_drv_obj_count_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001_0_11_pack_1,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001_0_11
    );
  keyboard_imp_keyboard_drv_obj_count_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_0_CLKINV_58735
    );
  keyboard_imp_keyboard_drv_obj_count_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_0_CEINV_58734
    );
  register_module_imp_registers_imp_read_data2_15_53 : X_LUT4
    generic map(
      INIT => X"F080"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR1 => write_back_data_from_alu_tmp_15_0,
      ADR2 => is_hazard_2_to_id_tmp,
      ADR3 => register_module_imp_registers_imp_read_data2_15_41_0,
      O => register_module_imp_registers_imp_read_data2_15_53_58782
    );
  register_module_imp_registers_imp_read_data2_15_53_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_read_data2_15_53_58782,
      O => register_module_imp_registers_imp_read_data2_15_53_0
    );
  register_module_imp_registers_imp_read_data2_15_53_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N815,
      O => N815_0
    );
  VGA_romAddr_mux0054_9_44_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_9_44_58610,
      O => VGA_romAddr_mux0054_9_44_0
    );
  VGA_romAddr_mux0054_9_44_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1867_pack_1,
      O => N1867
    );
  ID_ALU_regs_imp_pc_out_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(3),
      O => ID_ALU_regs_imp_pc_out_3_DXMUX_58498
    );
  ID_ALU_regs_imp_pc_out_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(2),
      O => ID_ALU_regs_imp_pc_out_3_DYMUX_58490
    );
  ID_ALU_regs_imp_pc_out_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_pc_out_3_SRINVNOT
    );
  ID_ALU_regs_imp_pc_out_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_pc_out_3_CLKINV_58487
    );
  ID_ALU_regs_imp_pc_out_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(5),
      O => ID_ALU_regs_imp_pc_out_5_DXMUX_58522
    );
  ID_ALU_regs_imp_pc_out_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(4),
      O => ID_ALU_regs_imp_pc_out_5_DYMUX_58514
    );
  ID_ALU_regs_imp_pc_out_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_pc_out_5_SRINVNOT
    );
  ID_ALU_regs_imp_pc_out_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_pc_out_5_CLKINV_58511
    );
  VGA_romAddr_mux0054_9_44 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => keyboard_imp_key_value_4_mux0000262_16233,
      ADR1 => VGA_romAddr_mux0054_9_22_0,
      ADR2 => keyboard_imp_key_value_4_mux000034_0,
      ADR3 => N1867,
      O => VGA_romAddr_mux0054_9_44_58610
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000055_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000055_58454,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000055_0
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000055_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id_2_pack_1,
      O => read_reg_2_from_id(2)
    );
  VGA_romAddr_mux0054_8_87 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_key_value_4_mux0000262_16233,
      ADR1 => keyboard_imp_key_value_4_mux000034_0,
      ADR2 => keyboard_key_value_0_0,
      ADR3 => N1871,
      O => VGA_romAddr_mux0054_8_87_58682
    );
  VGA_romAddr_mux0054_8_87_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_romAddr_mux0054_8_87_58682,
      O => VGA_romAddr_mux0054_8_87_0
    );
  VGA_romAddr_mux0054_8_87_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1871_pack_1,
      O => N1871
    );
  write_back_data_from_alu_tmp_9_53_SW0 : X_LUT4
    generic map(
      INIT => X"F400"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_9_111_0,
      ADR2 => write_back_data_from_alu_tmp_9_5_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      O => N815
    );
  VGA_romAddr_mux0054_9_83_SW0 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => keyboard_key_value_5_0,
      ADR1 => keyboard_key_value_2_0,
      ADR2 => keyboard_key_value_0_0,
      ADR3 => keyboard_key_value_1_0,
      O => N1873
    );
  N1873_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1873,
      O => N1873_0
    );
  register_module_imp_registers_imp_regs_0_1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_1_DXMUX_58817,
      CE => register_module_imp_registers_imp_regs_0_1_CEINV_58804,
      CLK => register_module_imp_registers_imp_regs_0_1_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_0_1_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_0_1_15890
    );
  register_module_imp_registers_imp_regs_0_1_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_1_FFY_RST
    );
  register_module_imp_registers_imp_regs_0_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_1_DYMUX_58808,
      CE => register_module_imp_registers_imp_regs_0_1_CEINV_58804,
      CLK => register_module_imp_registers_imp_regs_0_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_1_FFY_RST,
      O => register_module_imp_registers_imp_regs_0_0_15835
    );
  register_module_imp_registers_imp_regs_0_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_regs_0_1_DXMUX_58817
    );
  register_module_imp_registers_imp_regs_0_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_regs_0_1_DYMUX_58808
    );
  register_module_imp_registers_imp_regs_0_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_0_1_SRINVNOT
    );
  register_module_imp_registers_imp_regs_0_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_0_1_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_0_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_and0000_0,
      O => register_module_imp_registers_imp_regs_0_1_CEINV_58804
    );
  register_module_imp_controller_imp_reg_write_enable74_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_controller_imp_reg_write_enable74_58382,
      O => register_module_imp_controller_imp_reg_write_enable74_0
    );
  register_module_imp_controller_imp_reg_write_enable74_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_decoder_imp_read_reg_1_0_0_58375,
      O => register_module_imp_decoder_imp_read_reg_1_0_0_0
    );
  ID_ALU_regs_imp_pc_out_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(7),
      O => ID_ALU_regs_imp_pc_out_7_DXMUX_58546
    );
  ID_ALU_regs_imp_pc_out_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(6),
      O => ID_ALU_regs_imp_pc_out_7_DYMUX_58538
    );
  ID_ALU_regs_imp_pc_out_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_pc_out_7_SRINVNOT
    );
  ID_ALU_regs_imp_pc_out_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_pc_out_7_CLKINV_58535
    );
  register_module_imp_registers_imp_N42_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_N42,
      O => register_module_imp_registers_imp_N42_0
    );
  register_module_imp_registers_imp_N42_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_2_from_id_1_pack_1,
      O => read_reg_2_from_id(1)
    );
  N612_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N612,
      O => N612_0
    );
  N612_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => read_reg_1_from_id_2_pack_1,
      O => read_reg_1_from_id(2)
    );
  ID_ALU_regs_imp_pc_out_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(1),
      O => ID_ALU_regs_imp_pc_out_1_DXMUX_58474
    );
  ID_ALU_regs_imp_pc_out_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_pc_out(0),
      O => ID_ALU_regs_imp_pc_out_1_DYMUX_58466
    );
  ID_ALU_regs_imp_pc_out_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_pc_out_1_SRINVNOT
    );
  ID_ALU_regs_imp_pc_out_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => ID_ALU_regs_imp_pc_out_1_CLKINV_58463
    );
  N1925_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1925,
      O => N1925_0
    );
  N1925_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1865_pack_1,
      O => N1865
    );
  VGA_romAddr_mux0054_8_87_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => keyboard_key_value_1_0,
      ADR1 => keyboard_key_value_2_0,
      ADR2 => keyboard_key_value_3_0,
      ADR3 => VCC,
      O => N1871_pack_1
    );
  N1793_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1793,
      O => N1793_0
    );
  VGA_Madd_romAddr_add0005_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_13_16375,
      ADR1 => register_module_imp_registers_imp_regs_0_12_16376,
      ADR2 => register_module_imp_registers_imp_regs_0_14_16384,
      ADR3 => VCC,
      O => VGA_N41
    );
  VGA_Madd_romAddr_add0005_xor_2_111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_12_16376,
      ADR1 => register_module_imp_registers_imp_regs_0_13_16375,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N1641
    );
  VGA_N41_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N41,
      O => VGA_N41_0
    );
  VGA_N41_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1641,
      O => VGA_N1641_0
    );
  VGA_romAddr_mux0054_9_44_SW0 : X_LUT4
    generic map(
      INIT => X"D5D4"
    )
    port map (
      ADR0 => keyboard_key_value_4_0,
      ADR1 => keyboard_key_value_0_0,
      ADR2 => keyboard_key_value_2_0,
      ADR3 => keyboard_key_value_1_0,
      O => N1867_pack_1
    );
  VGA_Madd_romAddr_add0013_xor_2_111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_12_15745,
      ADR1 => register_module_imp_registers_imp_regs_2_13_15744,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N1651
    );
  VGA_N1651_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_N1651,
      O => VGA_N1651_0
    );
  VGA_romAddr_mux0054_9_335_SW0 : X_LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(6),
      ADR1 => IF_ID_regs_imp_instruction_out(5),
      ADR2 => VGA_bt_and0144_15781,
      ADR3 => VGA_bt_and0143_15783,
      O => N1907
    );
  N1907_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1907,
      O => N1907_0
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_10_41 : X_LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_N01,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000,
      ADR3 => keyboard_imp_keyboard_drv_obj_N7,
      O => keyboard_imp_keyboard_drv_obj_N10_pack_2
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_9_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(9),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(9),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(9)
    );
  keyboard_imp_keyboard_drv_obj_count_9_FFX_RSTOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_count_9_FFX_RST
    );
  keyboard_imp_keyboard_drv_obj_count_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_9_DXMUX_58715,
      CE => keyboard_imp_keyboard_drv_obj_count_9_CEINV_58698,
      CLK => keyboard_imp_keyboard_drv_obj_count_9_CLKINV_58699,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_9_FFX_RST,
      O => keyboard_imp_keyboard_drv_obj_count(9)
    );
  keyboard_imp_keyboard_drv_obj_count_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_mux0001(9),
      O => keyboard_imp_keyboard_drv_obj_count_9_DXMUX_58715
    );
  keyboard_imp_keyboard_drv_obj_count_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_N10_pack_2,
      O => keyboard_imp_keyboard_drv_obj_N10
    );
  keyboard_imp_keyboard_drv_obj_count_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_BUFGP,
      O => keyboard_imp_keyboard_drv_obj_count_9_CLKINV_58699
    );
  keyboard_imp_keyboard_drv_obj_count_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_not0002_0,
      O => keyboard_imp_keyboard_drv_obj_count_9_CEINV_58698
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count_mux0001_0_5_0,
      ADR1 => keyboard_imp_keyboard_drv_obj_count_addsub0000(0),
      ADR2 => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001_0_11_pack_1
    );
  register_module_imp_registers_imp_regs_1_1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_1_DXMUX_58899,
      CE => register_module_imp_registers_imp_regs_1_1_CEINV_58886,
      CLK => register_module_imp_registers_imp_regs_1_1_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_1_1_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_1_1_15907
    );
  register_module_imp_registers_imp_regs_1_1_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_1_1_FFY_RST
    );
  register_module_imp_registers_imp_regs_1_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_1_DYMUX_58890,
      CE => register_module_imp_registers_imp_regs_1_1_CEINV_58886,
      CLK => register_module_imp_registers_imp_regs_1_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_1_1_FFY_RST,
      O => register_module_imp_registers_imp_regs_1_0_15909
    );
  register_module_imp_registers_imp_regs_1_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_regs_1_1_DXMUX_58899
    );
  register_module_imp_registers_imp_regs_1_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_regs_1_1_DYMUX_58890
    );
  register_module_imp_registers_imp_regs_1_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_1_1_SRINVNOT
    );
  register_module_imp_registers_imp_regs_1_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_1_1_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_1_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_and0000_0,
      O => register_module_imp_registers_imp_regs_1_1_CEINV_58886
    );
  register_module_imp_registers_imp_regs_0_9_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_9_FFX_RST
    );
  register_module_imp_registers_imp_regs_0_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_9_DXMUX_58982,
      CE => register_module_imp_registers_imp_regs_0_9_CEINV_58969,
      CLK => register_module_imp_registers_imp_regs_0_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_9_FFX_RST,
      O => register_module_imp_registers_imp_regs_0_9_17107
    );
  register_module_imp_registers_imp_regs_0_9_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_9_FFY_RST
    );
  register_module_imp_registers_imp_regs_0_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_9_DYMUX_58973,
      CE => register_module_imp_registers_imp_regs_0_9_CEINV_58969,
      CLK => register_module_imp_registers_imp_regs_0_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_9_FFY_RST,
      O => register_module_imp_registers_imp_regs_0_8_17099
    );
  register_module_imp_registers_imp_regs_0_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_regs_0_9_DXMUX_58982
    );
  register_module_imp_registers_imp_regs_0_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_regs_0_9_DYMUX_58973
    );
  register_module_imp_registers_imp_regs_0_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_0_9_SRINVNOT
    );
  register_module_imp_registers_imp_regs_0_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_0_9_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_0_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_and0000_0,
      O => register_module_imp_registers_imp_regs_0_9_CEINV_58969
    );
  register_module_imp_registers_imp_regs_1_7_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_1_7_FFY_RST
    );
  register_module_imp_registers_imp_regs_1_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_7_DYMUX_59054,
      CE => register_module_imp_registers_imp_regs_1_7_CEINV_59050,
      CLK => register_module_imp_registers_imp_regs_1_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_1_7_FFY_RST,
      O => register_module_imp_registers_imp_regs_1_6_15871
    );
  register_module_imp_registers_imp_regs_1_7_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_1_7_FFX_RST
    );
  register_module_imp_registers_imp_regs_1_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_7_DXMUX_59063,
      CE => register_module_imp_registers_imp_regs_1_7_CEINV_59050,
      CLK => register_module_imp_registers_imp_regs_1_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_1_7_FFX_RST,
      O => register_module_imp_registers_imp_regs_1_7_15874
    );
  register_module_imp_registers_imp_regs_1_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_regs_1_7_DXMUX_59063
    );
  register_module_imp_registers_imp_regs_1_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_regs_1_7_DYMUX_59054
    );
  register_module_imp_registers_imp_regs_1_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_1_7_SRINVNOT
    );
  register_module_imp_registers_imp_regs_1_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_1_7_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_1_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_and0000_0,
      O => register_module_imp_registers_imp_regs_1_7_CEINV_59050
    );
  register_module_imp_registers_imp_regs_3_3_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_3_FFY_RST
    );
  register_module_imp_registers_imp_regs_3_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_3_DYMUX_59220,
      CE => register_module_imp_registers_imp_regs_3_3_CEINV_59216,
      CLK => register_module_imp_registers_imp_regs_3_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_3_FFY_RST,
      O => register_module_imp_registers_imp_regs_3_2_15902
    );
  register_module_imp_registers_imp_regs_3_3_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_3_FFX_RST
    );
  register_module_imp_registers_imp_regs_3_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_3_DXMUX_59229,
      CE => register_module_imp_registers_imp_regs_3_3_CEINV_59216,
      CLK => register_module_imp_registers_imp_regs_3_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_3_FFX_RST,
      O => register_module_imp_registers_imp_regs_3_3_15900
    );
  register_module_imp_registers_imp_regs_3_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_regs_3_3_DXMUX_59229
    );
  register_module_imp_registers_imp_regs_3_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_regs_3_3_DYMUX_59220
    );
  register_module_imp_registers_imp_regs_3_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_3_3_SRINVNOT
    );
  register_module_imp_registers_imp_regs_3_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_3_3_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_3_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_and0000_0,
      O => register_module_imp_registers_imp_regs_3_3_CEINV_59216
    );
  register_module_imp_registers_imp_regs_2_7_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_7_FFY_RST
    );
  register_module_imp_registers_imp_regs_2_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_7_DYMUX_59192,
      CE => register_module_imp_registers_imp_regs_2_7_CEINV_59188,
      CLK => register_module_imp_registers_imp_regs_2_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_7_FFY_RST,
      O => register_module_imp_registers_imp_regs_2_6_15810
    );
  register_module_imp_registers_imp_regs_2_7_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_7_FFX_RST
    );
  register_module_imp_registers_imp_regs_2_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_7_DXMUX_59201,
      CE => register_module_imp_registers_imp_regs_2_7_CEINV_59188,
      CLK => register_module_imp_registers_imp_regs_2_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_7_FFX_RST,
      O => register_module_imp_registers_imp_regs_2_7_15813
    );
  register_module_imp_registers_imp_regs_2_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_regs_2_7_DXMUX_59201
    );
  register_module_imp_registers_imp_regs_2_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_regs_2_7_DYMUX_59192
    );
  register_module_imp_registers_imp_regs_2_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_2_7_SRINVNOT
    );
  register_module_imp_registers_imp_regs_2_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_2_7_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_2_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_and0000_0,
      O => register_module_imp_registers_imp_regs_2_7_CEINV_59188
    );
  register_module_imp_registers_imp_regs_4_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_regs_4_1_DXMUX_59285
    );
  register_module_imp_registers_imp_regs_4_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_regs_4_1_DYMUX_59276
    );
  register_module_imp_registers_imp_regs_4_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_4_1_SRINVNOT
    );
  register_module_imp_registers_imp_regs_4_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_4_1_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_4_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_and0000_0,
      O => register_module_imp_registers_imp_regs_4_1_CEINV_59272
    );
  register_module_imp_registers_imp_regs_2_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_1_DYMUX_59028,
      CE => register_module_imp_registers_imp_regs_2_1_CEINV_59024,
      CLK => register_module_imp_registers_imp_regs_2_1_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_2_1_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_2_0_15868
    );
  register_module_imp_registers_imp_regs_2_1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_1_DXMUX_59036,
      CE => register_module_imp_registers_imp_regs_2_1_CEINV_59024,
      CLK => register_module_imp_registers_imp_regs_2_1_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_2_1_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_2_1_15866
    );
  register_module_imp_registers_imp_regs_2_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_regs_2_1_DXMUX_59036
    );
  register_module_imp_registers_imp_regs_2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_regs_2_1_DYMUX_59028
    );
  register_module_imp_registers_imp_regs_2_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_2_1_SRINVNOT
    );
  register_module_imp_registers_imp_regs_2_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_2_1_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_2_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_and0000_0,
      O => register_module_imp_registers_imp_regs_2_1_CEINV_59024
    );
  register_module_imp_registers_imp_regs_1_5_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_1_5_FFX_RST
    );
  register_module_imp_registers_imp_regs_1_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_5_DXMUX_59009,
      CE => register_module_imp_registers_imp_regs_1_5_CEINV_58997,
      CLK => register_module_imp_registers_imp_regs_1_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_1_5_FFX_RST,
      O => register_module_imp_registers_imp_regs_1_5_15872
    );
  register_module_imp_registers_imp_regs_1_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_5_DYMUX_59001,
      CE => register_module_imp_registers_imp_regs_1_5_CEINV_58997,
      CLK => register_module_imp_registers_imp_regs_1_5_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_1_5_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_1_4_15873
    );
  register_module_imp_registers_imp_regs_1_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_regs_1_5_DXMUX_59009
    );
  register_module_imp_registers_imp_regs_1_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_regs_1_5_DYMUX_59001
    );
  register_module_imp_registers_imp_regs_1_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_1_5_SRINVNOT
    );
  register_module_imp_registers_imp_regs_1_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_1_5_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_1_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_and0000_0,
      O => register_module_imp_registers_imp_regs_1_5_CEINV_58997
    );
  register_module_imp_registers_imp_regs_3_1_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_1_FFY_RST
    );
  register_module_imp_registers_imp_regs_3_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_1_DYMUX_59164,
      CE => register_module_imp_registers_imp_regs_3_1_CEINV_59160,
      CLK => register_module_imp_registers_imp_regs_3_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_1_FFY_RST,
      O => register_module_imp_registers_imp_regs_3_0_15903
    );
  register_module_imp_registers_imp_regs_3_1_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_1_FFX_RST
    );
  register_module_imp_registers_imp_regs_3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_1_DXMUX_59173,
      CE => register_module_imp_registers_imp_regs_3_1_CEINV_59160,
      CLK => register_module_imp_registers_imp_regs_3_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_1_FFX_RST,
      O => register_module_imp_registers_imp_regs_3_1_15901
    );
  register_module_imp_registers_imp_regs_3_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_regs_3_1_DXMUX_59173
    );
  register_module_imp_registers_imp_regs_3_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_regs_3_1_DYMUX_59164
    );
  register_module_imp_registers_imp_regs_3_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_3_1_SRINVNOT
    );
  register_module_imp_registers_imp_regs_3_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_3_1_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_3_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_and0000_0,
      O => register_module_imp_registers_imp_regs_3_1_CEINV_59160
    );
  register_module_imp_registers_imp_regs_2_9_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_9_FFY_RST
    );
  register_module_imp_registers_imp_regs_2_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_9_DYMUX_59248,
      CE => register_module_imp_registers_imp_regs_2_9_CEINV_59244,
      CLK => register_module_imp_registers_imp_regs_2_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_9_FFY_RST,
      O => register_module_imp_registers_imp_regs_2_8_15800
    );
  register_module_imp_registers_imp_regs_2_9_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_9_FFX_RST
    );
  register_module_imp_registers_imp_regs_2_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_9_DXMUX_59257,
      CE => register_module_imp_registers_imp_regs_2_9_CEINV_59244,
      CLK => register_module_imp_registers_imp_regs_2_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_9_FFX_RST,
      O => register_module_imp_registers_imp_regs_2_9_15801
    );
  register_module_imp_registers_imp_regs_2_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_regs_2_9_DXMUX_59257
    );
  register_module_imp_registers_imp_regs_2_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_regs_2_9_DYMUX_59248
    );
  register_module_imp_registers_imp_regs_2_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_2_9_SRINVNOT
    );
  register_module_imp_registers_imp_regs_2_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_2_9_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_2_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_and0000_0,
      O => register_module_imp_registers_imp_regs_2_9_CEINV_59244
    );
  register_module_imp_registers_imp_regs_0_3_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_3_FFX_RST
    );
  register_module_imp_registers_imp_regs_0_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_3_DXMUX_58844,
      CE => register_module_imp_registers_imp_regs_0_3_CEINV_58831,
      CLK => register_module_imp_registers_imp_regs_0_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_3_FFX_RST,
      O => register_module_imp_registers_imp_regs_0_3_15891
    );
  register_module_imp_registers_imp_regs_0_3_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_3_FFY_RST
    );
  register_module_imp_registers_imp_regs_0_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_3_DYMUX_58835,
      CE => register_module_imp_registers_imp_regs_0_3_CEINV_58831,
      CLK => register_module_imp_registers_imp_regs_0_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_3_FFY_RST,
      O => register_module_imp_registers_imp_regs_0_2_15889
    );
  register_module_imp_registers_imp_regs_0_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_regs_0_3_DXMUX_58844
    );
  register_module_imp_registers_imp_regs_0_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_regs_0_3_DYMUX_58835
    );
  register_module_imp_registers_imp_regs_0_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_0_3_SRINVNOT
    );
  register_module_imp_registers_imp_regs_0_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_0_3_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_0_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_and0000_0,
      O => register_module_imp_registers_imp_regs_0_3_CEINV_58831
    );
  register_module_imp_registers_imp_regs_5_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(1),
      O => register_module_imp_registers_imp_regs_5_1_DXMUX_59397
    );
  register_module_imp_registers_imp_regs_5_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(0),
      O => register_module_imp_registers_imp_regs_5_1_DYMUX_59388
    );
  register_module_imp_registers_imp_regs_5_1_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_5_1_SRINVNOT
    );
  register_module_imp_registers_imp_regs_5_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_5_1_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_5_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_and0000_0,
      O => register_module_imp_registers_imp_regs_5_1_CEINV_59384
    );
  register_module_imp_registers_imp_regs_1_3_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_1_3_FFX_RST
    );
  register_module_imp_registers_imp_regs_1_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_3_DXMUX_58954,
      CE => register_module_imp_registers_imp_regs_1_3_CEINV_58941,
      CLK => register_module_imp_registers_imp_regs_1_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_1_3_FFX_RST,
      O => register_module_imp_registers_imp_regs_1_3_15908
    );
  register_module_imp_registers_imp_regs_1_3_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_1_3_FFY_RST
    );
  register_module_imp_registers_imp_regs_1_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_3_DYMUX_58945,
      CE => register_module_imp_registers_imp_regs_1_3_CEINV_58941,
      CLK => register_module_imp_registers_imp_regs_1_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_1_3_FFY_RST,
      O => register_module_imp_registers_imp_regs_1_2_15910
    );
  register_module_imp_registers_imp_regs_1_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_regs_1_3_DXMUX_58954
    );
  register_module_imp_registers_imp_regs_1_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_regs_1_3_DYMUX_58945
    );
  register_module_imp_registers_imp_regs_1_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_1_3_SRINVNOT
    );
  register_module_imp_registers_imp_regs_1_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_1_3_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_1_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_and0000_0,
      O => register_module_imp_registers_imp_regs_1_3_CEINV_58941
    );
  register_module_imp_registers_imp_regs_2_5_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_5_FFY_RST
    );
  register_module_imp_registers_imp_regs_2_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_5_DYMUX_59136,
      CE => register_module_imp_registers_imp_regs_2_5_CEINV_59132,
      CLK => register_module_imp_registers_imp_regs_2_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_5_FFY_RST,
      O => register_module_imp_registers_imp_regs_2_4_15812
    );
  register_module_imp_registers_imp_regs_2_5_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_5_FFX_RST
    );
  register_module_imp_registers_imp_regs_2_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_5_DXMUX_59145,
      CE => register_module_imp_registers_imp_regs_2_5_CEINV_59132,
      CLK => register_module_imp_registers_imp_regs_2_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_5_FFX_RST,
      O => register_module_imp_registers_imp_regs_2_5_15811
    );
  register_module_imp_registers_imp_regs_2_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_regs_2_5_DXMUX_59145
    );
  register_module_imp_registers_imp_regs_2_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_regs_2_5_DYMUX_59136
    );
  register_module_imp_registers_imp_regs_2_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_2_5_SRINVNOT
    );
  register_module_imp_registers_imp_regs_2_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_2_5_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_2_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_and0000_0,
      O => register_module_imp_registers_imp_regs_2_5_CEINV_59132
    );
  register_module_imp_registers_imp_regs_4_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_regs_4_3_DXMUX_59341
    );
  register_module_imp_registers_imp_regs_4_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_regs_4_3_DYMUX_59332
    );
  register_module_imp_registers_imp_regs_4_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_4_3_SRINVNOT
    );
  register_module_imp_registers_imp_regs_4_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_4_3_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_4_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_and0000_0,
      O => register_module_imp_registers_imp_regs_4_3_CEINV_59328
    );
  register_module_imp_registers_imp_regs_3_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_regs_3_7_DXMUX_59369
    );
  register_module_imp_registers_imp_regs_3_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_regs_3_7_DYMUX_59360
    );
  register_module_imp_registers_imp_regs_3_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_3_7_SRINVNOT
    );
  register_module_imp_registers_imp_regs_3_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_3_7_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_3_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_and0000_0,
      O => register_module_imp_registers_imp_regs_3_7_CEINV_59356
    );
  register_module_imp_registers_imp_regs_4_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_regs_4_5_DXMUX_59425
    );
  register_module_imp_registers_imp_regs_4_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_regs_4_5_DYMUX_59416
    );
  register_module_imp_registers_imp_regs_4_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_4_5_SRINVNOT
    );
  register_module_imp_registers_imp_regs_4_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_4_5_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_4_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_and0000_0,
      O => register_module_imp_registers_imp_regs_4_5_CEINV_59412
    );
  register_module_imp_registers_imp_regs_0_5_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_5_FFX_RST
    );
  register_module_imp_registers_imp_regs_0_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_5_DXMUX_58871,
      CE => register_module_imp_registers_imp_regs_0_5_CEINV_58859,
      CLK => register_module_imp_registers_imp_regs_0_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_5_FFX_RST,
      O => register_module_imp_registers_imp_regs_0_5_15844
    );
  register_module_imp_registers_imp_regs_0_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_5_DYMUX_58863,
      CE => register_module_imp_registers_imp_regs_0_5_CEINV_58859,
      CLK => register_module_imp_registers_imp_regs_0_5_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_0_5_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_0_4_15845
    );
  register_module_imp_registers_imp_regs_0_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_regs_0_5_DXMUX_58871
    );
  register_module_imp_registers_imp_regs_0_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_regs_0_5_DYMUX_58863
    );
  register_module_imp_registers_imp_regs_0_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_0_5_SRINVNOT
    );
  register_module_imp_registers_imp_regs_0_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_0_5_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_0_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_and0000_0,
      O => register_module_imp_registers_imp_regs_0_5_CEINV_58859
    );
  register_module_imp_registers_imp_regs_3_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_regs_3_5_DXMUX_59313
    );
  register_module_imp_registers_imp_regs_3_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_regs_3_5_DYMUX_59304
    );
  register_module_imp_registers_imp_regs_3_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_3_5_SRINVNOT
    );
  register_module_imp_registers_imp_regs_3_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_3_5_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_3_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_and0000_0,
      O => register_module_imp_registers_imp_regs_3_5_CEINV_59300
    );
  register_module_imp_registers_imp_regs_0_7_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_7_FFX_RST
    );
  register_module_imp_registers_imp_regs_0_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_7_DXMUX_58926,
      CE => register_module_imp_registers_imp_regs_0_7_CEINV_58913,
      CLK => register_module_imp_registers_imp_regs_0_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_7_FFX_RST,
      O => register_module_imp_registers_imp_regs_0_7_15846
    );
  register_module_imp_registers_imp_regs_0_7_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_7_FFY_RST
    );
  register_module_imp_registers_imp_regs_0_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_7_DYMUX_58917,
      CE => register_module_imp_registers_imp_regs_0_7_CEINV_58913,
      CLK => register_module_imp_registers_imp_regs_0_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_7_FFY_RST,
      O => register_module_imp_registers_imp_regs_0_6_15843
    );
  register_module_imp_registers_imp_regs_0_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_regs_0_7_DXMUX_58926
    );
  register_module_imp_registers_imp_regs_0_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_regs_0_7_DYMUX_58917
    );
  register_module_imp_registers_imp_regs_0_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_0_7_SRINVNOT
    );
  register_module_imp_registers_imp_regs_0_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_0_7_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_0_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_and0000_0,
      O => register_module_imp_registers_imp_regs_0_7_CEINV_58913
    );
  register_module_imp_registers_imp_regs_2_2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_3_DYMUX_59082,
      CE => register_module_imp_registers_imp_regs_2_3_CEINV_59078,
      CLK => register_module_imp_registers_imp_regs_2_3_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_2_3_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_2_2_15869
    );
  register_module_imp_registers_imp_regs_2_3_FFX_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_3_FFX_RST
    );
  register_module_imp_registers_imp_regs_2_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_3_DXMUX_59090,
      CE => register_module_imp_registers_imp_regs_2_3_CEINV_59078,
      CLK => register_module_imp_registers_imp_regs_2_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_3_FFX_RST,
      O => register_module_imp_registers_imp_regs_2_3_15867
    );
  register_module_imp_registers_imp_regs_2_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_regs_2_3_DXMUX_59090
    );
  register_module_imp_registers_imp_regs_2_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_regs_2_3_DYMUX_59082
    );
  register_module_imp_registers_imp_regs_2_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_2_3_SRINVNOT
    );
  register_module_imp_registers_imp_regs_2_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_2_3_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_2_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_and0000_0,
      O => register_module_imp_registers_imp_regs_2_3_CEINV_59078
    );
  register_module_imp_registers_imp_regs_1_9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_9_DXMUX_59118,
      CE => register_module_imp_registers_imp_regs_1_9_CEINV_59105,
      CLK => register_module_imp_registers_imp_regs_1_9_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_1_9_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_1_9_15857
    );
  register_module_imp_registers_imp_regs_1_9_FFY_RSTOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_1_9_FFY_RST
    );
  register_module_imp_registers_imp_regs_1_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_9_DYMUX_59109,
      CE => register_module_imp_registers_imp_regs_1_9_CEINV_59105,
      CLK => register_module_imp_registers_imp_regs_1_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_1_9_FFY_RST,
      O => register_module_imp_registers_imp_regs_1_8_15859
    );
  register_module_imp_registers_imp_regs_1_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_regs_1_9_DXMUX_59118
    );
  register_module_imp_registers_imp_regs_1_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_regs_1_9_DYMUX_59109
    );
  register_module_imp_registers_imp_regs_1_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_1_9_SRINVNOT
    );
  register_module_imp_registers_imp_regs_1_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_1_9_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_1_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_and0000_0,
      O => register_module_imp_registers_imp_regs_1_9_CEINV_59105
    );
  register_module_imp_registers_imp_regs_4_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_1_DYMUX_59276,
      CE => register_module_imp_registers_imp_regs_4_1_CEINV_59272,
      CLK => register_module_imp_registers_imp_regs_4_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_0_17216
    );
  register_module_imp_registers_imp_regs_4_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(7),
      O => register_module_imp_registers_imp_regs_4_7_DXMUX_59509
    );
  register_module_imp_registers_imp_regs_4_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(6),
      O => register_module_imp_registers_imp_regs_4_7_DYMUX_59500
    );
  register_module_imp_registers_imp_regs_4_7_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_4_7_SRINVNOT
    );
  register_module_imp_registers_imp_regs_4_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_4_7_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_4_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_and0000_0,
      O => register_module_imp_registers_imp_regs_4_7_CEINV_59496
    );
  register_module_imp_registers_imp_regs_5_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(5),
      O => register_module_imp_registers_imp_regs_5_5_DXMUX_59537
    );
  register_module_imp_registers_imp_regs_5_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(4),
      O => register_module_imp_registers_imp_regs_5_5_DYMUX_59528
    );
  register_module_imp_registers_imp_regs_5_5_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_5_5_SRINVNOT
    );
  register_module_imp_registers_imp_regs_5_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_5_5_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_5_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_and0000_0,
      O => register_module_imp_registers_imp_regs_5_5_CEINV_59524
    );
  register_module_imp_registers_imp_regs_4_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_regs_4_9_DXMUX_59565
    );
  register_module_imp_registers_imp_regs_4_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_regs_4_9_DYMUX_59556
    );
  register_module_imp_registers_imp_regs_4_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_4_9_SRINVNOT
    );
  register_module_imp_registers_imp_regs_4_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_4_9_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_4_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_and0000_0,
      O => register_module_imp_registers_imp_regs_4_9_CEINV_59552
    );
  register_module_imp_registers_imp_regs_5_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(3),
      O => register_module_imp_registers_imp_regs_5_3_DXMUX_59481
    );
  register_module_imp_registers_imp_regs_5_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(2),
      O => register_module_imp_registers_imp_regs_5_3_DYMUX_59472
    );
  register_module_imp_registers_imp_regs_5_3_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_5_3_SRINVNOT
    );
  register_module_imp_registers_imp_regs_5_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_5_3_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_5_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_and0000_0,
      O => register_module_imp_registers_imp_regs_5_3_CEINV_59468
    );
  register_module_imp_registers_imp_regs_3_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(9),
      O => register_module_imp_registers_imp_regs_3_9_DXMUX_59453
    );
  register_module_imp_registers_imp_regs_3_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out(8),
      O => register_module_imp_registers_imp_regs_3_9_DYMUX_59444
    );
  register_module_imp_registers_imp_regs_3_9_SRINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => register_module_imp_registers_imp_regs_3_9_SRINVNOT
    );
  register_module_imp_registers_imp_regs_3_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => register_module_imp_registers_imp_regs_3_9_CLKINVNOT
    );
  register_module_imp_registers_imp_regs_3_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_and0000_0,
      O => register_module_imp_registers_imp_regs_3_9_CEINV_59440
    );
  instruction_fetch_module_imp_u_InstOut_8_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N339,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp(8)
    );
  IF_ID_regs_imp_instruction_out_8_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_8_1_DXMUX_20979,
      CE => IF_ID_regs_imp_instruction_out_8_1_CEINV_20959,
      CLK => IF_ID_regs_imp_instruction_out_8_1_CLKINV_20960,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_8_1_FFX_RSTAND_20985,
      O => IF_ID_regs_imp_instruction_out_8_1_16112
    );
  IF_ID_regs_imp_instruction_out_8_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_8_1_FFX_RSTAND_20985
    );
  VGA_romAddr_mux0054_4_743 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_5_15844,
      ADR1 => register_module_imp_registers_imp_regs_0_7_15846,
      ADR2 => register_module_imp_registers_imp_regs_0_4_15845,
      ADR3 => register_module_imp_registers_imp_regs_0_6_15843,
      O => VGA_romAddr_mux0054_4_743_19459
    );
  VGA_romAddr_mux0054_7_860 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0147,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_7_860_19514
    );
  VGA_romAddr_mux0054_5_1072 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_6_15843,
      ADR1 => register_module_imp_registers_imp_regs_0_5_15844,
      ADR2 => register_module_imp_registers_imp_regs_0_4_15845,
      ADR3 => register_module_imp_registers_imp_regs_0_7_15846,
      O => VGA_romAddr_mux0054_5_1072_19466
    );
  VGA_romAddr_mux0054_5_351 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0008,
      ADR1 => VGA_y(4),
      ADR2 => VGA_N278,
      ADR3 => VGA_bt_and01431,
      O => VGA_N316
    );
  VGA_romAddr_mux0054_8_160 : X_LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_romAddr_add0001(8),
      ADR2 => VGA_romAddr_add0001(9),
      ADR3 => VGA_y(7),
      O => VGA_romAddr_mux0054_8_160_19406
    );
  VGA_romAddr_mux0054_4_664 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_9_15857,
      ADR1 => register_module_imp_registers_imp_regs_1_11_15856,
      ADR2 => register_module_imp_registers_imp_regs_1_8_15859,
      ADR3 => register_module_imp_registers_imp_regs_1_10_15858,
      O => VGA_romAddr_mux0054_4_664_19531
    );
  VGA_romAddr_mux0054_4_1767_SW11 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_714,
      ADR1 => N1503_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VCC,
      O => N618
    );
  VGA_romAddr_mux0054_5_511 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0001_0,
      ADR1 => VGA_y(4),
      ADR2 => VGA_N278,
      ADR3 => VGA_bt_and0142_0,
      O => VGA_N285
    );
  VGA_bt_mux0000_0_191 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VCC,
      O => VGA_N317
    );
  VGA_romAddr_mux0054_4_935 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_932_0,
      ADR1 => VGA_N278,
      ADR2 => VGA_y(4),
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_4_935_19490
    );
  VGA_romAddr_mux0054_5_318 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => VGA_N400,
      ADR3 => VGA_bt_and0142_0,
      O => VGA_romAddr_mux0054_4_203
    );
  VGA_romAddr_and00001131_SW0 : X_LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      ADR0 => VGA_y(3),
      ADR1 => VGA_y(8),
      ADR2 => VGA_y(7),
      ADR3 => VGA_y(6),
      O => N1417
    );
  VGA_romAddr_mux0054_4_390 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_romAddr_mux0054_4_389_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_4_390_19350
    );
  VGA_romAddr_mux0054_5_151 : X_LUT4
    generic map(
      INIT => X"DF00"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => VGA_N400,
      ADR3 => VGA_N278,
      O => VGA_N300
    );
  VGA_romAddr_mux0054_3_960 : X_LUT4
    generic map(
      INIT => X"0082"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => register_module_imp_registers_imp_regs_0_0_15835,
      ADR2 => VGA_romAddr_cmp_le0024_0,
      ADR3 => VGA_N02_0,
      O => VGA_romAddr_mux0054_3_960_19422
    );
  VGA_romAddr_mux0054_5_149 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_5_126_0,
      ADR1 => VGA_romAddr_mux0054_5_148_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_5_149_19442
    );
  VGA_romAddr_mux0054_4_932 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_1_15890,
      ADR1 => register_module_imp_registers_imp_regs_0_3_15891,
      ADR2 => register_module_imp_registers_imp_regs_0_0_15835,
      ADR3 => register_module_imp_registers_imp_regs_0_2_15889,
      O => VGA_romAddr_mux0054_4_932_19651
    );
  VGA_romAddr_mux0054_5_1768 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_N251_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_5_1768_19706
    );
  VGA_romAddr_mux0054_4_851 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(1),
      ADR1 => IF_ID_regs_imp_instruction_out(3),
      ADR2 => IF_ID_regs_imp_instruction_out(0),
      ADR3 => IF_ID_regs_imp_instruction_out(2),
      O => VGA_romAddr_mux0054_4_851_19603
    );
  VGA_romAddr_mux0054_3_987 : X_LUT4
    generic map(
      INIT => X"D200"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(12),
      ADR2 => VGA_romAddr_cmp_le0033_0,
      ADR3 => VGA_bt_and0149_0,
      O => VGA_romAddr_mux0054_3_987_19625
    );
  VGA_romAddr_mux0054_4_681 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_5_15872,
      ADR1 => register_module_imp_registers_imp_regs_1_7_15874,
      ADR2 => register_module_imp_registers_imp_regs_1_4_15873,
      ADR3 => register_module_imp_registers_imp_regs_1_6_15871,
      O => VGA_romAddr_mux0054_4_681_19579
    );
  VGA_romAddr_mux0054_4_820 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_romAddr_mux0054_4_782_0,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VGA_romAddr_mux0054_4_809_15865,
      O => VGA_romAddr_mux0054_4_820_19562
    );
  register_module_imp_decoder_imp_write_back_reg_1_229 : X_LUT4
    generic map(
      INIT => X"AFDC"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(1),
      ADR1 => IF_ID_regs_imp_instruction_out(0),
      ADR2 => IF_ID_regs_imp_instruction_out(3),
      ADR3 => IF_ID_regs_imp_instruction_out(2),
      O => register_module_imp_decoder_imp_write_back_reg_1_229_19610
    );
  VGA_romAddr_mux0054_5_293 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_2_15869,
      ADR1 => register_module_imp_registers_imp_regs_2_1_15866,
      ADR2 => register_module_imp_registers_imp_regs_2_0_15868,
      ADR3 => register_module_imp_registers_imp_regs_2_3_15867,
      O => VGA_romAddr_mux0054_5_293_19674
    );
  VGA_romAddr_mux0054_4_809 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_1_15866,
      ADR1 => register_module_imp_registers_imp_regs_2_3_15867,
      ADR2 => register_module_imp_registers_imp_regs_2_0_15868,
      ADR3 => register_module_imp_registers_imp_regs_2_2_15869,
      O => VGA_romAddr_mux0054_4_809_pack_1
    );
  VGA_romAddr_mux0054_4_3111 : X_LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_11_15856,
      ADR1 => register_module_imp_registers_imp_regs_1_9_15857,
      ADR2 => register_module_imp_registers_imp_regs_1_10_15858,
      ADR3 => register_module_imp_registers_imp_regs_1_8_15859,
      O => VGA_N841
    );
  structural_hazard_detector_imp_ram2_in_address_12_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(12)
    );
  VGA_romAddr_mux0054_6_534 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_3_15867,
      ADR1 => register_module_imp_registers_imp_regs_2_1_15866,
      ADR2 => register_module_imp_registers_imp_regs_2_2_15869,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_534_19682
    );
  VGA_romAddr_mux0054_5_1215 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_6_15871,
      ADR1 => register_module_imp_registers_imp_regs_1_5_15872,
      ADR2 => register_module_imp_registers_imp_regs_1_4_15873,
      ADR3 => register_module_imp_registers_imp_regs_1_7_15874,
      O => VGA_romAddr_mux0054_5_1215_19586
    );
  VGA_romAddr_mux0054_5_445 : X_LUT4
    generic map(
      INIT => X"CC80"
    )
    port map (
      ADR0 => VGA_N251_0,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_N279,
      ADR3 => VGA_romAddr_mux0054_5_417,
      O => VGA_romAddr_mux0054_5_445_19697
    );
  VGA_romAddr_mux0054_5_1106 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_2_15889,
      ADR1 => register_module_imp_registers_imp_regs_0_1_15890,
      ADR2 => register_module_imp_registers_imp_regs_0_0_15835,
      ADR3 => register_module_imp_registers_imp_regs_0_3_15891,
      O => VGA_romAddr_mux0054_5_1106_19658
    );
  VGA_romAddr_mux0054_6_396 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_348_15926,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_6_396_19842
    );
  VGA_romAddr_mux0054_7_520 : X_LUT4
    generic map(
      INIT => X"3320"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0016_0,
      ADR1 => VGA_N02_0,
      ADR2 => VGA_N274,
      ADR3 => VGA_romAddr_mux0054_7_493,
      O => VGA_romAddr_mux0054_7_520_19867
    );
  VGA_bt_not0001229 : X_LUT4
    generic map(
      INIT => X"FBF3"
    )
    port map (
      ADR0 => VGA_N417_0,
      ADR1 => VGA_bt_cmp_eq0010_0,
      ADR2 => VGA_bt_not0001212_0,
      ADR3 => VGA_N02_0,
      O => VGA_bt_not0001229_19874
    );
  VGA_bt_mux0000_1_106 : X_LUT4
    generic map(
      INIT => X"2020"
    )
    port map (
      ADR0 => VGA_bt_and0005_0,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR3 => VCC,
      O => VGA_bt_mux0000_1_106_19850
    );
  VGA_romAddr_mux0054_6_666 : X_LUT4
    generic map(
      INIT => X"D200"
    )
    port map (
      ADR0 => VGA_N51_0,
      ADR1 => VGA_romAddr_cmp_le0012_0,
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => VGA_bt_and01431,
      O => VGA_romAddr_mux0054_6_666_19890
    );
  VGA_romAddr_mux0054_4_1127_SW1 : X_LUT4
    generic map(
      INIT => X"D1F3"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_romAddr_mux0054_4_981_15906,
      ADR3 => VGA_bt_and0147,
      O => N1134
    );
  VGA_romAddr_mux0054_5_980 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_10_15858,
      ADR1 => register_module_imp_registers_imp_regs_1_8_15859,
      ADR2 => register_module_imp_registers_imp_regs_1_9_15857,
      ADR3 => register_module_imp_registers_imp_regs_1_11_15856,
      O => VGA_romAddr_mux0054_5_980_19819
    );
  VGA_romAddr_mux0054_6_1003_SW0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_10_15858,
      ADR1 => VGA_y(4),
      ADR2 => register_module_imp_registers_imp_regs_1_9_15857,
      ADR3 => register_module_imp_registers_imp_regs_1_11_15856,
      O => N1393
    );
  VGA_bt_mux0000_0_1271 : X_LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      ADR0 => VGA_romData_mux0003,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_bt_and0144_15781,
      ADR3 => N1827_0,
      O => VGA_bt_mux0000_0_1271_19778
    );
  register_module_imp_controller_imp_operand2_src_or000014_SW0 : X_LUT4
    generic map(
      INIT => X"3131"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(12),
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => VCC,
      O => N1947
    );
  VGA_romAddr_mux0054_9_319 : X_LUT4
    generic map(
      INIT => X"ACA0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_312_0,
      ADR1 => VGA_romAddr_mux0054_9_303_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_9_319_19802
    );
  VGA_romAddr_mux0054_6_422 : X_LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      ADR0 => N1101_0,
      ADR1 => register_module_imp_registers_imp_regs_3_3_15900,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_6_422_19771
    );
  VGA_romAddr_mux0054_4_981 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_1_15907,
      ADR1 => register_module_imp_registers_imp_regs_1_3_15908,
      ADR2 => register_module_imp_registers_imp_regs_1_0_15909,
      ADR3 => register_module_imp_registers_imp_regs_1_2_15910,
      O => VGA_romAddr_mux0054_4_981_pack_1
    );
  VGA_romAddr_mux0054_7_313 : X_LUT4
    generic map(
      INIT => X"ACA0"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0005,
      ADR1 => VGA_romAddr_cmp_le0013,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_7_313_19795
    );
  VGA_romAddr_mux0054_4_782 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_1_15901,
      ADR1 => register_module_imp_registers_imp_regs_3_3_15900,
      ADR2 => register_module_imp_registers_imp_regs_3_0_15903,
      ADR3 => register_module_imp_registers_imp_regs_3_2_15902,
      O => VGA_romAddr_mux0054_4_782_19722
    );
  VGA_romAddr_cmp_le00271 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_3_15900,
      ADR1 => register_module_imp_registers_imp_regs_3_1_15901,
      ADR2 => register_module_imp_registers_imp_regs_3_2_15902,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0027
    );
  DM_imp_Ram1Data_cmp_eq0000112 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(14),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(1),
      ADR3 => VCC,
      O => DM_imp_Ram1Data_cmp_eq0000112_20471
    );
  keyboard_imp_keyboard_drv_obj_data_1_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9_15952,
      ADR1 => rst_IBUF_15674,
      ADR2 => keyboard_imp_keyboard_drv_obj_N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_data_1_and0000
    );
  VGA_romAddr_mux0054_7_685 : X_LUT4
    generic map(
      INIT => X"BF00"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0032,
      ADR1 => pc_from_if_tmp_15_0,
      ADR2 => VGA_N64_0,
      ADR3 => VGA_bt_and0149_0,
      O => VGA_romAddr_mux0054_7_685_20081
    );
  VGA_romAddr_mux0054_6_767 : X_LUT4
    generic map(
      INIT => X"AAA2"
    )
    port map (
      ADR0 => VGA_N162_0,
      ADR1 => VGA_x(5),
      ADR2 => VGA_N327,
      ADR3 => N233_0,
      O => VGA_romAddr_mux0054_6_767_19937
    );
  VGA_romAddr_mux0054_4_1000 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_999_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_4_1000_20090
    );
  VGA_romAddr_mux0054_7_605 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_bt_and0003,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => N1761,
      O => VGA_romAddr_mux0054_7_605_19914
    );
  VGA_romAddr_mux0054_8_571_SW1 : X_LUT4
    generic map(
      INIT => X"FF5D"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_N1310_0,
      ADR3 => VGA_bt_and0002_0,
      O => N1315
    );
  VGA_romAddr_mux0054_8_241 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0002_0,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VCC,
      O => VGA_N283
    );
  keyboard_imp_keyboard_drv_obj_data_0_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_15954,
      ADR1 => rst_IBUF_15674,
      ADR2 => keyboard_imp_keyboard_drv_obj_N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_data_0_and0000
    );
  VGA_bt_not000154 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_x(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_not000154_19946
    );
  VGA_romAddr_mux0054_6_968 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_3_15891,
      ADR1 => register_module_imp_registers_imp_regs_0_2_15889,
      ADR2 => register_module_imp_registers_imp_regs_0_1_15890,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_968_20034
    );
  VGA_romAddr_mux0054_8_335_SW0 : X_LUT4
    generic map(
      INIT => X"4777"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0018_0,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_romAddr_cmp_le0026,
      O => N1401
    );
  VGA_romAddr_mux0054_5_1811 : X_LUT4
    generic map(
      INIT => X"0404"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_5_1811_19922
    );
  VGA_romAddr_mux0054_7_548 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0026,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_7_548_20011
    );
  VGA_romAddr_mux0054_9_210 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_N42_0,
      ADR1 => register_module_imp_registers_imp_regs_2_15_15747,
      ADR2 => VGA_N301,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_9_210_20058
    );
  VGA_romAddr_cmp_le00021 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_15_15747,
      ADR1 => register_module_imp_registers_imp_regs_2_13_15744,
      ADR2 => register_module_imp_registers_imp_regs_2_14_15746,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0002
    );
  VGA_romAddr_cmp_le00241 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_3_15891,
      ADR1 => register_module_imp_registers_imp_regs_0_1_15890,
      ADR2 => register_module_imp_registers_imp_regs_0_2_15889,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0024
    );
  VGA_romAddr_mux0054_8_901 : X_LUT4
    generic map(
      INIT => X"373F"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_bt_and015023_15981,
      ADR2 => VGA_bt_and015011_0,
      ADR3 => VGA_N438_0,
      O => VGA_romAddr_mux0054_4_1403
    );
  VGA_romAddr_mux0054_8_377 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_bt_and0004_0,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_romAddr_cmp_le0004_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_8_377_20178
    );
  VGA_romAddr_mux0055_6_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => VGA_Madd_romAddr_addsub0000_Madd_lut(0),
      ADR1 => VGA_romAddr_add0001(5),
      ADR2 => VGA_romAddr_add0001(6),
      ADR3 => VCC,
      O => VGA_N421
    );
  VGA_bt_mux0000_1_173 : X_LUT4
    generic map(
      INIT => X"FDFD"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_bt_and0003,
      ADR2 => VGA_bt_and0004_0,
      ADR3 => VCC,
      O => VGA_bt_mux0000_1_173_20186
    );
  VGA_romAddr_cmp_le00121 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(9),
      ADR2 => IF_ID_regs_imp_instruction_out(10),
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0012
    );
  VGA_romAddr_mux0054_8_711_SW0 : X_LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0025_0,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_bt_and0144_15781,
      ADR3 => VGA_bt_and0143_15783,
      O => N1483
    );
  VGA_romAddr_mux0054_9_394 : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N340,
      ADR2 => N341,
      ADR3 => N342,
      O => VGA_romAddr_mux0054_9_1039
    );
  VGA_romAddr_mux0054_6_1512 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_bt_and015011_0,
      ADR2 => VGA_N438_0,
      ADR3 => N1217_0,
      O => VGA_romAddr_mux0054_6_1512_20210
    );
  VGA_romAddr_mux0054_6_39_SW0 : X_LUT4
    generic map(
      INIT => X"3336"
    )
    port map (
      ADR0 => VGA_Madd_romAddr_addsub0000_Madd_lut(0),
      ADR1 => VGA_romAddr_add0001(7),
      ADR2 => VGA_romAddr_add0001(5),
      ADR3 => VGA_romAddr_add0001(6),
      O => N1691
    );
  register_module_imp_controller_imp_operand2_src_0_102_SW0 : X_LUT4
    generic map(
      INIT => X"7272"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(13),
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => IF_ID_regs_imp_instruction_out(15),
      ADR3 => VCC,
      O => N1731
    );
  VGA_romAddr_mux0054_4_1767_SW0 : X_LUT4
    generic map(
      INIT => X"FF13"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_1779,
      ADR1 => VGA_romAddr_mux0054_4_714,
      ADR2 => VGA_romAddr_mux0054_4_756_15991,
      ADR3 => VGA_bt_and0142_0,
      O => N617
    );
  VGA_romAddr_mux0054_9_380 : X_LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      ADR0 => instruction_from_if_tmp_13_0,
      ADR1 => instruction_from_if_tmp_14_0,
      ADR2 => instruction_from_if_tmp(15),
      ADR3 => VGA_bt_and0142_0,
      O => VGA_romAddr_mux0054_9_380_20251
    );
  VGA_romAddr_mux0054_8_542 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0019_0,
      ADR1 => VGA_romAddr_cmp_le0027_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_8_542_20107
    );
  VGA_romAddr_mux0054_9_303 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => IF_ID_regs_imp_instruction_out(9),
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_9_303_20130
    );
  VGA_romAddr_mux0054_9_312 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_9_312_20154
    );
  instruction_fetch_module_imp_u_InstOut_6_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N341,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp(6)
    );
  IF_ID_regs_imp_instruction_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_6_DXMUX_20292,
      CE => IF_ID_regs_imp_instruction_out_6_CEINV_20273,
      CLK => IF_ID_regs_imp_instruction_out_6_CLKINV_20274,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_6_FFX_RSTAND_20298,
      O => IF_ID_regs_imp_instruction_out(6)
    );
  IF_ID_regs_imp_instruction_out_6_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_6_FFX_RSTAND_20298
    );
  VGA_romAddr_mux0054_9_737 : X_LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0037,
      ADR1 => VGA_N70_0,
      ADR2 => pc_from_if_tmp_11_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_9_737_20384
    );
  VGA_romAddr_mux0054_6_2311 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => N332,
      ADR1 => N333,
      ADR2 => rst_IBUF_15674,
      ADR3 => N334,
      O => VGA_N271
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_In_SW0 : X_LUT4
    generic map(
      INIT => X"EA48"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_16034,
      ADR2 => keyboard_imp_keyboard_drv_obj_check_16035,
      ADR3 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_16036,
      O => N7_pack_2
    );
  VGA_romAddr_mux0054_9_817 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_1584_0,
      ADR1 => VGA_romAddr_mux0054_9_737_0,
      ADR2 => VGA_romAddr_mux0054_9_774,
      ADR3 => VGA_romAddr_mux0054_9_814_0,
      O => VGA_romAddr_mux0054_9_817_pack_1
    );
  VGA_romAddr_mux0054_8_892 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0013,
      ADR1 => VGA_N2271_0,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_8_892_20313
    );
  VGA_romAddr_mux0054_9_1177_SW0 : X_LUT4
    generic map(
      INIT => X"AEAF"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_bt_and0148_16012,
      ADR2 => VGA_romAddr_mux0054_9_724_0,
      ADR3 => VGA_romAddr_mux0054_9_817_16014,
      O => N631
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_In : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_N7,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_16031,
      ADR2 => N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_In_20447
    );
  VGA_romAddr_mux0054_9_929 : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N332,
      ADR2 => N333,
      ADR3 => N334,
      O => VGA_romAddr_mux0054_9_929_20410
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_DXMUX_20450,
      CE => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_CEINV_20432,
      CLK => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_CLKINV_20433,
      SET => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_FFX_SET,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_16036
    );
  keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_FFX_SETOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_FFX_SET
    );
  VGA_bt_mux0000_1_13 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => VGA_bt_and0150,
      ADR3 => VCC,
      O => VGA_bt_mux0000_1_13_20321
    );
  VGA_romAddr_mux0054_5_1611 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0149_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_1584
    );
  VGA_romAddr_mux0054_8_1222 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_bt_and0151_0,
      ADR1 => VGA_bt_and0150,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N429
    );
  VGA_romAddr_mux0054_9_912 : X_LUT4
    generic map(
      INIT => X"88A8"
    )
    port map (
      ADR0 => VGA_bt_and0001,
      ADR1 => VGA_romAddr_mux0054_9_849,
      ADR2 => VGA_romAddr_mux0054_9_876,
      ADR3 => VGA_bt_and0149_0,
      O => VGA_romAddr_mux0054_9_912_20337
    );
  VGA_vs : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_vs_DYMUX_18682,
      CE => VCC,
      CLK => VGA_vs_CLKINV_18679,
      SET => GND,
      RST => VGA_vs_FFY_RSTAND_18687,
      O => VGA_vs_15675
    );
  VGA_vs_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_vs_FFY_RSTAND_18687
    );
  ALU_MEM_regs_imp_mem_data_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_11_DXMUX_18840,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_11_CLKINV_18829,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_11_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(11)
    );
  VGA_romAddr_and0000296_SW0 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_x(7),
      ADR2 => VGA_x(9),
      ADR3 => VCC,
      O => N1829
    );
  VGA_romAddr_mux0054_3_4 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_y(6),
      ADR2 => VGA_y(7),
      ADR3 => VGA_y(8),
      O => VGA_romAddr_mux0054_3_4_18782
    );
  VGA_bt_and0146_SW1 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_x(7),
      ADR2 => VGA_x(5),
      ADR3 => VGA_x(4),
      O => N788
    );
  ALU_MEM_regs_imp_reg_write_enable_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_reg_write_enable_out_DYMUX_18792,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_reg_write_enable_out_CLKINV_18789,
      SET => GND,
      RST => ALU_MEM_regs_imp_reg_write_enable_out_FFY_RSTAND_18797,
      O => ALU_MEM_regs_imp_reg_write_enable_out_15704
    );
  ALU_MEM_regs_imp_reg_write_enable_out_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_reg_write_enable_out_FFY_RSTAND_18797
    );
  VGA_romAddr_and00001111 : X_LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      ADR0 => VGA_N311,
      ADR1 => VGA_N306,
      ADR2 => VGA_N219,
      ADR3 => VGA_N37_0,
      O => VGA_N148
    );
  VGA_bt_cmp_ge00082_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => VGA_x(9),
      ADR2 => VGA_x(7),
      ADR3 => VGA_x(6),
      O => N48
    );
  VGA_SF323_SW0 : X_LUT4
    generic map(
      INIT => X"9D9D"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_y(7),
      ADR2 => VGA_y(5),
      ADR3 => VCC,
      O => N163
    );
  VGA_romAddr_and000043 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(3),
      ADR3 => VGA_N306,
      O => VGA_romAddr_and000043_18758
    );
  VGA_bt_cmp_ge00152_SW1 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_x(5),
      ADR2 => VGA_x(6),
      ADR3 => VCC,
      O => N274
    );
  ALU_MEM_regs_imp_mem_data_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_11_DYMUX_18832,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_11_CLKINV_18829,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_11_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(10)
    );
  instruction_fetch_module_imp_u_Ram2WE1 : X_LUT4
    generic map(
      INIT => X"FDFD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_write_out_15705,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => clk,
      ADR3 => VCC,
      O => ram2_we_OBUF_18820
    );
  DM_imp_Ram1WE1 : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => clk,
      ADR1 => ALU_MEM_regs_imp_mem_write_out_15705,
      ADR2 => N32,
      ADR3 => ALU_MEM_regs_imp_mem_address_out(15),
      O => ram1_we_OBUF_18812
    );
  ALU_MEM_regs_imp_mem_data_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_15_DXMUX_18888,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_15_CLKINV_18877,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_15_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(15)
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_or00001_SW0 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => read_reg_2_from_id_3_0,
      ADR1 => read_reg_2_from_id(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1208
    );
  VGA_SF691128_SW0 : X_LUT4
    generic map(
      INIT => X"3232"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_y(5),
      ADR2 => VGA_y(3),
      ADR3 => VCC,
      O => N1795
    );
  ALU_MEM_regs_imp_mem_data_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_13_DYMUX_18856,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_13_CLKINV_18853,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_13_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(12)
    );
  register_module_imp_decoder_imp_read_reg_2_0_1_1 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand2_src_cmp_eq0002_0,
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => IF_ID_regs_imp_instruction_out(5),
      ADR3 => read_reg_2_from_id_3_0,
      O => register_module_imp_decoder_imp_read_reg_2_0_1_18977
    );
  ALU_MEM_regs_imp_mem_data_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_15_DYMUX_18880,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_15_CLKINV_18877,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_15_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(14)
    );
  ALU_MEM_regs_imp_mem_data_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_13_DXMUX_18864,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_13_CLKINV_18853,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_13_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(13)
    );
  VGA_vst_mux000111 : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_y(1),
      ADR2 => VGA_y(7),
      ADR3 => VGA_y(3),
      O => VGA_vst_mux000111_18920
    );
  VGA_oGreen_0_11 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_bt(0),
      ADR1 => VGA_vst_15672,
      ADR2 => VGA_hst_15723,
      ADR3 => VCC,
      O => oBlue_0_OBUF_18904
    );
  VGA_vst_mux000124 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_vst_mux000111_0,
      ADR1 => VGA_vst_mux000123_15729,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_vst_mux0001
    );
  VGA_vst_mux000123 : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => VGA_y(2),
      ADR1 => VGA_y(5),
      ADR2 => VGA_y(6),
      ADR3 => VGA_y(8),
      O => VGA_vst_mux000123_pack_1
    );
  VGA_vst : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => VGA_vst_DXMUX_18959,
      CE => VCC,
      CLK => VGA_vst_CLKINV_18941,
      SET => VGA_vst_FFX_SET,
      RST => GND,
      O => VGA_vst_15672
    );
  VGA_vst_FFX_SETOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_vst_FFX_SET
    );
  VGA_romAddr_mux0054_8_1321 : X_LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(14),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(13),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(15),
      O => VGA_romAddr_cmp_le0033
    );
  VGA_romAddr_mux0054_7_1110 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => VGA_bt_and0144_15781,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_7_1110_19178
    );
  VGA_romAddr_mux0054_4_573 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_13_15738,
      ADR1 => register_module_imp_registers_imp_regs_1_15_15739,
      ADR2 => register_module_imp_registers_imp_regs_1_12_15740,
      ADR3 => register_module_imp_registers_imp_regs_1_14_15741,
      O => VGA_romAddr_mux0054_4_573_19010
    );
  VGA_romAddr_mux0054_3_125 : X_LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_12_15745,
      ADR1 => register_module_imp_registers_imp_regs_2_15_15747,
      ADR2 => register_module_imp_registers_imp_regs_2_13_15744,
      ADR3 => register_module_imp_registers_imp_regs_2_14_15746,
      O => VGA_romAddr_mux0054_3_125_19026
    );
  VGA_romAddr_mux0054_8_251 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_15_15767,
      ADR1 => register_module_imp_registers_imp_regs_3_14_15768,
      ADR2 => register_module_imp_registers_imp_regs_3_13_15769,
      ADR3 => VCC,
      O => VGA_N1310
    );
  VGA_Madd_romAddr_add0013_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_13_15744,
      ADR1 => register_module_imp_registers_imp_regs_2_12_15745,
      ADR2 => register_module_imp_registers_imp_regs_2_14_15746,
      ADR3 => VCC,
      O => VGA_N42
    );
  VGA_romAddr_mux0054_3_267 : X_LUT4
    generic map(
      INIT => X"ACA0"
    )
    port map (
      ADR0 => VGA_N221_0,
      ADR1 => VGA_N192_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_3_267_19170
    );
  VGA_romAddr_mux0054_3_176 : X_LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_12_15770,
      ADR1 => register_module_imp_registers_imp_regs_3_15_15767,
      ADR2 => register_module_imp_registers_imp_regs_3_13_15769,
      ADR3 => register_module_imp_registers_imp_regs_3_14_15768,
      O => VGA_romAddr_mux0054_3_176_19122
    );
  VGA_romAddr_mux0054_5_711_SW0 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_10_15761,
      ADR1 => register_module_imp_registers_imp_regs_3_8_15762,
      ADR2 => register_module_imp_registers_imp_regs_3_9_15763,
      ADR3 => register_module_imp_registers_imp_regs_3_11_15764,
      O => N971
    );
  keyboard_imp_key_value_5_mux000064_SW0 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(3),
      ADR2 => keyboard_imp_lock_key_code(2),
      ADR3 => VCC,
      O => N1739_pack_1
    );
  VGA_romAddr_mux0054_4_21211 : X_LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(9),
      ADR2 => IF_ID_regs_imp_instruction_out(10),
      ADR3 => IF_ID_regs_imp_instruction_out(8),
      O => VGA_N861
    );
  VGA_romAddr_mux0054_3_111 : X_LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_12_15740,
      ADR1 => register_module_imp_registers_imp_regs_1_15_15739,
      ADR2 => register_module_imp_registers_imp_regs_1_13_15738,
      ADR3 => register_module_imp_registers_imp_regs_1_14_15741,
      O => VGA_romAddr_mux0054_3_111_19003
    );
  VGA_romAddr_mux0054_3_227 : X_LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(12),
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => IF_ID_regs_imp_instruction_out(13),
      ADR3 => IF_ID_regs_imp_instruction_out(14),
      O => VGA_romAddr_mux0054_3_227_19051
    );
  VGA_romAddr_mux0054_4_389 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(13),
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => IF_ID_regs_imp_instruction_out(12),
      ADR3 => IF_ID_regs_imp_instruction_out(14),
      O => VGA_romAddr_mux0054_4_389_19058
    );
  keyboard_imp_key_value_5_mux000064 : X_LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(5),
      ADR1 => keyboard_imp_lock_key_code(6),
      ADR2 => keyboard_imp_lock_key_code(4),
      ADR3 => N1739,
      O => keyboard_imp_key_value_5_mux000064_19154
    );
  VGA_romAddr_mux0054_3_237 : X_LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(8),
      ADR1 => IF_ID_regs_imp_instruction_out(11),
      ADR2 => IF_ID_regs_imp_instruction_out(9),
      ADR3 => IF_ID_regs_imp_instruction_out(10),
      O => VGA_romAddr_mux0054_3_237_19075
    );
  VGA_romAddr_mux0054_3_190 : X_LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_8_15762,
      ADR1 => register_module_imp_registers_imp_regs_3_11_15764,
      ADR2 => register_module_imp_registers_imp_regs_3_9_15763,
      ADR3 => register_module_imp_registers_imp_regs_3_10_15761,
      O => VGA_romAddr_mux0054_3_190_19099
    );
  VGA_romAddr_mux0054_5_207 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_6_15810,
      ADR1 => register_module_imp_registers_imp_regs_2_5_15811,
      ADR2 => register_module_imp_registers_imp_regs_2_4_15812,
      ADR3 => register_module_imp_registers_imp_regs_2_7_15813,
      O => VGA_romAddr_mux0054_5_207_19298
    );
  VGA_romAddr_cmp_le00201 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(7),
      ADR1 => IF_ID_regs_imp_instruction_out(5),
      ADR2 => IF_ID_regs_imp_instruction_out(6),
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0020
    );
  VGA_romAddr_mux0054_5_240 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_10_15799,
      ADR1 => register_module_imp_registers_imp_regs_2_8_15800,
      ADR2 => register_module_imp_registers_imp_regs_2_9_15801,
      ADR3 => register_module_imp_registers_imp_regs_2_11_15802,
      O => VGA_romAddr_mux0054_5_240_19250
    );
  VGA_romAddr_mux0054_4_421 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(5),
      ADR1 => IF_ID_regs_imp_instruction_out(7),
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => IF_ID_regs_imp_instruction_out(6),
      O => VGA_romAddr_mux0054_4_421_19266
    );
  VGA_romAddr_cmp_le00191 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_7_15793,
      ADR1 => register_module_imp_registers_imp_regs_3_5_15794,
      ADR2 => register_module_imp_registers_imp_regs_3_6_15795,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0019
    );
  VGA_romAddr_mux0054_4_356 : X_LUT4
    generic map(
      INIT => X"ACA0"
    )
    port map (
      ADR0 => VGA_N269_0,
      ADR1 => VGA_N223_0,
      ADR2 => VGA_bt_and01431,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_4_356_19325
    );
  VGA_romAddr_mux0054_4_248 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_9_15763,
      ADR1 => register_module_imp_registers_imp_regs_3_11_15764,
      ADR2 => register_module_imp_registers_imp_regs_3_8_15762,
      ADR3 => register_module_imp_registers_imp_regs_3_10_15761,
      O => VGA_romAddr_mux0054_4_248_19310
    );
  VGA_romAddr_mux0054_4_165 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_9_15801,
      ADR1 => register_module_imp_registers_imp_regs_2_11_15802,
      ADR2 => register_module_imp_registers_imp_regs_2_8_15800,
      ADR3 => register_module_imp_registers_imp_regs_2_10_15799,
      O => VGA_romAddr_mux0054_4_165_19243
    );
  VGA_romAddr_mux0054_4_218 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => VGA_N400,
      ADR3 => N1949,
      O => VGA_romAddr_mux0054_4_218_19195
    );
  VGA_romAddr_mux0054_4_316 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_5_15794,
      ADR1 => register_module_imp_registers_imp_regs_3_7_15793,
      ADR2 => register_module_imp_registers_imp_regs_3_4_15796,
      ADR3 => register_module_imp_registers_imp_regs_3_6_15795,
      O => VGA_romAddr_mux0054_4_316_19218
    );
  VGA_romAddr_mux0054_4_182 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_5_15811,
      ADR1 => register_module_imp_registers_imp_regs_2_7_15813,
      ADR2 => register_module_imp_registers_imp_regs_2_4_15812,
      ADR3 => register_module_imp_registers_imp_regs_2_6_15810,
      O => VGA_romAddr_mux0054_4_182_19291
    );
  VGA_bt_mux0000_0_1262 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_bt_and0144_15781,
      ADR1 => VGA_romData_mux0001,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_mux0000_0_1262_19334
    );
  VGA_romAddr_mux0054_7_828 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => VGA_N400,
      ADR3 => VGA_bt_and0147,
      O => VGA_romAddr_mux0054_7_828_19202
    );
  register_module_imp_registers_imp_regs_1_11 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_11_DXMUX_22748,
      CE => register_module_imp_registers_imp_regs_1_11_CEINV_22735,
      CLK => register_module_imp_registers_imp_regs_1_11_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_1_11_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_1_11_15856
    );
  register_module_imp_registers_imp_regs_1_13 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_13_DXMUX_22775,
      CE => register_module_imp_registers_imp_regs_1_13_CEINV_22762,
      CLK => register_module_imp_registers_imp_regs_1_13_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_1_13_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_1_13_15738
    );
  register_module_imp_registers_imp_regs_0_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_15_DXMUX_22720,
      CE => register_module_imp_registers_imp_regs_0_15_CEINV_22707,
      CLK => register_module_imp_registers_imp_regs_0_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_15_16383
    );
  register_module_imp_registers_imp_regs_1_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_11_DYMUX_22739,
      CE => register_module_imp_registers_imp_regs_1_11_CEINV_22735,
      CLK => register_module_imp_registers_imp_regs_1_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_1_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_1_10_15858
    );
  VGA_bt_not000198_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_N110_0,
      ADR1 => VGA_N247,
      ADR2 => VGA_N1051,
      ADR3 => VCC,
      O => N1447
    );
  register_module_imp_registers_imp_regs_0_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_13_DYMUX_22671,
      CE => register_module_imp_registers_imp_regs_0_13_CEINV_22667,
      CLK => register_module_imp_registers_imp_regs_0_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_12_16376
    );
  register_module_imp_registers_imp_regs_1_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_13_DYMUX_22766,
      CE => register_module_imp_registers_imp_regs_1_13_CEINV_22762,
      CLK => register_module_imp_registers_imp_regs_1_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_1_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_1_12_15740
    );
  register_module_imp_registers_imp_regs_0_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_15_DYMUX_22711,
      CE => register_module_imp_registers_imp_regs_0_15_CEINV_22707,
      CLK => register_module_imp_registers_imp_regs_0_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_14_16384
    );
  register_module_imp_registers_imp_regs_0_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_13_DXMUX_22680,
      CE => register_module_imp_registers_imp_regs_0_13_CEINV_22667,
      CLK => register_module_imp_registers_imp_regs_0_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_13_16375
    );
  register_module_imp_registers_imp_ih_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_13_DYMUX_23867,
      CE => register_module_imp_registers_imp_ih_13_CEINV_23863,
      CLK => register_module_imp_registers_imp_ih_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_13_SRINVNOT,
      O => register_module_imp_registers_imp_ih(12)
    );
  register_module_imp_registers_imp_regs_1_15 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_15_DXMUX_22802,
      CE => register_module_imp_registers_imp_regs_1_15_CEINV_22789,
      CLK => register_module_imp_registers_imp_regs_1_15_CLKINVNOT,
      SET => register_module_imp_registers_imp_regs_1_15_SRINVNOT,
      RST => GND,
      O => register_module_imp_registers_imp_regs_1_15_15739
    );
  register_module_imp_registers_imp_read_data2_0_221 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => read_reg_2_from_id(1),
      ADR1 => read_reg_2_from_id(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_N44
    );
  register_module_imp_registers_imp_regs_2_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_11_DYMUX_22820,
      CE => register_module_imp_registers_imp_regs_2_11_CEINV_22816,
      CLK => register_module_imp_registers_imp_regs_2_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_10_15799
    );
  register_module_imp_registers_imp_regs_2_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_13_DXMUX_22857,
      CE => register_module_imp_registers_imp_regs_2_13_CEINV_22844,
      CLK => register_module_imp_registers_imp_regs_2_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_13_15744
    );
  register_module_imp_registers_imp_regs_1_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_1_15_DYMUX_22793,
      CE => register_module_imp_registers_imp_regs_1_15_CEINV_22789,
      CLK => register_module_imp_registers_imp_regs_1_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_1_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_1_14_15741
    );
  register_module_imp_registers_imp_regs_2_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_11_DXMUX_22829,
      CE => register_module_imp_registers_imp_regs_2_11_CEINV_22816,
      CLK => register_module_imp_registers_imp_regs_2_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_11_15802
    );
  register_module_imp_registers_imp_regs_2_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_13_DYMUX_22848,
      CE => register_module_imp_registers_imp_regs_2_13_CEINV_22844,
      CLK => register_module_imp_registers_imp_regs_2_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_12_15745
    );
  register_module_imp_registers_imp_regs_2_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_15_DXMUX_22885,
      CE => register_module_imp_registers_imp_regs_2_15_CEINV_22872,
      CLK => register_module_imp_registers_imp_regs_2_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_15_15747
    );
  register_module_imp_registers_imp_regs_2_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_2_15_DYMUX_22876,
      CE => register_module_imp_registers_imp_regs_2_15_CEINV_22872,
      CLK => register_module_imp_registers_imp_regs_2_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_2_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_2_14_15746
    );
  bubble_to_id_alu_tmp93 : X_LUT4
    generic map(
      INIT => X"8241"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(0),
      ADR1 => ID_ALU_regs_imp_write_back_reg_out(3),
      ADR2 => read_reg_2_from_id_3_0,
      ADR3 => read_reg_2_from_id(0),
      O => bubble_to_id_alu_tmp93_22905
    );
  register_module_imp_registers_imp_regs_4_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_11_DYMUX_23012,
      CE => register_module_imp_registers_imp_regs_4_11_CEINV_23008,
      CLK => register_module_imp_registers_imp_regs_4_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_10_16395
    );
  register_module_imp_registers_imp_regs_3_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_13_DYMUX_22956,
      CE => register_module_imp_registers_imp_regs_3_13_CEINV_22952,
      CLK => register_module_imp_registers_imp_regs_3_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_12_15770
    );
  register_module_imp_registers_imp_regs_3_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_11_DYMUX_22928,
      CE => register_module_imp_registers_imp_regs_3_11_CEINV_22924,
      CLK => register_module_imp_registers_imp_regs_3_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_10_15761
    );
  register_module_imp_registers_imp_regs_3_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_15_DYMUX_22984,
      CE => register_module_imp_registers_imp_regs_3_15_CEINV_22980,
      CLK => register_module_imp_registers_imp_regs_3_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_14_15768
    );
  register_module_imp_registers_imp_regs_4_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_11_DXMUX_23021,
      CE => register_module_imp_registers_imp_regs_4_11_CEINV_23008,
      CLK => register_module_imp_registers_imp_regs_4_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_11_16394
    );
  register_module_imp_registers_imp_regs_3_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_11_DXMUX_22937,
      CE => register_module_imp_registers_imp_regs_3_11_CEINV_22924,
      CLK => register_module_imp_registers_imp_regs_3_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_11_15764
    );
  register_module_imp_registers_imp_regs_3_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_15_DXMUX_22993,
      CE => register_module_imp_registers_imp_regs_3_15_CEINV_22980,
      CLK => register_module_imp_registers_imp_regs_3_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_15_15767
    );
  register_module_imp_registers_imp_regs_3_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_13_DXMUX_22965,
      CE => register_module_imp_registers_imp_regs_3_13_CEINV_22952,
      CLK => register_module_imp_registers_imp_regs_3_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_13_15769
    );
  register_module_imp_registers_imp_regs_4_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_13_DYMUX_23040,
      CE => register_module_imp_registers_imp_regs_4_13_CEINV_23036,
      CLK => register_module_imp_registers_imp_regs_4_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_12_16397
    );
  register_module_imp_registers_imp_regs_5_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_13_DXMUX_23133,
      CE => register_module_imp_registers_imp_regs_5_13_CEINV_23120,
      CLK => register_module_imp_registers_imp_regs_5_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_13_16403
    );
  register_module_imp_registers_imp_regs_5_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_15_DYMUX_23152,
      CE => register_module_imp_registers_imp_regs_5_15_CEINV_23148,
      CLK => register_module_imp_registers_imp_regs_5_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_14_16406
    );
  register_module_imp_registers_imp_regs_4_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_15_DYMUX_23068,
      CE => register_module_imp_registers_imp_regs_4_15_CEINV_23064,
      CLK => register_module_imp_registers_imp_regs_4_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_14_16399
    );
  register_module_imp_registers_imp_regs_5_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_13_DYMUX_23124,
      CE => register_module_imp_registers_imp_regs_5_13_CEINV_23120,
      CLK => register_module_imp_registers_imp_regs_5_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_12_16404
    );
  register_module_imp_registers_imp_regs_4_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_15_DXMUX_23077,
      CE => register_module_imp_registers_imp_regs_4_15_CEINV_23064,
      CLK => register_module_imp_registers_imp_regs_4_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_15_16398
    );
  register_module_imp_registers_imp_regs_5_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_11_DYMUX_23096,
      CE => register_module_imp_registers_imp_regs_5_11_CEINV_23092,
      CLK => register_module_imp_registers_imp_regs_5_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_10_16402
    );
  register_module_imp_registers_imp_regs_4_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_13_DXMUX_23049,
      CE => register_module_imp_registers_imp_regs_4_13_CEINV_23036,
      CLK => register_module_imp_registers_imp_regs_4_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_13_16396
    );
  register_module_imp_registers_imp_regs_5_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_11_DXMUX_23105,
      CE => register_module_imp_registers_imp_regs_5_11_CEINV_23092,
      CLK => register_module_imp_registers_imp_regs_5_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_11_16401
    );
  register_module_imp_registers_imp_regs_6_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_11_DXMUX_23189,
      CE => register_module_imp_registers_imp_regs_6_11_CEINV_23176,
      CLK => register_module_imp_registers_imp_regs_6_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_11_16408
    );
  register_module_imp_registers_imp_regs_6_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_13_DXMUX_23217,
      CE => register_module_imp_registers_imp_regs_6_13_CEINV_23204,
      CLK => register_module_imp_registers_imp_regs_6_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_13_16410
    );
  register_module_imp_registers_imp_regs_6_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_13_DYMUX_23208,
      CE => register_module_imp_registers_imp_regs_6_13_CEINV_23204,
      CLK => register_module_imp_registers_imp_regs_6_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_12_16411
    );
  register_module_imp_registers_imp_regs_7_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_11_DYMUX_23264,
      CE => register_module_imp_registers_imp_regs_7_11_CEINV_23260,
      CLK => register_module_imp_registers_imp_regs_7_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_10_16416
    );
  register_module_imp_registers_imp_regs_5_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_15_DXMUX_23161,
      CE => register_module_imp_registers_imp_regs_5_15_CEINV_23148,
      CLK => register_module_imp_registers_imp_regs_5_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_15_16405
    );
  register_module_imp_registers_imp_regs_6_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_11_DYMUX_23180,
      CE => register_module_imp_registers_imp_regs_6_11_CEINV_23176,
      CLK => register_module_imp_registers_imp_regs_6_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_10_16409
    );
  register_module_imp_registers_imp_regs_6_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_15_DXMUX_23245,
      CE => register_module_imp_registers_imp_regs_6_15_CEINV_23232,
      CLK => register_module_imp_registers_imp_regs_6_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_15_16412
    );
  register_module_imp_registers_imp_regs_6_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_15_DYMUX_23236,
      CE => register_module_imp_registers_imp_regs_6_15_CEINV_23232,
      CLK => register_module_imp_registers_imp_regs_6_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_14_16413
    );
  ID_ALU_regs_imp_op_code_out_3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_3_1_DYMUX_23392,
      CE => VCC,
      CLK => ID_ALU_regs_imp_op_code_out_3_1_CLKINV_23389,
      SET => GND,
      RST => ID_ALU_regs_imp_op_code_out_3_1_FFY_RSTAND_23397,
      O => ID_ALU_regs_imp_op_code_out_3_1_16237
    );
  ID_ALU_regs_imp_op_code_out_3_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_op_code_out_3_1_FFY_RSTAND_23397
    );
  register_module_imp_registers_imp_regs_7_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_15_DYMUX_23320,
      CE => register_module_imp_registers_imp_regs_7_15_CEINV_23316,
      CLK => register_module_imp_registers_imp_regs_7_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_14_16420
    );
  register_module_imp_registers_imp_regs_7_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_15_DXMUX_23329,
      CE => register_module_imp_registers_imp_regs_7_15_CEINV_23316,
      CLK => register_module_imp_registers_imp_regs_7_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_15_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_15_16419
    );
  VGA_bt_not0001136 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(4),
      ADR3 => VGA_x(1),
      O => VGA_bt_not0001136_23351
    );
  VGA_romAddr_mux0054_3_1100 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => N1206_0,
      ADR1 => VGA_y(4),
      ADR2 => VGA_N278,
      ADR3 => VGA_bt_and0149_0,
      O => VGA_romAddr_mux0054_3_1100_23382
    );
  register_module_imp_registers_imp_regs_7_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_13_DYMUX_23292,
      CE => register_module_imp_registers_imp_regs_7_13_CEINV_23288,
      CLK => register_module_imp_registers_imp_regs_7_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_12_16418
    );
  register_module_imp_registers_imp_regs_7_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_13_DXMUX_23301,
      CE => register_module_imp_registers_imp_regs_7_13_CEINV_23288,
      CLK => register_module_imp_registers_imp_regs_7_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_13_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_13_16417
    );
  register_module_imp_registers_imp_regs_7_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_11_DXMUX_23273,
      CE => register_module_imp_registers_imp_regs_7_11_CEINV_23260,
      CLK => register_module_imp_registers_imp_regs_7_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_11_16415
    );
  VGA_bt_not0001246 : X_LUT4
    generic map(
      INIT => X"EF0F"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_cmp_eq0011_0,
      ADR3 => VGA_N417_0,
      O => VGA_bt_not0001246_23375
    );
  VGA_bt_and0140_SW1 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_x(1),
      ADR2 => VGA_x(2),
      ADR3 => VGA_x(3),
      O => N1841
    );
  keyboard_imp_keyboard_drv_obj_data_4_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_16430,
      ADR1 => rst_IBUF_15674,
      ADR2 => keyboard_imp_keyboard_drv_obj_N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_data_4_and0000
    );
  keyboard_imp_keyboard_drv_obj_data_5_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5_16429,
      ADR1 => rst_IBUF_15674,
      ADR2 => keyboard_imp_keyboard_drv_obj_N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_data_5_and0000
    );
  keyboard_imp_key_value_2_mux0000131 : X_LUT4
    generic map(
      INIT => X"AE04"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(2),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => keyboard_imp_lock_key_code(0),
      O => keyboard_imp_key_value_2_mux0000131_23483
    );
  IF_ID_regs_imp_pc_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_0_DXMUX_23454,
      CE => IF_ID_regs_imp_pc_out_0_CEINV_23435,
      CLK => IF_ID_regs_imp_pc_out_0_CLKINV_23436,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_0_FFX_RSTAND_23460,
      O => IF_ID_regs_imp_pc_out(0)
    );
  IF_ID_regs_imp_pc_out_0_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_0_FFX_RSTAND_23460
    );
  register_module_imp_registers_imp_ih_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_13_DXMUX_23876,
      CE => register_module_imp_registers_imp_ih_13_CEINV_23863,
      CLK => register_module_imp_registers_imp_ih_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_13_SRINVNOT,
      O => register_module_imp_registers_imp_ih(13)
    );
  ALU_MEM_regs_imp_mem_data_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_5_DYMUX_23543,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_5_CLKINV_23540,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_5_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(4)
    );
  instruction_fetch_module_imp_pc_out_tmp_0_Q : X_LUT4
    generic map(
      INIT => X"B1B1"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N50,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(0),
      ADR3 => VCC,
      O => pc_from_if_tmp(0)
    );
  ALU_MEM_regs_imp_mem_data_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_3_DYMUX_23519,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_3_CLKINV_23516,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_3_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(2)
    );
  ALU_MEM_regs_imp_mem_data_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_1_DYMUX_23495,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_1_CLKINV_23492,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_1_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(0)
    );
  ALU_MEM_regs_imp_mem_data_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_3_DXMUX_23527,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_3_CLKINV_23516,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_3_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(3)
    );
  ALU_MEM_regs_imp_mem_data_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_1_DXMUX_23503,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_1_CLKINV_23492,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_1_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(1)
    );
  instruction_fetch_module_imp_pc_out_tmp_0_SW0 : X_LUT4
    generic map(
      INIT => X"1B1B"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(0),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(0),
      ADR3 => VCC,
      O => N50_pack_1
    );
  keyboard_imp_key_value_2_mux000011 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(2),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(0),
      ADR3 => keyboard_imp_lock_key_code(7),
      O => keyboard_imp_N7
    );
  ALU_MEM_regs_imp_mem_data_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_7_DXMUX_23575,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_7_CLKINV_23564,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_7_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(7)
    );
  keyboard_imp_key_value_2_mux000090 : X_LUT4
    generic map(
      INIT => X"3222"
    )
    port map (
      ADR0 => keyboard_imp_key_value_2_mux000074_0,
      ADR1 => keyboard_imp_lock_key_code(0),
      ADR2 => keyboard_imp_lock_key_code(5),
      ADR3 => keyboard_imp_key_value_2_mux000061_16463,
      O => keyboard_imp_key_value_2_mux000090_23651
    );
  ALU_MEM_regs_imp_mem_data_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_9_DYMUX_23615,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_9_CLKINV_23612,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_9_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(8)
    );
  ALU_MEM_regs_imp_mem_data_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_5_DXMUX_23551,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_5_CLKINV_23540,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_5_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(5)
    );
  keyboard_imp_key_value_3_mux000083 : X_LUT4
    generic map(
      INIT => X"F1F1"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_lock_key_code(5),
      ADR2 => keyboard_imp_lock_key_code(6),
      ADR3 => VCC,
      O => keyboard_imp_key_value_3_mux000083_23603
    );
  ALU_MEM_regs_imp_mem_data_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_9_DXMUX_23623,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_9_CLKINV_23612,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_9_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(9)
    );
  keyboard_imp_key_value_2_mux000061 : X_LUT4
    generic map(
      INIT => X"7D5D"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(3),
      ADR2 => keyboard_imp_lock_key_code(2),
      ADR3 => keyboard_imp_lock_key_code(4),
      O => keyboard_imp_key_value_2_mux000061_pack_1
    );
  keyboard_imp_key_value_2_mux000074 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_key_value_2_mux000074_23668
    );
  keyboard_imp_key_value_2_mux000027 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_lock_key_code(2),
      ADR2 => keyboard_imp_lock_key_code(6),
      ADR3 => keyboard_imp_lock_key_code(5),
      O => keyboard_imp_key_value_2_mux000027_23595
    );
  keyboard_imp_key_value_4_mux0000165_SW0 : X_LUT4
    generic map(
      INIT => X"42C2"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(4),
      ADR1 => keyboard_imp_lock_key_code(3),
      ADR2 => keyboard_imp_lock_key_code(5),
      ADR3 => keyboard_imp_lock_key_code(1),
      O => N1737
    );
  ALU_MEM_regs_imp_mem_data_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out_7_DYMUX_23567,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_data_out_7_CLKINV_23564,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_data_out_7_SRINVNOT,
      O => ALU_MEM_regs_imp_mem_data_out(6)
    );
  register_module_imp_registers_imp_regs_2_and00001 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_N37,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_regs_2_and0000
    );
  register_module_imp_registers_imp_ih_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_11_DXMUX_23809,
      CE => register_module_imp_registers_imp_ih_11_CEINV_23796,
      CLK => register_module_imp_registers_imp_ih_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_11_SRINVNOT,
      O => register_module_imp_registers_imp_ih(11)
    );
  IF_ID_regs_imp_pc_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_1_DXMUX_23709,
      CE => IF_ID_regs_imp_pc_out_1_CEINV_23690,
      CLK => IF_ID_regs_imp_pc_out_1_CLKINV_23691,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_1_FFX_RSTAND_23715,
      O => IF_ID_regs_imp_pc_out(1)
    );
  IF_ID_regs_imp_pc_out_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_1_FFX_RSTAND_23715
    );
  VGA_Madd_romAddr_add0009_xor_2_111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_12_15740,
      ADR1 => register_module_imp_registers_imp_regs_1_13_15738,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N1621
    );
  instruction_fetch_module_imp_pc_out_tmp_1_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(1),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(1),
      ADR3 => VCC,
      O => N46_pack_1
    );
  VGA_Madd_romAddr_add0009_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_13_15738,
      ADR1 => register_module_imp_registers_imp_regs_1_12_15740,
      ADR2 => register_module_imp_registers_imp_regs_1_14_15741,
      ADR3 => VCC,
      O => VGA_N43
    );
  instruction_fetch_module_imp_pc_out_tmp_2_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(2),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(2),
      ADR3 => VCC,
      O => N44_pack_1
    );
  register_module_imp_registers_imp_ih_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_11_DYMUX_23800,
      CE => register_module_imp_registers_imp_ih_11_CEINV_23796,
      CLK => register_module_imp_registers_imp_ih_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_11_SRINVNOT,
      O => register_module_imp_registers_imp_ih(10)
    );
  instruction_fetch_module_imp_pc_out_tmp_1_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N46,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(1),
      ADR3 => VCC,
      O => pc_from_if_tmp(1)
    );
  VGA_Madd_romAddr_add0113_xor_2_111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_0_15903,
      ADR1 => register_module_imp_registers_imp_regs_3_1_15901,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N1661
    );
  VGA_romAddr_mux0054_6_22111_SW1 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_2_15902,
      ADR1 => register_module_imp_registers_imp_regs_3_1_15901,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1101
    );
  instruction_fetch_module_imp_pc_out_tmp_2_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N44,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(2),
      ADR3 => VCC,
      O => pc_from_if_tmp(2)
    );
  register_module_imp_registers_imp_regs_3_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR1 => register_module_imp_registers_imp_N37,
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_regs_3_and0000
    );
  instruction_fetch_module_imp_u_Ram2Addr_10_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_10_0,
      ADR3 => address_in_to_if_tmp(10),
      O => ram2_addr_10_OBUF_21068
    );
  instruction_fetch_module_imp_u_Ram2Addr_13_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_13_0,
      ADR3 => address_in_to_if_tmp_13_0,
      O => ram2_addr_13_OBUF_21140
    );
  instruction_fetch_module_imp_u_Ram2Addr_3_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_3_0,
      ADR3 => address_in_to_if_tmp_3_0,
      O => ram2_addr_3_OBUF_21133
    );
  VGA_bt_mux0000_1_11 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => VGA_N276,
      ADR3 => VGA_N410,
      O => VGA_bt_mux0000_1_11_21204
    );
  instruction_fetch_module_imp_u_Ram2Addr_1_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_1_0,
      ADR3 => address_in_to_if_tmp_1_0,
      O => ram2_addr_1_OBUF_21085
    );
  instruction_fetch_module_imp_u_Ram2Addr_5_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_5_0,
      ADR3 => address_in_to_if_tmp_5_0,
      O => ram2_addr_5_OBUF_21229
    );
  instruction_fetch_module_imp_u_Ram2Addr_12_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_12_0,
      ADR3 => address_in_to_if_tmp_12_0,
      O => ram2_addr_12_OBUF_21116
    );
  instruction_fetch_module_imp_u_Ram2Addr_7_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_7_0,
      ADR3 => address_in_to_if_tmp_7_0,
      O => ram2_addr_7_OBUF_21253
    );
  VGA_romAddr_mux0054_7_1016_SW0_SW2 : X_LUT4
    generic map(
      INIT => X"DFDF"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0147,
      ADR2 => VGA_bt_and0148_16012,
      ADR3 => VCC,
      O => N1213
    );
  VGA_bt_mux0000_0_11611 : X_LUT4
    generic map(
      INIT => X"0404"
    )
    port map (
      ADR0 => VGA_bt_and0148_16012,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_bt_and0147,
      ADR3 => VCC,
      O => VGA_N433
    );
  instruction_fetch_module_imp_u_Ram2Addr_4_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_4_0,
      ADR3 => address_in_to_if_tmp_4_0,
      O => ram2_addr_4_OBUF_21181
    );
  instruction_fetch_module_imp_u_Ram2Addr_11_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_11_0,
      ADR3 => address_in_to_if_tmp(11),
      O => ram2_addr_11_OBUF_21092
    );
  instruction_fetch_module_imp_u_Ram2Addr_14_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_14_0,
      ADR3 => address_in_to_if_tmp(14),
      O => ram2_addr_14_OBUF_21188
    );
  instruction_fetch_module_imp_u_Ram2Addr_6_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_6_0,
      ADR3 => address_in_to_if_tmp_6_0,
      O => ram2_addr_6_OBUF_21236
    );
  VGA_romAddr_mux0054_8_487_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"BFBF"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_N276,
      ADR2 => VGA_y(4),
      ADR3 => VCC,
      O => N1905
    );
  instruction_fetch_module_imp_u_Ram2Addr_2_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_2_0,
      ADR3 => address_in_to_if_tmp_2_0,
      O => ram2_addr_2_OBUF_21109
    );
  VGA_romAddr_and0000187 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => VGA_x(2),
      ADR1 => VGA_x(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_and0000187_21416
    );
  VGA_SF25111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_y_8_1_16185,
      ADR1 => VGA_y_7_1_16186,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N94
    );
  VGA_SF25141 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_y_6_1_16188,
      ADR1 => VGA_y(3),
      ADR2 => VGA_y(5),
      ADR3 => VGA_N94_0,
      O => VGA_N278_pack_1
    );
  VGA_romAddr_mux0054_4_13111 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => ID_forward_IF_regs_imp_branch_target_out(4),
      ADR2 => N40,
      ADR3 => VGA_romAddr_cmp_le0042,
      O => VGA_N801
    );
  write_back_data_from_alu_tmp_9_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_immediate_out_9_Q,
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_9_111_21284
    );
  VGA_romAddr_mux0054_4_1219 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N24,
      ADR2 => pc_from_if_tmp_15_0,
      ADR3 => ID_forward_IF_regs_imp_branch_target_out(13),
      O => VGA_romAddr_mux0054_4_1219_21356
    );
  instruction_fetch_module_imp_u_Ram2Addr_8_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_8_0,
      ADR3 => address_in_to_if_tmp_8_0,
      O => ram2_addr_8_OBUF_21260
    );
  VGA_romAddr_mux0054_6_1223 : X_LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      ADR0 => address_in_to_if_tmp(14),
      ADR1 => address_in_to_if_tmp_13_0,
      ADR2 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR3 => VGA_bt_and0149_0,
      O => VGA_romAddr_mux0054_6_1223_21332
    );
  write_back_data_from_alu_tmp_10_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_immediate_out_15_Q,
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_10_111_21276
    );
  VGA_bt_mux0000_1_92 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => VGA_bt_and0147,
      ADR1 => VGA_romData_mux0000,
      ADR2 => VGA_bt_and0144_15781,
      ADR3 => VCC,
      O => VGA_bt_mux0000_1_92_21299
    );
  VGA_bt_mux0000_0_129 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_romData_mux0000,
      ADR1 => VGA_bt_and0151_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_mux0000_0_129_21308
    );
  IF_ID_regs_imp_pc_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_2_DXMUX_23848,
      CE => IF_ID_regs_imp_pc_out_2_CEINV_23829,
      CLK => IF_ID_regs_imp_pc_out_2_CLKINV_23830,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_2_FFX_RSTAND_23854,
      O => IF_ID_regs_imp_pc_out(2)
    );
  IF_ID_regs_imp_pc_out_2_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_2_FFX_RSTAND_23854
    );
  VGA_SF36321 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_x(2),
      ADR1 => VGA_x(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N419
    );
  VGA_SF6211 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N02
    );
  instruction_fetch_module_imp_u_Ram2Addr_9_1 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => pc_from_if_tmp_9_0,
      ADR3 => address_in_to_if_tmp_9_0,
      O => ram2_addr_9_OBUF_21325
    );
  keyboard_imp_lock_key_code_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_lock_key_code_1_DXMUX_21439,
      CE => keyboard_imp_lock_key_code_1_CEINV_21426,
      CLK => keyboard_imp_lock_key_code_1_CLKINV_21427,
      SET => GND,
      RST => keyboard_imp_lock_key_code_1_SRINVNOT,
      O => keyboard_imp_lock_key_code(1)
    );
  keyboard_imp_lock_key_code_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_lock_key_code_5_DXMUX_21495,
      CE => keyboard_imp_lock_key_code_5_CEINV_21482,
      CLK => keyboard_imp_lock_key_code_5_CLKINV_21483,
      SET => GND,
      RST => keyboard_imp_lock_key_code_5_SRINVNOT,
      O => keyboard_imp_lock_key_code(5)
    );
  keyboard_imp_lock_key_code_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_lock_key_code_5_DYMUX_21486,
      CE => keyboard_imp_lock_key_code_5_CEINV_21482,
      CLK => keyboard_imp_lock_key_code_5_CLKINV_21483,
      SET => GND,
      RST => keyboard_imp_lock_key_code_5_SRINVNOT,
      O => keyboard_imp_lock_key_code(4)
    );
  keyboard_imp_lock_key_code_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_lock_key_code_1_DYMUX_21430,
      CE => keyboard_imp_lock_key_code_1_CEINV_21426,
      CLK => keyboard_imp_lock_key_code_1_CLKINV_21427,
      SET => GND,
      RST => keyboard_imp_lock_key_code_1_SRINVNOT,
      O => keyboard_imp_lock_key_code(0)
    );
  keyboard_imp_lock_key_code_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_lock_key_code_7_DYMUX_21514,
      CE => keyboard_imp_lock_key_code_7_CEINV_21510,
      CLK => keyboard_imp_lock_key_code_7_CLKINV_21511,
      SET => GND,
      RST => keyboard_imp_lock_key_code_7_SRINVNOT,
      O => keyboard_imp_lock_key_code(6)
    );
  keyboard_imp_lock_key_code_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_lock_key_code_3_DYMUX_21458,
      CE => keyboard_imp_lock_key_code_3_CEINV_21454,
      CLK => keyboard_imp_lock_key_code_3_CLKINV_21455,
      SET => GND,
      RST => keyboard_imp_lock_key_code_3_SRINVNOT,
      O => keyboard_imp_lock_key_code(2)
    );
  keyboard_imp_lock_key_code_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_lock_key_code_3_DXMUX_21467,
      CE => keyboard_imp_lock_key_code_3_CEINV_21454,
      CLK => keyboard_imp_lock_key_code_3_CLKINV_21455,
      SET => GND,
      RST => keyboard_imp_lock_key_code_3_SRINVNOT,
      O => keyboard_imp_lock_key_code(3)
    );
  keyboard_imp_lock_key_code_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_lock_key_code_7_DXMUX_21523,
      CE => keyboard_imp_lock_key_code_7_CEINV_21510,
      CLK => keyboard_imp_lock_key_code_7_CLKINV_21511,
      SET => GND,
      RST => keyboard_imp_lock_key_code_7_SRINVNOT,
      O => keyboard_imp_lock_key_code(7)
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_2_42_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(6),
      ADR1 => register_module_imp_N13_0,
      ADR2 => IF_ID_regs_imp_instruction_out(9),
      ADR3 => register_module_imp_N2,
      O => N1783
    );
  register_module_imp_decoder_imp_read_reg_1_3_5 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(8),
      ADR1 => IF_ID_regs_imp_instruction_out(9),
      ADR2 => IF_ID_regs_imp_instruction_out(10),
      ADR3 => VCC,
      O => register_module_imp_decoder_imp_read_reg_1_3_5_21552
    );
  VGA_romAddr_mux0054_4_6 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_N272,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_4_6_21665
    );
  keyboard_imp_key_value_4_mux0000262_SW0 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => keyboard_imp_key_value_4_mux0000165_16228,
      ADR1 => keyboard_imp_key_value_4_mux0000232,
      ADR2 => keyboard_imp_lock_key_code(2),
      ADR3 => keyboard_imp_lock_key_code(7),
      O => N1753
    );
  keyboard_imp_key_value_4_mux0000262 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => keyboard_imp_key_value_4_mux000045_0,
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_key_value_4_mux000060_0,
      ADR3 => N1753_0,
      O => keyboard_imp_key_value_4_mux0000262_pack_1
    );
  register_module_imp_registers_imp_read_data1_0_59_SW0 : X_LUT4
    generic map(
      INIT => X"FE00"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand2_src_cmp_eq0001,
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR2 => register_module_imp_controller_imp_operand2_src_or000014_16210,
      ADR3 => immediate_from_id_tmp_0_0,
      O => N429
    );
  keyboard_imp_key_value_4_mux0000277 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => keyboard_imp_key_value_4_mux000034_0,
      ADR1 => keyboard_imp_key_value_4_mux0000262_16233,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_key_value(4)
    );
  keyboard_imp_key_value_4_mux0000165 : X_LUT4
    generic map(
      INIT => X"3232"
    )
    port map (
      ADR0 => keyboard_imp_key_value_4_mux0000127_0,
      ADR1 => keyboard_imp_lock_key_code(0),
      ADR2 => N1737_0,
      ADR3 => VCC,
      O => keyboard_imp_key_value_4_mux0000165_pack_1
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_0_SW0 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_op_code_cmp_eq0004_0,
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0007_0,
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      O => N60
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_3_19_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(5),
      ADR1 => register_module_imp_N13_0,
      ADR2 => IF_ID_regs_imp_instruction_out(8),
      ADR3 => register_module_imp_N2,
      O => N1787_pack_1
    );
  keyboard_imp_key_value_4_mux0000115 : X_LUT4
    generic map(
      INIT => X"5D5D"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(3),
      ADR2 => keyboard_imp_lock_key_code(5),
      ADR3 => VCC,
      O => keyboard_imp_key_value_4_mux0000115_pack_1
    );
  VGA_romAddr_mux0054_3_1219 : X_LUT4
    generic map(
      INIT => X"40F0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_write_out_15705,
      ADR2 => VGA_bt_and0003,
      ADR3 => VGA_bt_and0151_0,
      O => VGA_romAddr_mux0054_3_1219_21672
    );
  VGA_romAddr_mux0054_8_1222_SW1 : X_LUT4
    generic map(
      INIT => X"C8FF"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(6),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(7),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(5),
      ADR3 => ALU_MEM_regs_imp_mem_enable_out_15883,
      O => N663
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_3_19_SW1 : X_LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      ADR0 => N1787,
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR2 => register_module_imp_controller_imp_operand1_src_cmp_eq0002,
      ADR3 => IF_ID_regs_imp_instruction_out(2),
      O => N1929
    );
  keyboard_imp_key_value_4_mux0000127 : X_LUT4
    generic map(
      INIT => X"0F01"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(6),
      ADR1 => keyboard_imp_lock_key_code(4),
      ADR2 => keyboard_imp_lock_key_code(2),
      ADR3 => keyboard_imp_key_value_4_mux0000115_16226,
      O => keyboard_imp_key_value_4_mux0000127_21696
    );
  VGA_romAddr_mux0054_7_11221 : X_LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(2),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(1),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(3),
      O => VGA_romAddr_cmp_le0048
    );
  VGA_romAddr_mux0054_6_1252 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(3),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(1),
      ADR2 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR3 => ALU_MEM_regs_imp_mem_address_out(2),
      O => VGA_romAddr_mux0054_6_1252_21624
    );
  VGA_romAddr_mux0054_7_11211 : X_LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(6),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(5),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(7),
      O => VGA_N2101
    );
  ID_ALU_regs_imp_op_code_out_mux0001_3_48_SW0 : X_LUT4
    generic map(
      INIT => X"3323"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => ID_ALU_regs_imp_op_code_out_mux0001_3_5_16249,
      ADR2 => IF_ID_regs_imp_instruction_out(15),
      ADR3 => N1911_0,
      O => N1791
    );
  register_module_imp_registers_imp_regs_0_and00001 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_N38,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_regs_0_and0000
    );
  DM_imp_judge_and0000239 : X_LUT4
    generic map(
      INIT => X"3F1F"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(8),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(14),
      ADR2 => DM_imp_Mcompar_judge_cmp_gt0001_cy_5_Q,
      ADR3 => N1755,
      O => N32_pack_1
    );
  register_module_imp_registers_imp_regs_1_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR1 => register_module_imp_registers_imp_N38,
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_regs_1_and0000
    );
  ID_ALU_regs_imp_op_code_out_mux0001_3_5 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => register_module_imp_N61,
      ADR1 => register_module_imp_controller_imp_op_code_cmp_eq0004_0,
      ADR2 => IF_ID_regs_imp_instruction_out(0),
      ADR3 => register_module_imp_N64_0,
      O => ID_ALU_regs_imp_op_code_out_mux0001_3_5_pack_1
    );
  keyboard_imp_key_value_1_mux000022 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(6),
      ADR1 => keyboard_imp_lock_key_code(5),
      ADR2 => keyboard_imp_lock_key_code(4),
      ADR3 => VCC,
      O => keyboard_imp_key_value_1_mux000022_21809
    );
  keyboard_imp_key_value_1_mux0000237_SW0 : X_LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      ADR0 => keyboard_imp_N7_0,
      ADR1 => keyboard_imp_key_value_1_mux0000211_0,
      ADR2 => keyboard_imp_key_value_1_mux000045_16247,
      ADR3 => keyboard_imp_lock_key_code(2),
      O => N1751
    );
  DM_imp_Ram1OE1 : X_LUT4
    generic map(
      INIT => X"7F7F"
    )
    port map (
      ADR0 => N32,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR3 => VCC,
      O => ram1_oe_OBUF_21936
    );
  ALU_imp_tmp_1_34_SW0 : X_LUT4
    generic map(
      INIT => X"ABC0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(0),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => ID_ALU_regs_imp_op_code_out(2),
      O => N1338
    );
  keyboard_imp_key_value_1_mux000045 : X_LUT4
    generic map(
      INIT => X"11F1"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(4),
      ADR3 => keyboard_imp_lock_key_code(5),
      O => keyboard_imp_key_value_1_mux000045_pack_1
    );
  keyboard_imp_keyboard_drv_obj_data_2_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_16241,
      ADR1 => rst_IBUF_15674,
      ADR2 => keyboard_imp_keyboard_drv_obj_N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_data_2_and0000
    );
  ALU_imp_tmp_2_2_SW1 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(0),
      O => N649
    );
  keyboard_imp_key_value_4_mux000060 : X_LUT4
    generic map(
      INIT => X"AE04"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(5),
      ADR1 => keyboard_imp_lock_key_code(0),
      ADR2 => keyboard_imp_lock_key_code(4),
      ADR3 => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_4_mux000060_21816
    );
  keyboard_imp_keyboard_drv_obj_data_3_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7_16240,
      ADR1 => rst_IBUF_15674,
      ADR2 => keyboard_imp_keyboard_drv_obj_N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_data_3_and0000
    );
  keyboard_imp_key_value_1_mux000068 : X_LUT4
    generic map(
      INIT => X"040F"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_lock_key_code(4),
      ADR2 => keyboard_imp_lock_key_code(2),
      ADR3 => keyboard_imp_lock_key_code(5),
      O => keyboard_imp_key_value_1_mux000068_21880
    );
  keyboard_imp_key_value_5_mux0000118 : X_LUT4
    generic map(
      INIT => X"0606"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(4),
      ADR1 => keyboard_imp_lock_key_code(3),
      ADR2 => keyboard_imp_lock_key_code(5),
      ADR3 => VCC,
      O => keyboard_imp_key_value_5_mux0000118_21888
    );
  ALU_imp_Sh18114 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(5),
      ADR1 => ID_ALU_regs_imp_operand1_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => VCC,
      O => ALU_imp_Sh18114_22025
    );
  DM_imp_Ram1Addr_10_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_10_OBUF_22049
    );
  DM_imp_Ram1Addr_11_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_11_OBUF_22097
    );
  DM_imp_Ram1Addr_12_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_12_OBUF_22121
    );
  ALU_imp_tmp_9_37 : X_LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_Sh101,
      ADR3 => ALU_imp_Sh105,
      O => ALU_imp_tmp_9_37_22008
    );
  ALU_imp_Sh11711 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh109,
      ADR2 => ALU_imp_Sh105,
      ADR3 => VCC,
      O => ALU_imp_N10
    );
  VGA_Madd_romAddr_add0165_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(10),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(8),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(9),
      O => VGA_N72
    );
  VGA_romAddr_cmp_le00381 : X_LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(9),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(10),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(11),
      O => VGA_romAddr_cmp_le0038
    );
  keyboard_imp_keyboard_drv_obj_check_mux00007 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7_16240,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_16241,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9_15952,
      ADR3 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_15954,
      O => keyboard_imp_keyboard_drv_obj_check_mux00007_21977
    );
  register_module_imp_registers_imp_read_data2_0_41 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(0),
      ADR1 => register_module_imp_registers_imp_varindex0001_0_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_0_4_21960
    );
  write_back_data_from_alu_tmp_0_83 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(2),
      ADR1 => ID_ALU_regs_imp_operand1_out(3),
      ADR2 => ID_ALU_regs_imp_operand1_out(4),
      ADR3 => ID_ALU_regs_imp_operand1_out(5),
      O => write_back_data_from_alu_tmp_0_83_22032
    );
  keyboard_imp_keyboard_drv_obj_check_mux000070 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd7_16240,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd8_16241,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd9_15952,
      ADR3 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd10_15954,
      O => keyboard_imp_keyboard_drv_obj_check_mux000070_21984
    );
  register_module_imp_registers_imp_read_data2_2_60_SW0 : X_LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => N750,
      ADR3 => register_module_imp_registers_imp_read_data2_2_17_0,
      O => N778
    );
  DM_imp_Ram1Data_cmp_eq000014 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(10),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(11),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(13),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(12),
      O => DM_imp_Ram1Data_cmp_eq000014_22128
    );
  register_module_imp_registers_imp_read_data2_4_60_SW2 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp_4_0,
      ADR3 => VCC,
      O => N1057
    );
  register_module_imp_registers_imp_read_data2_1_24_SW0 : X_LUT4
    generic map(
      INIT => X"E400"
    )
    port map (
      ADR0 => read_reg_2_from_id(2),
      ADR1 => register_module_imp_registers_imp_Mmux_varindex0001_4_f57,
      ADR2 => register_module_imp_registers_imp_Mmux_varindex0001_3_f57,
      ADR3 => register_module_imp_registers_imp_N43_0,
      O => N893
    );
  register_module_imp_registers_imp_t_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_1_DYMUX_22142,
      CE => register_module_imp_registers_imp_t_1_CEINV_22138,
      CLK => register_module_imp_registers_imp_t_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_1_SRINVNOT,
      O => register_module_imp_registers_imp_t(0)
    );
  DM_imp_Ram1Addr_13_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_13_OBUF_22196
    );
  register_module_imp_registers_imp_t_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_3_DXMUX_22179,
      CE => register_module_imp_registers_imp_t_3_CEINV_22166,
      CLK => register_module_imp_registers_imp_t_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_3_SRINVNOT,
      O => register_module_imp_registers_imp_t(3)
    );
  register_module_imp_registers_imp_t_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_7_DYMUX_22238,
      CE => register_module_imp_registers_imp_t_7_CEINV_22234,
      CLK => register_module_imp_registers_imp_t_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_7_SRINVNOT,
      O => register_module_imp_registers_imp_t(6)
    );
  register_module_imp_registers_imp_t_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_3_DYMUX_22170,
      CE => register_module_imp_registers_imp_t_3_CEINV_22166,
      CLK => register_module_imp_registers_imp_t_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_3_SRINVNOT,
      O => register_module_imp_registers_imp_t(2)
    );
  register_module_imp_registers_imp_t_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_5_DYMUX_22210,
      CE => register_module_imp_registers_imp_t_5_CEINV_22206,
      CLK => register_module_imp_registers_imp_t_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_5_SRINVNOT,
      O => register_module_imp_registers_imp_t(4)
    );
  register_module_imp_registers_imp_t_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_1_DXMUX_22151,
      CE => register_module_imp_registers_imp_t_1_CEINV_22138,
      CLK => register_module_imp_registers_imp_t_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_1_SRINVNOT,
      O => register_module_imp_registers_imp_t(1)
    );
  register_module_imp_registers_imp_t_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_5_DXMUX_22219,
      CE => register_module_imp_registers_imp_t_5_CEINV_22206,
      CLK => register_module_imp_registers_imp_t_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_5_SRINVNOT,
      O => register_module_imp_registers_imp_t(5)
    );
  register_module_imp_registers_imp_t_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_9_DYMUX_22278,
      CE => register_module_imp_registers_imp_t_9_CEINV_22274,
      CLK => register_module_imp_registers_imp_t_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_9_SRINVNOT,
      O => register_module_imp_registers_imp_t(8)
    );
  register_module_imp_registers_imp_t_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_9_DXMUX_22287,
      CE => register_module_imp_registers_imp_t_9_CEINV_22274,
      CLK => register_module_imp_registers_imp_t_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_9_SRINVNOT,
      O => register_module_imp_registers_imp_t(9)
    );
  register_module_imp_registers_imp_read_data2_7_60_SW2 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp_7_0,
      ADR3 => VCC,
      O => N1054
    );
  instruction_fetch_module_imp_u_Ram2Addr_15_1 : X_LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => pc_from_if_tmp_15_0,
      ADR2 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR3 => ALU_MEM_regs_imp_mem_address_out(15),
      O => ram2_addr_15_OBUF_22316
    );
  ALU_imp_Sh98_SW0 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(2),
      ADR1 => ID_ALU_regs_imp_operand1_out(1),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N212
    );
  ID_ALU_regs_imp_pc_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_11_DYMUX_22352,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_11_CLKINV_22349,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_11_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(10)
    );
  ALU_imp_tmp_1_191_SW0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F5E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(1),
      ADR1 => ALU_imp_tmp_cmp_eq0006,
      ADR2 => ALU_imp_tmp_1_34_0,
      ADR3 => ALU_imp_tmp_1_1_0,
      O => N1334
    );
  DM_imp_Ram1Addr_15_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_15_OBUF_22309
    );
  register_module_imp_registers_imp_t_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_7_DXMUX_22247,
      CE => register_module_imp_registers_imp_t_7_CEINV_22234,
      CLK => register_module_imp_registers_imp_t_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_7_SRINVNOT,
      O => register_module_imp_registers_imp_t(7)
    );
  DM_imp_Ram1Addr_14_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_14_OBUF_22264
    );
  ID_ALU_regs_imp_pc_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_11_DXMUX_22360,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_11_CLKINV_22349,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_11_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(11)
    );
  register_module_imp_registers_imp_read_data2_3_60_SW2 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp(3),
      ADR3 => VCC,
      O => N1045
    );
  ID_ALU_regs_imp_pc_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_13_DYMUX_22400,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_13_CLKINV_22397,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_13_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(12)
    );
  ID_ALU_regs_imp_pc_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_15_DXMUX_22432,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_15_CLKINV_22421,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_15_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(15)
    );
  write_back_data_from_alu_tmp_0_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(0),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_0_5_22524
    );
  register_module_imp_decoder_imp_write_back_reg_1_190 : X_LUT4
    generic map(
      INIT => X"8900"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(2),
      ADR1 => IF_ID_regs_imp_instruction_out(3),
      ADR2 => IF_ID_regs_imp_instruction_out(0),
      ADR3 => register_module_imp_decoder_imp_write_back_reg_1_183_16345,
      O => register_module_imp_decoder_imp_write_back_reg_1_190_22460
    );
  VGA_Madd_romAddr_add0117_xor_2_111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(0),
      ADR1 => IF_ID_regs_imp_instruction_out(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N1671
    );
  write_back_data_from_alu_tmp_1_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(1),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_1_5_22548
    );
  write_back_data_from_alu_tmp_8_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(8),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_8_5_22556
    );
  ALU_imp_tmp_2_43_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(1),
      ADR1 => ID_ALU_regs_imp_op_code_out(0),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => VCC,
      O => N1425
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_3_SW0 : X_LUT4
    generic map(
      INIT => X"F6F6"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(0),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => VCC,
      O => N1270
    );
  ID_ALU_regs_imp_pc_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_15_DYMUX_22424,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_15_CLKINV_22421,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_15_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(14)
    );
  write_back_data_from_alu_tmp_9_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(9),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_9_5_22532
    );
  register_module_imp_decoder_imp_write_back_reg_1_183 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(4),
      ADR1 => IF_ID_regs_imp_instruction_out(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_decoder_imp_write_back_reg_1_183_pack_1
    );
  ID_ALU_regs_imp_op_code_out_mux0001_3_48_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FF5D"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => IF_ID_regs_imp_instruction_out(0),
      ADR2 => IF_ID_regs_imp_instruction_out(1),
      ADR3 => IF_ID_regs_imp_instruction_out(12),
      O => N1911
    );
  ID_ALU_regs_imp_pc_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_13_DXMUX_22408,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_13_CLKINV_22397,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_13_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(13)
    );
  write_back_data_from_alu_tmp_12_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(12),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_12_5_22629
    );
  register_module_imp_registers_imp_regs_0_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_11_DYMUX_22643,
      CE => register_module_imp_registers_imp_regs_0_11_CEINV_22639,
      CLK => register_module_imp_registers_imp_regs_0_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_10_16372
    );
  ALU_MEM_regs_imp_write_back_data_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_3_DXMUX_22587,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_3_CLKINV_22570,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_3_FFX_RSTAND_22592,
      O => ALU_MEM_regs_imp_write_back_data_out(3)
    );
  ALU_MEM_regs_imp_write_back_data_out_3_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_3_FFX_RSTAND_22592
    );
  write_back_data_from_alu_tmp_7_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(7),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_7_5_22621
    );
  register_module_imp_registers_imp_regs_0_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_11_DXMUX_22652,
      CE => register_module_imp_registers_imp_regs_0_11_CEINV_22639,
      CLK => register_module_imp_registers_imp_regs_0_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_0_11_SRINVNOT,
      O => register_module_imp_registers_imp_regs_0_11_16371
    );
  write_back_data_from_alu_tmp_3_53 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_3_26_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_3_111_0,
      ADR3 => write_back_data_from_alu_tmp_3_5_16361,
      O => write_back_data_from_alu_tmp(3)
    );
  MEM_WB_regs_imp_write_enable_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_enable_out_DYMUX_22601,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_enable_out_CLKINV_22598,
      SET => GND,
      RST => MEM_WB_regs_imp_write_enable_out_FFY_RSTAND_22606,
      O => MEM_WB_regs_imp_write_enable_out_16364
    );
  MEM_WB_regs_imp_write_enable_out_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_enable_out_FFY_RSTAND_22606
    );
  write_back_data_from_alu_tmp_3_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(3),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_3_5_pack_2
    );
  keyboard_imp_keyboard_drv_obj_paral_data_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_3_DXMUX_25813,
      CE => keyboard_imp_keyboard_drv_obj_paral_data_3_CEINV_25800,
      CLK => keyboard_imp_keyboard_drv_obj_paral_data_3_CLKINV_25801,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_paral_data_3_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_paral_data(3)
    );
  keyboard_imp_keyboard_drv_obj_paral_data_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_5_DYMUX_25832,
      CE => keyboard_imp_keyboard_drv_obj_paral_data_5_CEINV_25828,
      CLK => keyboard_imp_keyboard_drv_obj_paral_data_5_CLKINV_25829,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_paral_data_5_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_paral_data(4)
    );
  keyboard_imp_keyboard_drv_obj_paral_data_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_3_DYMUX_25804,
      CE => keyboard_imp_keyboard_drv_obj_paral_data_3_CEINV_25800,
      CLK => keyboard_imp_keyboard_drv_obj_paral_data_3_CLKINV_25801,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_paral_data_3_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_paral_data(2)
    );
  keyboard_imp_keyboard_drv_obj_paral_data_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_1_DYMUX_25776,
      CE => keyboard_imp_keyboard_drv_obj_paral_data_1_CEINV_25772,
      CLK => keyboard_imp_keyboard_drv_obj_paral_data_1_CLKINV_25773,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_paral_data_1_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_paral_data(0)
    );
  keyboard_imp_keyboard_drv_obj_paral_data_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_7_DXMUX_25869,
      CE => keyboard_imp_keyboard_drv_obj_paral_data_7_CEINV_25856,
      CLK => keyboard_imp_keyboard_drv_obj_paral_data_7_CLKINV_25857,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_paral_data_7_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_paral_data(7)
    );
  keyboard_imp_keyboard_drv_obj_paral_data_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_1_DXMUX_25785,
      CE => keyboard_imp_keyboard_drv_obj_paral_data_1_CEINV_25772,
      CLK => keyboard_imp_keyboard_drv_obj_paral_data_1_CLKINV_25773,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_paral_data_1_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_paral_data(1)
    );
  keyboard_imp_keyboard_drv_obj_paral_data_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_5_DXMUX_25841,
      CE => keyboard_imp_keyboard_drv_obj_paral_data_5_CEINV_25828,
      CLK => keyboard_imp_keyboard_drv_obj_paral_data_5_CLKINV_25829,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_paral_data_5_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_paral_data(5)
    );
  keyboard_imp_keyboard_drv_obj_paral_data_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_paral_data_7_DYMUX_25860,
      CE => keyboard_imp_keyboard_drv_obj_paral_data_7_CEINV_25856,
      CLK => keyboard_imp_keyboard_drv_obj_paral_data_7_CLKINV_25857,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_paral_data_7_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_paral_data(6)
    );
  VGA_y_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_7_DXMUX_27661,
      CE => VGA_y_7_CEINV_27648,
      CLK => VGA_y_7_CLKINV_27649,
      SET => GND,
      RST => VGA_y_7_SRINVNOT,
      O => VGA_y(7)
    );
  register_module_imp_registers_imp_regs_6_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_N37,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_regs_6_and0000
    );
  VGA_bt_and01511_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => VGA_x(9),
      ADR2 => N1167,
      ADR3 => N600,
      O => VGA_bt_and01511_pack_1
    );
  register_module_imp_registers_imp_read_data1_10_9 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => read_reg_1_from_id(1),
      ADR1 => register_module_imp_registers_imp_ih(10),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => register_module_imp_registers_imp_t(10),
      O => register_module_imp_registers_imp_read_data1_10_9_26035
    );
  ALU_MEM_regs_imp_write_back_reg_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_reg_out_1_DYMUX_26054,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_reg_out_1_CLKINV_26051,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_reg_out_1_SRINVNOT,
      O => ALU_MEM_regs_imp_write_back_reg_out(0)
    );
  keyboard_imp_keyboard_drv_obj_data_7_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3_16679,
      ADR1 => rst_IBUF_15674,
      ADR2 => keyboard_imp_keyboard_drv_obj_N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_data_7_and0000
    );
  keyboard_imp_key_value_3_mux000076 : X_LUT4
    generic map(
      INIT => X"1113"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(0),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => keyboard_imp_lock_key_code(4),
      O => keyboard_imp_key_value_3_mux000076_25939
    );
  register_module_imp_registers_imp_regs_4_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_N38,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_regs_4_and0000
    );
  keyboard_imp_key_value_1_mux0000211 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_key_value_1_mux0000192,
      ADR2 => keyboard_imp_lock_key_code(0),
      ADR3 => keyboard_imp_lock_key_code(4),
      O => keyboard_imp_key_value_1_mux0000211_25946
    );
  VGA_romAddr_mux0054_7_111111 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0021,
      ADR1 => VGA_romAddr_cmp_le0029,
      ADR2 => VGA_bt_and0004_0,
      ADR3 => VGA_bt_and01511_16688,
      O => VGA_N3061
    );
  register_module_imp_registers_imp_ih_not00011 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_N36,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(1),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_ih_not0001
    );
  register_module_imp_registers_imp_ra_not00011 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR1 => register_module_imp_registers_imp_N36,
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(1),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_ra_not0001
    );
  register_module_imp_registers_imp_read_data1_12_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(12),
      ADR1 => register_module_imp_registers_imp_N40,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data1_12_1_25994
    );
  keyboard_imp_keyboard_drv_obj_data_6_and00001 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_16680,
      ADR1 => rst_IBUF_15674,
      ADR2 => keyboard_imp_keyboard_drv_obj_N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_data_6_and0000
    );
  register_module_imp_registers_imp_read_data1_11_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(11),
      ADR1 => register_module_imp_registers_imp_N40,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data1_11_1_25985
    );
  register_module_imp_registers_imp_read_data2_10_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(10),
      ADR1 => register_module_imp_registers_imp_t(10),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_10_9_26042
    );
  ALU_MEM_regs_imp_write_back_reg_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_reg_out_1_DXMUX_26062,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_reg_out_1_CLKINV_26051,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_reg_out_1_SRINVNOT,
      O => ALU_MEM_regs_imp_write_back_reg_out(1)
    );
  register_module_imp_registers_imp_read_data1_9_9 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => read_reg_1_from_id(1),
      ADR1 => register_module_imp_registers_imp_ih(9),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => register_module_imp_registers_imp_t(9),
      O => register_module_imp_registers_imp_read_data1_9_9_26162
    );
  register_module_imp_registers_imp_read_data1_15_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_t(15),
      ADR1 => register_module_imp_registers_imp_ih(15),
      ADR2 => read_reg_1_from_id(1),
      ADR3 => read_reg_1_from_id_0_0,
      O => register_module_imp_registers_imp_read_data1_15_9_26155
    );
  VGA_bt_not00012311_SW1 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => VGA_y(3),
      ADR1 => VGA_y_6_1_16188,
      ADR2 => VGA_y(4),
      ADR3 => VCC,
      O => N1264
    );
  register_module_imp_registers_imp_read_data1_13_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_t(13),
      ADR1 => register_module_imp_registers_imp_ih(13),
      ADR2 => read_reg_1_from_id(1),
      ADR3 => read_reg_1_from_id_0_0,
      O => register_module_imp_registers_imp_read_data1_13_9_26107
    );
  ALU_MEM_regs_imp_write_back_reg_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_reg_out_3_DYMUX_26078,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_reg_out_3_CLKINV_26075,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_reg_out_3_SRINVNOT,
      O => ALU_MEM_regs_imp_write_back_reg_out(2)
    );
  register_module_imp_registers_imp_read_data1_0_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_t(0),
      ADR1 => register_module_imp_registers_imp_ih(0),
      ADR2 => read_reg_1_from_id(1),
      ADR3 => read_reg_1_from_id_0_0,
      O => register_module_imp_registers_imp_read_data1_0_9_26114
    );
  register_module_imp_registers_imp_read_data2_3_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_3_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_3_33_26202
    );
  register_module_imp_registers_imp_read_data1_14_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_t(14),
      ADR1 => register_module_imp_registers_imp_ih(14),
      ADR2 => read_reg_1_from_id(1),
      ADR3 => read_reg_1_from_id_0_0,
      O => register_module_imp_registers_imp_read_data1_14_9_26131
    );
  register_module_imp_registers_imp_read_data2_15_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_15_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_15_33_26210
    );
  register_module_imp_registers_imp_read_data1_1_9 : X_LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_t(1),
      ADR1 => register_module_imp_registers_imp_ih(1),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => read_reg_1_from_id(1),
      O => register_module_imp_registers_imp_read_data1_1_9_26138
    );
  VGA_bt_not000111_SW0 : X_LUT4
    generic map(
      INIT => X"DFDF"
    )
    port map (
      ADR0 => VGA_y_6_1_16188,
      ADR1 => VGA_y(3),
      ADR2 => VGA_y(4),
      ADR3 => VCC,
      O => N1266
    );
  ALU_MEM_regs_imp_write_back_reg_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_reg_out_3_DXMUX_26086,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_reg_out_3_CLKINV_26075,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_reg_out_3_SRINVNOT,
      O => ALU_MEM_regs_imp_write_back_reg_out(3)
    );
  register_module_imp_registers_imp_read_data2_6_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_6_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_6_33_26226
    );
  register_module_imp_controller_imp_operand1_src_cmp_eq00021 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => register_module_imp_N58,
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => IF_ID_regs_imp_instruction_out(15),
      ADR3 => IF_ID_regs_imp_instruction_out(11),
      O => register_module_imp_controller_imp_operand1_src_cmp_eq0002_pack_1
    );
  register_module_imp_controller_imp_operand1_src_cmp_eq00071 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => IF_ID_regs_imp_instruction_out(15),
      ADR3 => register_module_imp_N58,
      O => register_module_imp_controller_imp_operand1_src_cmp_eq0007
    );
  register_module_imp_registers_imp_read_data2_9_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_9_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_9_33_26274
    );
  register_module_imp_registers_imp_read_data2_14_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_14_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_14_33_26234
    );
  register_module_imp_registers_imp_read_data2_9_60 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => is_hazard_2_to_id_tmp,
      ADR1 => N764_0,
      ADR2 => register_module_imp_registers_imp_read_data2_9_17_16740,
      ADR3 => register_module_imp_registers_imp_read_data2_9_4_16741,
      O => register_module_imp_read_data2_tmp_9_pack_1
    );
  keyboard_imp_key_value_2_mux00009 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(0),
      ADR1 => keyboard_imp_lock_key_code(3),
      ADR2 => keyboard_imp_lock_key_code(1),
      ADR3 => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_2_mux00009_26334
    );
  structural_hazard_detector_imp_ram2_we_and00001 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_write_out_15705,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram2_we_to_if_tmp
    );
  keyboard_imp_key_value_3_mux0000124 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_lock_key_code(6),
      ADR2 => keyboard_imp_lock_key_code(1),
      ADR3 => keyboard_imp_lock_key_code(4),
      O => keyboard_imp_key_value_3_mux0000124_26341
    );
  instruction_fetch_module_imp_u_Ram2OE_inv1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_write_out_15705,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_fetch_module_imp_u_Ram2OE_inv
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_1_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => register_module_imp_N13_0,
      ADR1 => IF_ID_regs_imp_instruction_out(7),
      ADR2 => register_module_imp_controller_imp_operand1_src_cmp_eq0002,
      ADR3 => IF_ID_regs_imp_instruction_out(4),
      O => N58
    );
  register_module_imp_registers_imp_read_data2_8_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_8_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_8_33_26250
    );
  register_module_imp_registers_imp_read_data2_13_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_13_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_13_33_26258
    );
  register_module_imp_registers_imp_read_data2_12_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_12_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_12_33_26282
    );
  ID_ALU_regs_imp_operand1_out_mux0001_6_1 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => branch_relative_reg_data_from_id_tmp_9_0,
      ADR3 => register_module_imp_read_data2_tmp_9_Q,
      O => ID_ALU_regs_imp_operand1_out_mux0001(6)
    );
  ID_ALU_regs_imp_operand1_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_9_DXMUX_26313,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_9_CLKINV_26297,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_9_FFX_RSTAND_26318,
      O => ID_ALU_regs_imp_operand1_out(9)
    );
  ID_ALU_regs_imp_operand1_out_9_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_9_FFX_RSTAND_26318
    );
  register_module_imp_registers_imp_read_data1_1_59_SW1_SW1_F : X_LUT4
    generic map(
      INIT => X"D1F3"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp_1_0,
      ADR3 => register_module_imp_registers_imp_read_data1_1_17_0,
      O => N1583
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_2_6 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand1_src_cmp_eq0007_0,
      ADR1 => register_module_imp_controller_imp_op_code_cmp_eq0004_0,
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => VCC,
      O => ID_ALU_regs_imp_write_back_reg_out_mux0001_2_6_pack_1
    );
  VGA_CLK_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_CLK_21_DYMUX_26423,
      CE => VCC,
      CLK => VGA_CLK_21_CLKINV_26420,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => VGA_CLK_21_SRINV_26421,
      O => VGA_CLK_21
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_2_14 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0002,
      ADR2 => IF_ID_regs_imp_instruction_out(3),
      ADR3 => ID_ALU_regs_imp_write_back_reg_out_mux0001_2_6_16760,
      O => ID_ALU_regs_imp_write_back_reg_out_mux0001_2_14_26521
    );
  register_module_imp_controller_imp_operand2_src_0_24 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => IF_ID_regs_imp_instruction_out(15),
      ADR3 => IF_ID_regs_imp_instruction_out(14),
      O => register_module_imp_controller_imp_operand2_src_0_24_26413
    );
  VGA_bt_mux0000_0_1251_SW2 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => VGA_N400,
      ADR1 => VGA_y(5),
      ADR2 => VGA_y(4),
      ADR3 => VGA_bt_and0149_0,
      O => N1202
    );
  register_module_imp_registers_imp_read_data1_1_59_SW1_SW0_F : X_LUT4
    generic map(
      INIT => X"D1C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp_1_0,
      ADR3 => register_module_imp_registers_imp_read_data1_1_17_0,
      O => N1581
    );
  write_back_data_from_mem_tmp_10_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N3211,
      ADR3 => N337,
      O => N1703_pack_2
    );
  keyboard_imp_key_value_2_mux0000156_SW0 : X_LUT4
    generic map(
      INIT => X"C8FF"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(5),
      ADR1 => keyboard_imp_lock_key_code(0),
      ADR2 => keyboard_imp_lock_key_code(2),
      ADR3 => keyboard_imp_lock_key_code(3),
      O => N1747_pack_1
    );
  keyboard_imp_key_value_2_mux0000156 : X_LUT4
    generic map(
      INIT => X"040F"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(6),
      ADR1 => keyboard_imp_key_value_2_mux0000131_0,
      ADR2 => keyboard_imp_lock_key_code(4),
      ADR3 => N1747,
      O => keyboard_imp_key_value_2_mux0000156_26449
    );
  register_module_imp_decoder_imp_immediate_3_21 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand2_src_cmp_eq0001,
      ADR1 => register_module_imp_decoder_imp_immediate_or0002,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_N14_pack_1
    );
  VGA_romAddr_mux0054_9_613_SW1 : X_LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => N345,
      ADR2 => N346,
      ADR3 => VGA_y(5),
      O => N1941
    );
  write_back_data_from_mem_tmp_10_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(10),
      ADR2 => N1703,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(10)
    );
  register_module_imp_decoder_imp_immediate_1_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(1),
      ADR1 => register_module_imp_N0,
      ADR2 => IF_ID_regs_imp_instruction_out(3),
      ADR3 => register_module_imp_N14,
      O => immediate_from_id_tmp(1)
    );
  MEM_WB_regs_imp_write_back_data_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_10_DXMUX_26553,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_10_CLKINV_26536,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_10_FFX_RSTAND_26558,
      O => MEM_WB_regs_imp_write_back_data_out(10)
    );
  MEM_WB_regs_imp_write_back_data_out_10_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_10_FFX_RSTAND_26558
    );
  DM_imp_Ram1Data_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(10),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_10_IOBUF
    );
  write_back_data_from_mem_tmp_12_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(12),
      ADR2 => N1719,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(12)
    );
  ALU_imp_Sh771 : X_LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => ID_ALU_regs_imp_operand2_out(1),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => ALU_imp_N01,
      O => ALU_imp_Sh77
    );
  write_back_data_from_mem_tmp_13_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N318,
      ADR3 => N334,
      O => N1717_pack_2
    );
  write_back_data_from_mem_tmp_13_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(13),
      ADR2 => N1717,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(13)
    );
  MEM_WB_regs_imp_write_back_data_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_13_DXMUX_26696,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_13_CLKINV_26679,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_13_FFX_RSTAND_26701,
      O => MEM_WB_regs_imp_write_back_data_out(13)
    );
  MEM_WB_regs_imp_write_back_data_out_13_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_13_FFX_RSTAND_26701
    );
  DM_imp_Ram1Data_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(12),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_12_IOBUF
    );
  write_back_data_from_mem_tmp_12_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N319,
      ADR3 => N335,
      O => N1719_pack_2
    );
  ALU_imp_tmp_15_57_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => ID_ALU_regs_imp_operand2_out(0),
      O => N1471
    );
  ALU_MEM_regs_imp_mem_enable_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_enable_out_DYMUX_26660,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_enable_out_CLKINV_26657,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_enable_out_FFY_RSTAND_26665,
      O => ALU_MEM_regs_imp_mem_enable_out_15883
    );
  ALU_MEM_regs_imp_mem_enable_out_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_enable_out_FFY_RSTAND_26665
    );
  DM_imp_Ram1Data_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(11),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_11_IOBUF
    );
  keyboard_imp_keyboard_drv_obj_kdata : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_kdata_DYMUX_26589,
      CE => VCC,
      CLK => keyboard_imp_keyboard_drv_obj_kdata_CLKINV_26587,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_kdata_16033
    );
  MEM_WB_regs_imp_write_back_data_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_12_DXMUX_26646,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_12_CLKINV_26629,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_12_FFX_RSTAND_26651,
      O => MEM_WB_regs_imp_write_back_data_out(12)
    );
  MEM_WB_regs_imp_write_back_data_out_12_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_12_FFX_RSTAND_26651
    );
  VGA_bt_and015026 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_bt_and015023_15981,
      ADR1 => VGA_bt_and015011_0,
      ADR2 => VGA_x(6),
      ADR3 => VGA_N438_0,
      O => VGA_bt_and0150_pack_1
    );
  VGA_romAddr_mux0054_6_1553 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => N1105_0,
      ADR1 => VGA_romAddr_cmp_le0042,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_6_1553_26796
    );
  VGA_bt_and014511 : X_LUT4
    generic map(
      INIT => X"0FF8"
    )
    port map (
      ADR0 => VGA_x_0_1_16789,
      ADR1 => VGA_x_1_1_16790,
      ADR2 => VGA_x_2_1_16791,
      ADR3 => VGA_x_3_2_16792,
      O => VGA_N15
    );
  write_back_data_from_mem_tmp_15_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(15),
      ADR2 => N1701,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(15)
    );
  DM_imp_Ram1Data_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_15_IOBUF
    );
  write_back_data_from_mem_tmp_15_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N316,
      ADR3 => N332,
      O => N1701_pack_2
    );
  MEM_WB_regs_imp_write_back_data_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_15_DXMUX_26876,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_15_CLKINV_26859,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_15_FFX_RSTAND_26881,
      O => MEM_WB_regs_imp_write_back_data_out(15)
    );
  MEM_WB_regs_imp_write_back_data_out_15_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_15_FFX_RSTAND_26881
    );
  write_back_data_from_mem_tmp_14_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N317,
      ADR3 => N333,
      O => N1715_pack_2
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"8FD7"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_16034,
      ADR1 => keyboard_imp_keyboard_drv_obj_check_16035,
      ADR2 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR3 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_16031,
      O => N111
    );
  write_back_data_from_mem_tmp_14_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(14),
      ADR2 => N1715,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(14)
    );
  MEM_WB_regs_imp_write_back_data_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_14_DXMUX_26840,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_14_CLKINV_26823,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_14_FFX_RSTAND_26845,
      O => MEM_WB_regs_imp_write_back_data_out(14)
    );
  MEM_WB_regs_imp_write_back_data_out_14_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_14_FFX_RSTAND_26845
    );
  keyboard_imp_keyboard_drv_obj_paral_data_not00011 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_16031,
      ADR2 => keyboard_imp_keyboard_drv_obj_N7,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_paral_data_not0001
    );
  DM_imp_Ram1Data_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(13),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_13_IOBUF
    );
  DM_imp_Ram1Data_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(14),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_14_IOBUF
    );
  VGA_bt_and00031 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_y(8),
      ADR2 => VGA_y(5),
      ADR3 => N1467,
      O => VGA_bt_and0003_pack_3
    );
  MEM_WB_regs_imp_write_back_reg_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_reg_out_3_DXMUX_26972,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_reg_out_3_CLKINV_26961,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_reg_out_3_SRINVNOT,
      O => MEM_WB_regs_imp_write_back_reg_out(3)
    );
  VGA_bt_and0144_1 : X_LUT4
    generic map(
      INIT => X"0257"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_N267,
      ADR2 => N573_0,
      ADR3 => N299_0,
      O => VGA_bt_and01441
    );
  MEM_WB_regs_imp_write_back_reg_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_reg_out_3_DYMUX_26964,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_reg_out_3_CLKINV_26961,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_reg_out_3_SRINVNOT,
      O => MEM_WB_regs_imp_write_back_reg_out(2)
    );
  MEM_WB_regs_imp_write_back_reg_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_reg_out_1_DXMUX_26948,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_reg_out_1_CLKINV_26937,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_reg_out_1_SRINVNOT,
      O => MEM_WB_regs_imp_write_back_reg_out(1)
    );
  keyboard_imp_lock_key_code_not000137 : X_LUT4
    generic map(
      INIT => X"7FFE"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_paral_data(7),
      ADR1 => keyboard_imp_keyboard_drv_obj_paral_data(6),
      ADR2 => keyboard_imp_keyboard_drv_obj_paral_data(5),
      ADR3 => keyboard_imp_keyboard_drv_obj_paral_data(4),
      O => keyboard_imp_lock_key_code_not000137_pack_1
    );
  VGA_bt_cmp_le0009211 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_x(5),
      ADR2 => VGA_x(3),
      ADR3 => VGA_N267,
      O => VGA_N1021
    );
  MEM_WB_regs_imp_write_back_reg_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_reg_out_1_DYMUX_26940,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_reg_out_1_CLKINV_26937,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_reg_out_1_SRINVNOT,
      O => MEM_WB_regs_imp_write_back_reg_out(0)
    );
  VGA_romAddr_and0000150 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_x(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_and0000150_27024
    );
  keyboard_imp_lock_key_code_not000154 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => keyboard_imp_stat_FSM_FFd1_16806,
      ADR1 => keyboard_imp_lock_key_code_not00014_0,
      ADR2 => keyboard_imp_lock_key_code_not000137_16808,
      ADR3 => VCC,
      O => keyboard_imp_lock_key_code_not0001
    );
  VGA_romAddr_mux0054_5_1687 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_5_1559_0,
      ADR1 => VGA_bt_and0150,
      ADR2 => VGA_bt_and0001,
      ADR3 => VGA_romAddr_mux0054_5_1642,
      O => VGA_romAddr_mux0054_5_1687_27048
    );
  VGA_y_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_7_DYMUX_27652,
      CE => VGA_y_7_CEINV_27648,
      CLK => VGA_y_7_CLKINV_27649,
      SET => GND,
      RST => VGA_y_7_SRINVNOT,
      O => VGA_y(6)
    );
  VGA_x_cmp_eq0000_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => VGA_x(5),
      ADR2 => VGA_x(7),
      ADR3 => VGA_x(6),
      O => N9
    );
  VGA_bt_and00011 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_and0001_pack_1
    );
  VGA_bt_not0001416_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0014_0,
      ADR1 => VGA_bt_cmp_ge0014,
      ADR2 => VGA_bt_not0001123_16830,
      ADR3 => N1479_0,
      O => N426
    );
  VGA_bt_and0143 : X_LUT4
    generic map(
      INIT => X"001C"
    )
    port map (
      ADR0 => VGA_N289,
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(3),
      ADR3 => N235_0,
      O => VGA_bt_and0143_pack_1
    );
  VGA_romAddr_mux0054_9_1151 : X_LUT4
    generic map(
      INIT => X"00DF"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => VGA_N400,
      ADR3 => VGA_bt_and0003,
      O => VGA_romAddr_mux0054_6_1647
    );
  keyboard_imp_key_value_5_mux000022 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(2),
      ADR1 => keyboard_imp_lock_key_code(4),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => VCC,
      O => keyboard_imp_key_value_5_mux000022_27168
    );
  DM_imp_Ram1Data_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(7),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_7_IOBUF
    );
  DM_imp_Ram1Data_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(9),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_9_IOBUF
    );
  DM_imp_Ram1Data_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(1),
      ADR2 => N3,
      ADR3 => data_ready_IBUF_16816,
      O => ram1_data_1_IOBUF
    );
  DM_imp_Ram1Data_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(8),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_8_IOBUF
    );
  DM_imp_wrn1 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR1 => ALU_MEM_regs_imp_mem_write_out_15705,
      ADR2 => clk,
      ADR3 => N3,
      O => wrn_OBUF_27216
    );
  DM_imp_Ram1Data_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(2),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_2_IOBUF
    );
  DM_imp_Ram1Data_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(3),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_3_IOBUF
    );
  DM_imp_Ram1Data_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(4),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_4_IOBUF
    );
  DM_imp_Ram1Data_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(5),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_5_IOBUF
    );
  keyboard_imp_key_value_4_mux000045 : X_LUT4
    generic map(
      INIT => X"88A8"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_lock_key_code(6),
      ADR2 => keyboard_imp_lock_key_code(4),
      ADR3 => keyboard_imp_lock_key_code(2),
      O => keyboard_imp_key_value_4_mux000045_27160
    );
  DM_imp_Ram1Data_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(6),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => ram1_data_6_IOBUF
    );
  VGA_x_3_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_3_2_DYMUX_27310,
      CE => VCC,
      CLK => VGA_x_3_2_CLKINV_27307,
      SET => GND,
      RST => VGA_x_3_2_FFY_RSTAND_27315,
      O => VGA_x_3_2_16792
    );
  VGA_x_3_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_3_2_FFY_RSTAND_27315
    );
  VGA_x_8_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_8_2_DYMUX_27366,
      CE => VCC,
      CLK => VGA_x_8_2_CLKINV_27363,
      SET => GND,
      RST => VGA_x_8_2_FFY_RSTAND_27371,
      O => VGA_x_8_2_16848
    );
  VGA_x_8_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_8_2_FFY_RSTAND_27371
    );
  VGA_bt_and0146 : X_LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => VGA_x(9),
      ADR2 => N788_0,
      ADR3 => VGA_N13,
      O => VGA_romAddr_mux0054_7_1016_SW2_pack_1
    );
  VGA_x_4_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_4_2_DYMUX_27324,
      CE => VCC,
      CLK => VGA_x_4_2_CLKINV_27321,
      SET => GND,
      RST => VGA_x_4_2_FFY_RSTAND_27329,
      O => VGA_x_4_2_16842
    );
  VGA_x_4_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_4_2_FFY_RSTAND_27329
    );
  VGA_romAddr_mux0054_5_331 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_bt_and0147,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_N280
    );
  VGA_x_6_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_6_2_DYMUX_27338,
      CE => VCC,
      CLK => VGA_x_6_2_CLKINV_27335,
      SET => GND,
      RST => VGA_x_6_2_FFY_RSTAND_27343,
      O => VGA_x_6_2_16844
    );
  VGA_x_6_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_6_2_FFY_RSTAND_27343
    );
  VGA_x_7_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_7_2_DYMUX_27352,
      CE => VCC,
      CLK => VGA_x_7_2_CLKINV_27349,
      SET => GND,
      RST => VGA_x_7_2_FFY_RSTAND_27357,
      O => VGA_x_7_2_16846
    );
  VGA_x_7_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_7_2_FFY_RSTAND_27357
    );
  VGA_bt_and0144 : X_LUT4
    generic map(
      INIT => X"0257"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_N267,
      ADR2 => N573_0,
      ADR3 => N299_0,
      O => VGA_bt_and0144_pack_1
    );
  VGA_romAddr_mux0054_4_1207 : X_LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0003,
      ADR3 => VGA_romAddr_mux0054_7_1016_SW2,
      O => VGA_romAddr_mux0054_4_1207_27300
    );
  VGA_romAddr_mux0054_5_654_SW0 : X_LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      ADR0 => N975_0,
      ADR1 => VGA_romAddr_mux0054_4_1779,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VGA_romAddr_mux0054_5_613,
      O => N565
    );
  VGA_x_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_1_DYMUX_27413,
      CE => VCC,
      CLK => VGA_x_1_CLKINV_27410,
      SET => GND,
      RST => VGA_x_1_SRINVNOT,
      O => VGA_x(0)
    );
  VGA_x_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_3_DXMUX_27445,
      CE => VCC,
      CLK => VGA_x_3_CLKINV_27434,
      SET => GND,
      RST => VGA_x_3_SRINVNOT,
      O => VGA_x(3)
    );
  VGA_Madd_romAddr_add0181_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => pc_from_if_tmp_5_0,
      ADR1 => pc_from_if_tmp_4_0,
      ADR2 => pc_from_if_tmp_6_0,
      ADR3 => VCC,
      O => VGA_N74_pack_1
    );
  VGA_x_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_1_DXMUX_27421,
      CE => VCC,
      CLK => VGA_x_1_CLKINV_27410,
      SET => GND,
      RST => VGA_x_1_SRINVNOT,
      O => VGA_x(1)
    );
  VGA_romAddr_mux0054_8_1222_SW2 : X_LUT4
    generic map(
      INIT => X"E14B"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N34,
      ADR2 => VGA_N74,
      ADR3 => ID_forward_IF_regs_imp_branch_target_out(7),
      O => N1105
    );
  VGA_Madd_romAddr_add0077_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_5_15811,
      ADR1 => register_module_imp_registers_imp_regs_2_4_15812,
      ADR2 => register_module_imp_registers_imp_regs_2_6_15810,
      ADR3 => VCC,
      O => VGA_N62
    );
  VGA_y_7_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_7_2_DYMUX_27396,
      CE => VGA_y_7_2_CEINV_27392,
      CLK => VGA_y_7_2_CLKINV_27393,
      SET => GND,
      RST => VGA_y_7_2_FFY_RSTAND_27402,
      O => VGA_y_7_2_16853
    );
  VGA_y_7_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_y_7_2_FFY_RSTAND_27402
    );
  VGA_romAddr_cmp_le00181 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_7_15813,
      ADR1 => register_module_imp_registers_imp_regs_2_5_15811,
      ADR2 => register_module_imp_registers_imp_regs_2_6_15810,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0018
    );
  VGA_Madd_romAddr_add0149_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(13),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(12),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(14),
      ADR3 => VCC,
      O => VGA_N68
    );
  VGA_romAddr_mux0054_4_1457_SW0 : X_LUT4
    generic map(
      INIT => X"9898"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(12),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(13),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(14),
      ADR3 => VCC,
      O => N1857
    );
  VGA_x_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_3_DYMUX_27437,
      CE => VCC,
      CLK => VGA_x_3_CLKINV_27434,
      SET => GND,
      RST => VGA_x_3_SRINVNOT,
      O => VGA_x(2)
    );
  VGA_x_9_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_9_2_DYMUX_27380,
      CE => VCC,
      CLK => VGA_x_9_2_CLKINV_27377,
      SET => GND,
      RST => VGA_x_9_2_FFY_RSTAND_27385,
      O => VGA_x_9_2_16850
    );
  VGA_x_9_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_9_2_FFY_RSTAND_27385
    );
  VGA_x_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_7_DXMUX_27565,
      CE => VCC,
      CLK => VGA_x_7_CLKINV_27554,
      SET => GND,
      RST => VGA_x_7_SRINVNOT,
      O => VGA_x(7)
    );
  VGA_x_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_5_DYMUX_27533,
      CE => VCC,
      CLK => VGA_x_5_CLKINV_27530,
      SET => GND,
      RST => VGA_x_5_SRINVNOT,
      O => VGA_x(4)
    );
  VGA_x_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_5_DXMUX_27541,
      CE => VCC,
      CLK => VGA_x_5_CLKINV_27530,
      SET => GND,
      RST => VGA_x_5_SRINVNOT,
      O => VGA_x(5)
    );
  VGA_y_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_3_DYMUX_27581,
      CE => VGA_y_3_CEINV_27577,
      CLK => VGA_y_3_CLKINV_27578,
      SET => GND,
      RST => VGA_y_3_FFY_RSTAND_27587,
      O => VGA_y(3)
    );
  VGA_y_3_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_y_3_FFY_RSTAND_27587
    );
  VGA_x_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_9_DYMUX_27598,
      CE => VCC,
      CLK => VGA_x_9_CLKINV_27595,
      SET => GND,
      RST => VGA_x_9_SRINVNOT,
      O => VGA_x(8)
    );
  VGA_x_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_9_DXMUX_27606,
      CE => VCC,
      CLK => VGA_x_9_CLKINV_27595,
      SET => GND,
      RST => VGA_x_9_SRINVNOT,
      O => VGA_x(9)
    );
  VGA_y_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_5_DYMUX_27624,
      CE => VGA_y_5_CEINV_27620,
      CLK => VGA_y_5_CLKINV_27621,
      SET => GND,
      RST => VGA_y_5_SRINVNOT,
      O => VGA_y(4)
    );
  VGA_x_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_7_DYMUX_27557,
      CE => VCC,
      CLK => VGA_x_7_CLKINV_27554,
      SET => GND,
      RST => VGA_x_7_SRINVNOT,
      O => VGA_x(6)
    );
  VGA_romAddr_mux0054_4_2151 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_y(5),
      ADR2 => VGA_N276,
      ADR3 => VGA_bt_and0004_0,
      O => VGA_N425
    );
  VGA_romAddr_mux0054_4_1457 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => N1857_0,
      ADR1 => ALU_MEM_regs_imp_mem_data_out(15),
      ADR2 => VGA_bt_and0149_0,
      ADR3 => VGA_bt_and0002_0,
      O => VGA_romAddr_mux0054_4_1457_24741
    );
  IF_ID_regs_imp_instruction_out_12_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_12_1_DXMUX_24600,
      CE => IF_ID_regs_imp_instruction_out_12_1_CEINV_24581,
      CLK => IF_ID_regs_imp_instruction_out_12_1_CLKINV_24582,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_12_1_FFX_RSTAND_24606,
      O => IF_ID_regs_imp_instruction_out_12_1_16564
    );
  IF_ID_regs_imp_instruction_out_12_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_12_1_FFX_RSTAND_24606
    );
  instruction_fetch_module_imp_u_InstOut_12_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N335,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp(12)
    );
  VGA_romAddr_mux0054_4_1411 : X_LUT4
    generic map(
      INIT => X"88D7"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N346,
      ADR2 => N347,
      ADR3 => VGA_romAddr_cmp_le0029,
      O => VGA_N249
    );
  VGA_romAddr_mux0054_4_1230 : X_LUT4
    generic map(
      INIT => X"8280"
    )
    port map (
      ADR0 => pc_from_if_tmp_15_0,
      ADR1 => pc_from_if_tmp_13_0,
      ADR2 => pc_from_if_tmp_12_0,
      ADR3 => pc_from_if_tmp_14_0,
      O => VGA_romAddr_mux0054_4_1230_pack_1
    );
  VGA_romAddr_mux0054_5_1455 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(10),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(8),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(9),
      ADR3 => ALU_MEM_regs_imp_mem_data_out(11),
      O => VGA_romAddr_mux0054_5_1455_24566
    );
  VGA_romAddr_mux0054_4_1131 : X_LUT4
    generic map(
      INIT => X"88D7"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N334,
      ADR2 => N335,
      ADR3 => VGA_romAddr_cmp_le0005,
      O => VGA_N252
    );
  structural_hazard_detector_imp_is_hazard_and00001 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => is_structural_hazard_to_if_tmp
    );
  structural_hazard_detector_imp_ram2_in_address_15_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ID_forward_IF_regs_imp_stall_inv
    );
  VGA_romAddr_mux0054_4_1248 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_1219_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_romAddr_mux0054_4_1230_16566,
      ADR3 => VGA_bt_and0147,
      O => VGA_romAddr_mux0054_4_1248_24629
    );
  VGA_romAddr_mux0054_6_2111 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => N344,
      ADR1 => N345,
      ADR2 => rst_IBUF_15674,
      ADR3 => N346,
      O => VGA_N162
    );
  VGA_romAddr_mux0054_4_1273 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => pc_from_if_tmp_9_0,
      ADR1 => pc_from_if_tmp_11_0,
      ADR2 => pc_from_if_tmp_8_0,
      ADR3 => pc_from_if_tmp_10_0,
      O => VGA_romAddr_mux0054_4_1273_pack_1
    );
  VGA_bt_and00061 : X_LUT4
    generic map(
      INIT => X"2020"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => VGA_N276,
      ADR3 => VCC,
      O => VGA_bt_and0006
    );
  VGA_romAddr_mux0054_4_1345 : X_LUT4
    generic map(
      INIT => X"2023"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_1273_16575,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_bt_and0150,
      ADR3 => N641,
      O => VGA_romAddr_mux0054_4_1345_24725
    );
  VGA_romAddr_mux0054_6_1702 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(3),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(1),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(2),
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_1702_24821
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000060 : X_LUT4
    generic map(
      INIT => X"2100"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(2),
      ADR1 => N553,
      ADR2 => read_reg_1_from_id(2),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026_0,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_pack_1
    );
  VGA_SF3611 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_x(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N307
    );
  VGA_bt_cmp_ge00102_SW0 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(1),
      ADR3 => VGA_N294,
      O => N52
    );
  VGA_romAddr_mux0054_4_1476 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(13),
      ADR2 => VGA_bt_and0149_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_4_1476_24797
    );
  VGA_romAddr_mux0054_6_1076 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_3_15908,
      ADR1 => register_module_imp_registers_imp_regs_1_1_15907,
      ADR2 => register_module_imp_registers_imp_regs_1_2_15910,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_1076_24869
    );
  VGA_romAddr_mux0054_5_1361 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(14),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(13),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(12),
      ADR3 => ALU_MEM_regs_imp_mem_data_out(15),
      O => VGA_romAddr_mux0054_5_1361_24885
    );
  VGA_romAddr_mux0054_5_321_SW0 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_5_207_0,
      ADR1 => VGA_romAddr_mux0054_5_293_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0144_15781,
      O => N1268
    );
  VGA_romAddr_cmp_le00341 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(13),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(14),
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0034
    );
  VGA_romAddr_mux0054_4_1396 : X_LUT4
    generic map(
      INIT => X"E100"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0005,
      ADR1 => instruction_from_if_tmp_12_0,
      ADR2 => instruction_from_if_tmp_13_0,
      ADR3 => VGA_bt_and0149_0,
      O => VGA_romAddr_mux0054_4_1396_24789
    );
  register_module_imp_registers_imp_read_data1_0_53_SW0 : X_LUT4
    generic map(
      INIT => X"FE00"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      ADR3 => register_module_imp_registers_imp_read_data1_0_41,
      O => N674
    );
  VGA_romAddr_mux0054_5_1181 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_2_15910,
      ADR1 => register_module_imp_registers_imp_regs_1_1_15907,
      ADR2 => register_module_imp_registers_imp_regs_1_0_15909,
      ADR3 => register_module_imp_registers_imp_regs_1_3_15908,
      O => VGA_romAddr_mux0054_5_1181_24861
    );
  VGA_romAddr_mux0054_9_1121 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0034_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VCC,
      O => VGA_N284
    );
  VGA_romAddr_mux0054_5_1227 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_5_1215_0,
      ADR1 => VGA_romAddr_mux0054_5_1181_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_5_1227_24838
    );
  VGA_romAddr_mux0054_5_1467 : X_LUT4
    generic map(
      INIT => X"AA0C"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_5_1455_0,
      ADR1 => VGA_romAddr_mux0054_5_1421_0,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_5_1467_24934
    );
  VGA_romAddr_mux0054_4_1495 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(1),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(3),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(0),
      ADR3 => ALU_MEM_regs_imp_mem_data_out(2),
      O => VGA_romAddr_mux0054_4_1495_24813
    );
  VGA_romAddr_mux0054_7_3131 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_11_15802,
      ADR1 => register_module_imp_registers_imp_regs_2_10_15799,
      ADR2 => register_module_imp_registers_imp_regs_2_9_15801,
      ADR3 => VCC,
      O => VGA_N336
    );
  VGA_romAddr_cmp_le00171 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_7_15874,
      ADR1 => register_module_imp_registers_imp_regs_1_5_15872,
      ADR2 => register_module_imp_registers_imp_regs_1_6_15871,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0017
    );
  VGA_romAddr_mux0054_6_1093 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_7_15874,
      ADR1 => register_module_imp_registers_imp_regs_1_6_15871,
      ADR2 => register_module_imp_registers_imp_regs_1_5_15872,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_1093_25032
    );
  VGA_romAddr_mux0054_7_845_SW0 : X_LUT4
    generic map(
      INIT => X"33F5"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0048_0,
      ADR1 => VGA_romAddr_cmp_le0038_0,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VGA_bt_and0150,
      O => N582
    );
  instruction_fetch_module_imp_u_InstOut_10_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N337,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp(10)
    );
  VGA_romAddr_mux0054_6_1741 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(11),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(10),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(9),
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_1741_25080
    );
  VGA_romAddr_mux0054_7_111311 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(11),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(10),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(9),
      ADR3 => VCC,
      O => VGA_N2271
    );
  IF_ID_regs_imp_instruction_out_10_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_10_1_DXMUX_25011,
      CE => IF_ID_regs_imp_instruction_out_10_1_CEINV_24992,
      CLK => IF_ID_regs_imp_instruction_out_10_1_CLKINV_24993,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_10_1_FFX_RSTAND_25017,
      O => IF_ID_regs_imp_instruction_out_10_1_16608
    );
  IF_ID_regs_imp_instruction_out_10_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_10_1_FFX_RSTAND_25017
    );
  VGA_romAddr_mux0054_6_2141 : X_LUT4
    generic map(
      INIT => X"02FF"
    )
    port map (
      ADR0 => N336,
      ADR1 => N338,
      ADR2 => N337,
      ADR3 => rst_IBUF_15674,
      O => VGA_N265
    );
  VGA_y_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_5_DXMUX_27633,
      CE => VGA_y_5_CEINV_27620,
      CLK => VGA_y_5_CLKINV_27621,
      SET => GND,
      RST => VGA_y_5_SRINVNOT,
      O => VGA_y(5)
    );
  VGA_bt_and01511_SW2 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => VGA_N248,
      ADR1 => VGA_x(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1225
    );
  VGA_romAddr_mux0054_6_2131 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => N340,
      ADR1 => N341,
      ADR2 => rst_IBUF_15674,
      ADR3 => N342,
      O => VGA_N248_pack_1
    );
  VGA_romAddr_mux0054_6_2411 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_9_15801,
      ADR1 => register_module_imp_registers_imp_regs_2_10_15799,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N434
    );
  VGA_romAddr_mux0054_5_1948 : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => pc_from_if_tmp_7_0,
      ADR1 => pc_from_if_tmp_6_0,
      ADR2 => pc_from_if_tmp_5_0,
      ADR3 => pc_from_if_tmp_4_0,
      O => VGA_romAddr_mux0054_5_1948_24977
    );
  VGA_romAddr_mux0054_8_2111 : X_LUT4
    generic map(
      INIT => X"DC8C"
    )
    port map (
      ADR0 => VGA_N410,
      ADR1 => VGA_romAddr_cmp_le0029,
      ADR2 => VGA_N418,
      ADR3 => N1138,
      O => VGA_N114
    );
  VGA_romAddr_and0000139_SW0 : X_LUT4
    generic map(
      INIT => X"FDFD"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_N126,
      ADR2 => VGA_x(5),
      ADR3 => VCC,
      O => N1951
    );
  keyboard_imp_keyboard_drv_obj_data_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_2_DYMUX_25230,
      CE => keyboard_imp_keyboard_drv_obj_data_2_CEINV_25227,
      CLK => keyboard_imp_keyboard_drv_obj_data_2_CLKINV_25228,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_data(2)
    );
  VGA_romAddr_mux0054_6_22111_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => VGA_x(9),
      ADR1 => VGA_x(8),
      ADR2 => VGA_N13,
      ADR3 => VCC,
      O => N1885
    );
  keyboard_imp_key_value_0_mux0000212 : X_LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      ADR0 => keyboard_imp_key_value_0_mux000033,
      ADR1 => keyboard_imp_key_value_0_mux0000193_16626,
      ADR2 => keyboard_imp_key_value_0_mux000011_0,
      ADR3 => keyboard_imp_lock_key_code(4),
      O => keyboard_key_value(0)
    );
  VGA_romAddr_and0000180_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_x(7),
      ADR2 => VGA_x(8),
      ADR3 => VGA_x(9),
      O => N1799
    );
  keyboard_imp_key_value_0_mux0000193 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => keyboard_imp_N7_0,
      ADR1 => keyboard_imp_key_value_0_mux0000172,
      ADR2 => keyboard_imp_lock_key_code(4),
      ADR3 => N1749_0,
      O => keyboard_imp_key_value_0_mux0000193_pack_2
    );
  keyboard_imp_key_value_0_mux0000111 : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(2),
      ADR2 => keyboard_imp_lock_key_code(6),
      ADR3 => keyboard_imp_lock_key_code(5),
      O => keyboard_imp_key_value_0_mux000011
    );
  keyboard_imp_keyboard_drv_obj_data_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_3_DYMUX_25242,
      CE => keyboard_imp_keyboard_drv_obj_data_3_CEINV_25239,
      CLK => keyboard_imp_keyboard_drv_obj_data_3_CLKINV_25240,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_data(3)
    );
  keyboard_imp_key_value_4_mux000034 : X_LUT4
    generic map(
      INIT => X"5143"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(2),
      ADR1 => keyboard_imp_lock_key_code(5),
      ADR2 => keyboard_imp_lock_key_code(6),
      ADR3 => keyboard_imp_lock_key_code(4),
      O => keyboard_imp_key_value_4_mux000034_25172
    );
  keyboard_imp_keyboard_drv_obj_data_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_0_DYMUX_25206,
      CE => keyboard_imp_keyboard_drv_obj_data_0_CEINV_25203,
      CLK => keyboard_imp_keyboard_drv_obj_data_0_CLKINV_25204,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_data(0)
    );
  keyboard_imp_keyboard_drv_obj_data_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_1_DYMUX_25218,
      CE => keyboard_imp_keyboard_drv_obj_data_1_CEINV_25215,
      CLK => keyboard_imp_keyboard_drv_obj_data_1_CLKINV_25216,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_data(1)
    );
  keyboard_imp_keyboard_drv_obj_data_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_4_DYMUX_25254,
      CE => keyboard_imp_keyboard_drv_obj_data_4_CEINV_25251,
      CLK => keyboard_imp_keyboard_drv_obj_data_4_CLKINV_25252,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_data(4)
    );
  VGA_bt_and015211_SW1 : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_x(6),
      ADR2 => VGA_x(4),
      ADR3 => VGA_x(0),
      O => N802
    );
  ALU_MEM_regs_imp_mem_read_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_read_out_DYMUX_25350,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_read_out_CLKINV_25347,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_read_out_FFY_RSTAND_25355,
      O => ALU_MEM_regs_imp_mem_read_out_16051
    );
  ALU_MEM_regs_imp_mem_read_out_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_read_out_FFY_RSTAND_25355
    );
  register_module_imp_controller_imp_is_branch_SW1 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => IF_ID_regs_imp_instruction_out(9),
      O => N1849_pack_1
    );
  structural_hazard_detector_imp_ram2_in_address_0_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(0)
    );
  ID_forward_IF_regs_imp_is_branch_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_is_branch_out_DXMUX_25411,
      CE => ID_forward_IF_regs_imp_is_branch_out_CEINV_25394,
      CLK => ID_forward_IF_regs_imp_is_branch_out_CLKINV_25395,
      SET => GND,
      RST => ID_forward_IF_regs_imp_is_branch_out_FFX_RSTAND_25417,
      O => ID_forward_IF_regs_imp_is_branch_out_16647
    );
  ID_forward_IF_regs_imp_is_branch_out_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_is_branch_out_FFX_RSTAND_25417
    );
  keyboard_imp_keyboard_drv_obj_data_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_6_DYMUX_25278,
      CE => keyboard_imp_keyboard_drv_obj_data_6_CEINV_25275,
      CLK => keyboard_imp_keyboard_drv_obj_data_6_CLKINV_25276,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_data(6)
    );
  keyboard_imp_keyboard_drv_obj_check_mux0000411 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_N15_pack_1
    );
  keyboard_imp_keyboard_drv_obj_data_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_7_DYMUX_25290,
      CE => keyboard_imp_keyboard_drv_obj_data_7_CEINV_25287,
      CLK => keyboard_imp_keyboard_drv_obj_data_7_CLKINV_25288,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_data(7)
    );
  keyboard_imp_key_value_1_mux00008 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(2),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_1_mux00008_25309
    );
  keyboard_imp_keyboard_drv_obj_data_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_data_5_DYMUX_25266,
      CE => keyboard_imp_keyboard_drv_obj_data_5_CEINV_25263,
      CLK => keyboard_imp_keyboard_drv_obj_data_5_CLKINV_25264,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_data(5)
    );
  keyboard_imp_key_value_5_mux000099 : X_LUT4
    generic map(
      INIT => X"3111"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(2),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_5_mux000099_25316
    );
  keyboard_imp_keyboard_drv_obj_check_mux0000113 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_16036,
      ADR1 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR2 => keyboard_imp_keyboard_drv_obj_check_16035,
      ADR3 => keyboard_imp_keyboard_drv_obj_N15,
      O => keyboard_imp_keyboard_drv_obj_check_mux0000113_25340
    );
  VGA_Madd_romAddr_add0205_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(1),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(2),
      O => VGA_N69
    );
  register_module_imp_controller_imp_is_branch : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(12),
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => IF_ID_regs_imp_instruction_out(13),
      ADR3 => N1849,
      O => is_branch_from_id_tmp
    );
  register_module_imp_registers_imp_read_data2_5_53_SW0_F_SW0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(5),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1807
    );
  DM_imp_Ram1Addr_3_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_3_OBUF_25536
    );
  VGA_romAddr_and0000641_SW1 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => VGA_romAddr_and000028_0,
      ADR1 => VGA_N339_0,
      ADR2 => VGA_bt_not000128_0,
      ADR3 => VGA_romAddr_and000074_0,
      O => N539
    );
  VGA_bt_not0001553_SW0 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_bt_not000114_0,
      ADR1 => VGA_N339_0,
      ADR2 => VGA_bt_not000128_0,
      ADR3 => VGA_bt_not000125_0,
      O => N417
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_0_77 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => is_structural_hazard_to_if_tmp_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out_mux0001_0_59,
      ADR2 => ID_ALU_regs_imp_wb_src_out_mux0001_0_33_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_wb_src_out_mux0001(0)
    );
  ID_ALU_regs_imp_wb_src_out_2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => ID_ALU_regs_imp_wb_src_out_2_DXMUX_25567,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_src_out_2_CLKINV_25551,
      SET => ID_ALU_regs_imp_wb_src_out_2_FFX_SET,
      RST => GND,
      O => ID_ALU_regs_imp_wb_src_out(2)
    );
  ID_ALU_regs_imp_wb_src_out_2_FFX_SETOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_src_out_2_FFX_SET
    );
  structural_hazard_detector_imp_ram2_in_address_4_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(4)
    );
  DM_imp_Ram1Addr_4_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_4_OBUF_25594
    );
  instruction_fetch_module_imp_pc_in_or0000_inv1 : X_LUT4
    generic map(
      INIT => X"1333"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_mem_read_out_16644,
      ADR1 => is_structural_hazard_to_if_tmp_0,
      ADR2 => ID_ALU_regs_imp_reg_write_enable_out_15702,
      ADR3 => N1769_0,
      O => IF_ID_regs_imp_instruction_out_ClkEn_inv
    );
  DM_imp_Ram1Addr_2_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_2_OBUF_25488
    );
  structural_hazard_detector_imp_ram2_in_address_1_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(1)
    );
  DM_imp_Ram1Addr_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_1_OBUF_25464
    );
  structural_hazard_detector_imp_ram2_in_address_3_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(3)
    );
  structural_hazard_detector_imp_ram2_in_address_2_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(2)
    );
  structural_hazard_detector_imp_ram2_in_address_5_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(5)
    );
  register_module_imp_registers_imp_read_data2_2_53_SW0_F_SW0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(2),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1811
    );
  DM_imp_Ram1Addr_0_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_0_OBUF_25730
    );
  DM_imp_Ram1Addr_6_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_6_OBUF_25642
    );
  structural_hazard_detector_imp_ram2_in_address_7_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(7)
    );
  structural_hazard_detector_imp_ram2_in_address_9_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(9)
    );
  DM_imp_Ram1Data_and00011 : X_LUT4
    generic map(
      INIT => X"1313"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR1 => ALU_MEM_regs_imp_mem_write_out_15705,
      ADR2 => N3,
      ADR3 => VCC,
      O => DM_imp_Ram1Data_not0001_inv
    );
  DM_imp_Ram1Addr_5_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_5_OBUF_25618
    );
  structural_hazard_detector_imp_ram2_in_address_8_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(8)
    );
  DM_imp_Ram1Addr_7_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_7_OBUF_25666
    );
  DM_imp_Ram1Addr_8_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_8_OBUF_25690
    );
  keyboard_imp_key_value_5_mux0000186 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => keyboard_imp_key_value_5_mux000035_0,
      ADR1 => keyboard_imp_key_value_5_mux000064_0,
      ADR2 => keyboard_imp_key_value_5_mux0000168_16675,
      ADR3 => VCC,
      O => keyboard_key_value(5)
    );
  keyboard_imp_key_value_5_mux0000168 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => keyboard_imp_key_value_5_mux0000118_0,
      ADR1 => keyboard_imp_lock_key_code(0),
      ADR2 => keyboard_imp_key_value_5_mux000099_0,
      ADR3 => N1741,
      O => keyboard_imp_key_value_5_mux0000168_pack_1
    );
  DM_imp_Ram1Addr_9_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ram1_addr_9_OBUF_25714
    );
  structural_hazard_detector_imp_ram2_in_address_6_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp(6)
    );
  VGA_Madd_romAddr_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => VGA_y(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Madd_romAddr_not0000_2_Q
    );
  VGA_y_0_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_y(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_y_0_rt_30417
    );
  instruction_fetch_module_imp_pc_in_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_14_DXMUX_30391,
      CE => instruction_fetch_module_imp_pc_in_14_CEINV_30358,
      CLK => instruction_fetch_module_imp_pc_in_14_CLKINV_30359,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_14_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(14)
    );
  instruction_fetch_module_imp_pc_out_tmp_15_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N20,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(15),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(15)
    );
  instruction_fetch_module_imp_pc_out_tmp_14_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N22,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(14),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(14)
    );
  instruction_fetch_module_imp_pc_in_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_14_DYMUX_30371,
      CE => instruction_fetch_module_imp_pc_in_14_CEINV_30358,
      CLK => instruction_fetch_module_imp_pc_in_14_CLKINV_30359,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_14_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(15)
    );
  instruction_fetch_module_imp_pc_in_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_12_DXMUX_30338,
      CE => instruction_fetch_module_imp_pc_in_12_CEINV_30299,
      CLK => instruction_fetch_module_imp_pc_in_12_CLKINV_30300,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_12_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(12)
    );
  VGA_Madd_romAddr_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => VGA_y(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Madd_romAddr_not0000_3_Q
    );
  VGA_Madd_romAddr_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => VGA_y(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Madd_romAddr_not0000_1_Q
    );
  register_module_imp_registers_imp_Mmux_varindex0000_415 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_9_17100,
      ADR1 => register_module_imp_registers_imp_regs_6_9_17101,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_415_30814
    );
  VGA_Madd_romAddr_not0000_7_11 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_y(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Madd_romAddr_not0000_7_1
    );
  VGA_Msub_romAddr_sub0000_cy_8_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_y(7),
      ADR2 => VGA_y(8),
      ADR3 => VCC,
      O => VGA_Msub_romAddr_sub0000_cy_8_11
    );
  VGA_Madd_romAddr_not0000_8_1 : X_LUT4
    generic map(
      INIT => X"5656"
    )
    port map (
      ADR0 => VGA_y(8),
      ADR1 => VGA_y(7),
      ADR2 => VGA_y(6),
      ADR3 => VCC,
      O => VGA_Madd_romAddr_not0000_8_Q
    );
  register_module_imp_registers_imp_Mmux_varindex0000_522 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_5_17073,
      ADR1 => register_module_imp_registers_imp_regs_4_5_17074,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_522_30584
    );
  VGA_Madd_romAddr_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Madd_romAddr_not0000_5_Q
    );
  VGA_Madd_romAddr_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Madd_romAddr_not0000_4_Q
    );
  register_module_imp_registers_imp_Mmux_varindex0000_411 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_5_17071,
      ADR1 => register_module_imp_registers_imp_regs_6_5_17072,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_411_30594
    );
  register_module_imp_registers_imp_Mmux_varindex0000_413 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_7_17085,
      ADR1 => register_module_imp_registers_imp_regs_6_7_17086,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_413_30704
    );
  register_module_imp_registers_imp_Mmux_varindex0000_528 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_8_17094,
      ADR1 => register_module_imp_registers_imp_regs_4_8_17095,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_528_30749
    );
  register_module_imp_registers_imp_Mmux_varindex0000_613 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_7_15874,
      ADR1 => register_module_imp_registers_imp_regs_0_7_15846,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_613_30720
    );
  register_module_imp_registers_imp_Mmux_varindex0000_614 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_8_15859,
      ADR1 => register_module_imp_registers_imp_regs_0_8_17099,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_614_30775
    );
  register_module_imp_registers_imp_Mmux_varindex0000_529 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_8_15762,
      ADR1 => register_module_imp_registers_imp_regs_2_8_15800,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_529_30783
    );
  register_module_imp_registers_imp_Mmux_varindex0000_524 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_6_17080,
      ADR1 => register_module_imp_registers_imp_regs_4_6_17081,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_524_30639
    );
  register_module_imp_registers_imp_Mmux_varindex0000_611 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_5_15872,
      ADR1 => register_module_imp_registers_imp_regs_0_5_15844,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_611_30610
    );
  register_module_imp_registers_imp_Mmux_varindex0000_612 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_6_15871,
      ADR1 => register_module_imp_registers_imp_regs_0_6_15843,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_612_30665
    );
  register_module_imp_registers_imp_Mmux_varindex0000_414 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_8_17092,
      ADR1 => register_module_imp_registers_imp_regs_6_8_17093,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_414_30759
    );
  register_module_imp_registers_imp_Mmux_varindex0000_526 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_7_17087,
      ADR1 => register_module_imp_registers_imp_regs_4_7_17088,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_526_30694
    );
  register_module_imp_registers_imp_Mmux_varindex0000_525 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_6_15810,
      ADR1 => register_module_imp_registers_imp_regs_3_6_15795,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_525_30673
    );
  register_module_imp_registers_imp_Mmux_varindex0000_523 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_5_15811,
      ADR1 => register_module_imp_registers_imp_regs_3_5_15794,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_523_30618
    );
  register_module_imp_registers_imp_Mmux_varindex0000_412 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_7_6_17078,
      ADR1 => register_module_imp_registers_imp_regs_6_6_17079,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_412_30649
    );
  register_module_imp_registers_imp_Mmux_varindex0000_527 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_7_15813,
      ADR1 => register_module_imp_registers_imp_regs_3_7_15793,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_527_30728
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(12),
      ADR1 => ID_ALU_regs_imp_operand2_out(12),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(12)
    );
  Madd_write_back_data_from_alu_tmp_addsub0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A9AA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(1),
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => ID_ALU_regs_imp_wb_src_out(1),
      O => Madd_write_back_data_from_alu_tmp_addsub0000_lut(1)
    );
  Madd_write_back_data_from_alu_tmp_addsub0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"5559"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(0),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => ID_ALU_regs_imp_wb_src_out(0),
      O => Madd_write_back_data_from_alu_tmp_addsub0000_lut(0)
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(13),
      ADR1 => ID_ALU_regs_imp_operand2_out(13),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(13)
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(14),
      ADR1 => ID_ALU_regs_imp_operand2_out(14),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(14)
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"9655"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => ID_ALU_regs_imp_operand2_out(15),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_or0003_0,
      O => ALU_imp_Maddsub_tmp_addsub0000_lut(15)
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_3_Q : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(12),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut(3)
    );
  ID_ALU_regs_imp_pc_out_15_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => ID_ALU_regs_imp_pc_out_15_rt_28796
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_1_Q : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(6),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut(1)
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut(4)
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(2),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(3),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(4),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(5),
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut(0)
    );
  register_module_imp_Madd_branch_target_out_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(1),
      ADR1 => immediate_from_id_tmp_1_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_Madd_branch_target_out_lut(1)
    );
  ALU_MEM_regs_imp_mem_address_out_15_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_MEM_regs_imp_mem_address_out_15_rt_28880
    );
  DM_imp_Mcompar_judge_cmp_gt0001_lut_2_Q : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(8),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(9),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(10),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(11),
      O => DM_imp_Mcompar_judge_cmp_gt0001_lut(2)
    );
  ID_forward_IF_regs_imp_branch_target_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_2_DXMUX_29022,
      CE => ID_forward_IF_regs_imp_branch_target_out_2_CEINV_28980,
      CLK => ID_forward_IF_regs_imp_branch_target_out_2_CLKINV_28981,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_2_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(2)
    );
  ID_forward_IF_regs_imp_branch_target_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_0_DYMUX_28937,
      CE => ID_forward_IF_regs_imp_branch_target_out_0_CEINV_28920,
      CLK => ID_forward_IF_regs_imp_branch_target_out_0_CLKINV_28921,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_0_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(1)
    );
  register_module_imp_Madd_branch_target_out_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(0),
      ADR1 => immediate_from_id_tmp_0_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_Madd_branch_target_out_lut(0)
    );
  register_module_imp_Madd_branch_target_out_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(3),
      ADR1 => immediate_from_id_tmp(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_Madd_branch_target_out_lut(3)
    );
  ID_forward_IF_regs_imp_branch_target_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_0_DXMUX_28959,
      CE => ID_forward_IF_regs_imp_branch_target_out_0_CEINV_28920,
      CLK => ID_forward_IF_regs_imp_branch_target_out_0_CLKINV_28921,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_0_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(0)
    );
  ID_forward_IF_regs_imp_branch_target_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_2_DYMUX_29002,
      CE => ID_forward_IF_regs_imp_branch_target_out_2_CEINV_28980,
      CLK => ID_forward_IF_regs_imp_branch_target_out_2_CLKINV_28981,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_2_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(3)
    );
  register_module_imp_Madd_branch_target_out_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(2),
      ADR1 => immediate_from_id_tmp(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_Madd_branch_target_out_lut(2)
    );
  register_module_imp_Madd_branch_target_out_lut_7_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(7),
      ADR1 => register_module_imp_N17,
      ADR2 => register_module_imp_N12_0,
      ADR3 => IF_ID_regs_imp_instruction_out(7),
      O => register_module_imp_Madd_branch_target_out_lut(7)
    );
  register_module_imp_registers_imp_Mmux_varindex0000_531 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_9_15763,
      ADR1 => register_module_imp_registers_imp_regs_2_9_15801,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_531_30838
    );
  register_module_imp_Madd_branch_target_out_lut_6_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(6),
      ADR1 => register_module_imp_N17,
      ADR2 => register_module_imp_N12_0,
      ADR3 => IF_ID_regs_imp_instruction_out(6),
      O => register_module_imp_Madd_branch_target_out_lut(6)
    );
  ID_forward_IF_regs_imp_branch_target_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_6_DYMUX_29130,
      CE => ID_forward_IF_regs_imp_branch_target_out_6_CEINV_29110,
      CLK => ID_forward_IF_regs_imp_branch_target_out_6_CLKINV_29111,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_6_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(7)
    );
  ID_forward_IF_regs_imp_branch_target_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_4_DXMUX_29085,
      CE => ID_forward_IF_regs_imp_branch_target_out_4_CEINV_29045,
      CLK => ID_forward_IF_regs_imp_branch_target_out_4_CLKINV_29046,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_4_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(4)
    );
  register_module_imp_Madd_branch_target_out_lut_5_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(5),
      ADR1 => register_module_imp_N17,
      ADR2 => register_module_imp_N12_0,
      ADR3 => IF_ID_regs_imp_instruction_out(5),
      O => register_module_imp_Madd_branch_target_out_lut(5)
    );
  ID_forward_IF_regs_imp_branch_target_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_4_DYMUX_29065,
      CE => ID_forward_IF_regs_imp_branch_target_out_4_CEINV_29045,
      CLK => ID_forward_IF_regs_imp_branch_target_out_4_CLKINV_29046,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_4_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(5)
    );
  register_module_imp_Madd_branch_target_out_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(4),
      ADR1 => immediate_from_id_tmp_4_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_Madd_branch_target_out_lut(4)
    );
  register_module_imp_Madd_branch_target_out_lut_11_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => register_module_imp_N63,
      ADR3 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      O => register_module_imp_Madd_branch_target_out_lut(11)
    );
  ID_forward_IF_regs_imp_branch_target_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_10_DYMUX_29256,
      CE => ID_forward_IF_regs_imp_branch_target_out_10_CEINV_29236,
      CLK => ID_forward_IF_regs_imp_branch_target_out_10_CLKINV_29237,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_10_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(11)
    );
  register_module_imp_Madd_branch_target_out_lut_8_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(8),
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => register_module_imp_N63,
      ADR3 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      O => register_module_imp_Madd_branch_target_out_lut(8)
    );
  ID_forward_IF_regs_imp_branch_target_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_8_DYMUX_29193,
      CE => ID_forward_IF_regs_imp_branch_target_out_8_CEINV_29173,
      CLK => ID_forward_IF_regs_imp_branch_target_out_8_CLKINV_29174,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_8_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(9)
    );
  ID_forward_IF_regs_imp_branch_target_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_8_DXMUX_29211,
      CE => ID_forward_IF_regs_imp_branch_target_out_8_CEINV_29173,
      CLK => ID_forward_IF_regs_imp_branch_target_out_8_CLKINV_29174,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_8_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(8)
    );
  register_module_imp_Madd_branch_target_out_lut_9_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(9),
      ADR1 => IF_ID_regs_imp_instruction_out(9),
      ADR2 => register_module_imp_N63,
      ADR3 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      O => register_module_imp_Madd_branch_target_out_lut(9)
    );
  register_module_imp_Madd_branch_target_out_lut_10_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(10),
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => register_module_imp_N63,
      ADR3 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      O => register_module_imp_Madd_branch_target_out_lut(10)
    );
  ID_forward_IF_regs_imp_branch_target_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_6_DXMUX_29148,
      CE => ID_forward_IF_regs_imp_branch_target_out_6_CEINV_29110,
      CLK => ID_forward_IF_regs_imp_branch_target_out_6_CLKINV_29111,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_6_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(6)
    );
  ID_forward_IF_regs_imp_branch_target_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_10_DXMUX_29274,
      CE => ID_forward_IF_regs_imp_branch_target_out_10_CEINV_29236,
      CLK => ID_forward_IF_regs_imp_branch_target_out_10_CLKINV_29237,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_10_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(10)
    );
  register_module_imp_Madd_branch_target_out_lut_13_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(13),
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => register_module_imp_N63,
      ADR3 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      O => register_module_imp_Madd_branch_target_out_lut(13)
    );
  register_module_imp_Madd_branch_target_out_lut_12_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(12),
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => register_module_imp_N63,
      ADR3 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      O => register_module_imp_Madd_branch_target_out_lut(12)
    );
  ID_forward_IF_regs_imp_branch_target_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_12_DYMUX_29319,
      CE => ID_forward_IF_regs_imp_branch_target_out_12_CEINV_29299,
      CLK => ID_forward_IF_regs_imp_branch_target_out_12_CLKINV_29300,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_12_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(13)
    );
  register_module_imp_Madd_branch_target_out_lut_14_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(14),
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => register_module_imp_N63,
      ADR3 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      O => register_module_imp_Madd_branch_target_out_lut(14)
    );
  ID_forward_IF_regs_imp_branch_target_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_12_DXMUX_29337,
      CE => ID_forward_IF_regs_imp_branch_target_out_12_CEINV_29299,
      CLK => ID_forward_IF_regs_imp_branch_target_out_12_CLKINV_29300,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_12_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(12)
    );
  register_module_imp_Madd_branch_target_out_lut_15_Q : X_LUT4
    generic map(
      INIT => X"565A"
    )
    port map (
      ADR0 => IF_ID_regs_imp_pc_out(15),
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => register_module_imp_N63,
      ADR3 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      O => register_module_imp_Madd_branch_target_out_lut(15)
    );
  ID_forward_IF_regs_imp_branch_target_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_14_DYMUX_29373,
      CE => ID_forward_IF_regs_imp_branch_target_out_14_CEINV_29361,
      CLK => ID_forward_IF_regs_imp_branch_target_out_14_CLKINV_29362,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_14_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(15)
    );
  VGA_Mcount_x_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_lut(0)
    );
  register_module_imp_registers_imp_Mmux_varindex0000_615 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_9_15857,
      ADR1 => register_module_imp_registers_imp_regs_0_9_17107,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_615_30830
    );
  ID_forward_IF_regs_imp_branch_target_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_target_out_14_DXMUX_29392,
      CE => ID_forward_IF_regs_imp_branch_target_out_14_CEINV_29361,
      CLK => ID_forward_IF_regs_imp_branch_target_out_14_CLKINV_29362,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_target_out_14_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_target_out(14)
    );
  VGA_x_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_x(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_x_9_rt_29562
    );
  VGA_y_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_0_DYMUX_29608,
      CE => VGA_y_0_CEINV_29590,
      CLK => VGA_y_0_CLKINV_29591,
      SET => GND,
      RST => VGA_y_0_SRINVNOT,
      O => VGA_y(1)
    );
  VGA_Mcount_y_lut_0_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => VGA_y(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_y_lut_0_1
    );
  VGA_y_3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_2_DYMUX_29672,
      CE => VGA_y_2_CEINV_29649,
      CLK => VGA_y_2_CLKINV_29650,
      SET => GND,
      RST => VGA_y_2_SRINVNOT,
      O => VGA_y_3_1_16871
    );
  VGA_y_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_0_DXMUX_29631,
      CE => VGA_y_0_CEINV_29590,
      CLK => VGA_y_0_CLKINV_29591,
      SET => GND,
      RST => VGA_y_0_SRINVNOT,
      O => VGA_y(0)
    );
  VGA_y_5_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_4_1_DYMUX_29734,
      CE => VGA_y_4_1_CEINV_29711,
      CLK => VGA_y_4_1_CLKINV_29712,
      SET => GND,
      RST => VGA_y_4_1_SRINVNOT,
      O => VGA_y_5_1_17044
    );
  VGA_y_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_2_DXMUX_29692,
      CE => VGA_y_2_CEINV_29649,
      CLK => VGA_y_2_CLKINV_29650,
      SET => GND,
      RST => VGA_y_2_SRINVNOT,
      O => VGA_y(2)
    );
  register_module_imp_registers_imp_Mmux_varindex0000_530 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_5_9_17102,
      ADR1 => register_module_imp_registers_imp_regs_4_9_17103,
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0000_530_30804
    );
  VGA_y_4_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_4_1_DXMUX_29754,
      CE => VGA_y_4_1_CEINV_29711,
      CLK => VGA_y_4_1_CLKINV_29712,
      SET => GND,
      RST => VGA_y_4_1_SRINVNOT,
      O => VGA_y_4_1_16870
    );
  VGA_y_8_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_y(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_y_8_rt_29841
    );
  VGA_y_8_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_8_1_DXMUX_29846,
      CE => VGA_y_8_1_CEINV_29831,
      CLK => VGA_y_8_1_CLKINV_29832,
      SET => GND,
      RST => VGA_y_8_1_FFX_RSTAND_29852,
      O => VGA_y_8_1_16185
    );
  VGA_y_8_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_y_8_1_FFX_RSTAND_29852
    );
  VGA_y_6_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_6_1_DXMUX_29816,
      CE => VGA_y_6_1_CEINV_29773,
      CLK => VGA_y_6_1_CLKINV_29774,
      SET => GND,
      RST => VGA_y_6_1_SRINVNOT,
      O => VGA_y_6_1_16188
    );
  VGA_y_7_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_y_6_1_DYMUX_29796,
      CE => VGA_y_6_1_CEINV_29773,
      CLK => VGA_y_6_1_CLKINV_29774,
      SET => GND,
      RST => VGA_y_6_1_SRINVNOT,
      O => VGA_y_7_1_16186
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(19),
      ADR1 => keyboard_imp_keyboard_drv_obj_count(18),
      ADR2 => keyboard_imp_keyboard_drv_obj_count(16),
      ADR3 => keyboard_imp_keyboard_drv_obj_count(2),
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut(4)
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(10),
      ADR1 => keyboard_imp_keyboard_drv_obj_count(11),
      ADR2 => keyboard_imp_keyboard_drv_obj_count(1),
      ADR3 => keyboard_imp_keyboard_drv_obj_count(13),
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut(2)
    );
  instruction_fetch_module_imp_Madd_pc_in_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"7272"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => ID_forward_IF_regs_imp_branch_target_out(0),
      ADR2 => N50,
      ADR3 => VCC,
      O => instruction_fetch_module_imp_Madd_pc_in_add0000_lut(0)
    );
  instruction_fetch_module_imp_pc_out_tmp_1_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N46,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(1),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(1)
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(7),
      ADR1 => keyboard_imp_keyboard_drv_obj_count(5),
      ADR2 => keyboard_imp_keyboard_drv_obj_count(6),
      ADR3 => keyboard_imp_keyboard_drv_obj_count(4),
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut(0)
    );
  instruction_fetch_module_imp_pc_in_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_0_DYMUX_29957,
      CE => instruction_fetch_module_imp_pc_in_0_CEINV_29941,
      CLK => instruction_fetch_module_imp_pc_in_0_CLKINV_29942,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_0_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(1)
    );
  instruction_fetch_module_imp_pc_in_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_0_DXMUX_29978,
      CE => instruction_fetch_module_imp_pc_in_0_CEINV_29941,
      CLK => instruction_fetch_module_imp_pc_in_0_CLKINV_29942,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_0_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(0)
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(17),
      ADR1 => keyboard_imp_keyboard_drv_obj_count(0),
      ADR2 => keyboard_imp_keyboard_drv_obj_count(14),
      ADR3 => keyboard_imp_keyboard_drv_obj_count(15),
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut(3)
    );
  keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(8),
      ADR1 => keyboard_imp_keyboard_drv_obj_count(3),
      ADR2 => keyboard_imp_keyboard_drv_obj_count(9),
      ADR3 => keyboard_imp_keyboard_drv_obj_count(12),
      O => keyboard_imp_keyboard_drv_obj_count_cmp_eq0000_wg_lut(1)
    );
  instruction_fetch_module_imp_pc_out_tmp_3_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N42,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(3),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(3)
    );
  instruction_fetch_module_imp_pc_out_tmp_2_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N44,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(2),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(2)
    );
  instruction_fetch_module_imp_pc_in_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_2_DXMUX_30038,
      CE => instruction_fetch_module_imp_pc_in_2_CEINV_29999,
      CLK => instruction_fetch_module_imp_pc_in_2_CLKINV_30000,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_2_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(2)
    );
  instruction_fetch_module_imp_pc_out_tmp_5_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N38,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(5),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(5)
    );
  instruction_fetch_module_imp_pc_in_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_4_DYMUX_30080,
      CE => instruction_fetch_module_imp_pc_in_4_CEINV_30059,
      CLK => instruction_fetch_module_imp_pc_in_4_CLKINV_30060,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_4_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(5)
    );
  instruction_fetch_module_imp_pc_in_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_2_DYMUX_30020,
      CE => instruction_fetch_module_imp_pc_in_2_CEINV_29999,
      CLK => instruction_fetch_module_imp_pc_in_2_CLKINV_30000,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_2_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(3)
    );
  instruction_fetch_module_imp_pc_out_tmp_4_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N40,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(4),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(4)
    );
  instruction_fetch_module_imp_pc_in_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_4_DXMUX_30098,
      CE => instruction_fetch_module_imp_pc_in_4_CEINV_30059,
      CLK => instruction_fetch_module_imp_pc_in_4_CLKINV_30060,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_4_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(4)
    );
  instruction_fetch_module_imp_pc_in_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_6_DXMUX_30158,
      CE => instruction_fetch_module_imp_pc_in_6_CEINV_30119,
      CLK => instruction_fetch_module_imp_pc_in_6_CLKINV_30120,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_6_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(6)
    );
  instruction_fetch_module_imp_pc_out_tmp_8_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N321,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(8),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(8)
    );
  instruction_fetch_module_imp_pc_out_tmp_6_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N36,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(6),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(6)
    );
  instruction_fetch_module_imp_pc_in_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_8_DYMUX_30200,
      CE => instruction_fetch_module_imp_pc_in_8_CEINV_30179,
      CLK => instruction_fetch_module_imp_pc_in_8_CLKINV_30180,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_8_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(9)
    );
  instruction_fetch_module_imp_pc_out_tmp_7_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N34,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(7),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(7)
    );
  instruction_fetch_module_imp_pc_in_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_6_DYMUX_30140,
      CE => instruction_fetch_module_imp_pc_in_6_CEINV_30119,
      CLK => instruction_fetch_module_imp_pc_in_6_CLKINV_30120,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_6_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(7)
    );
  instruction_fetch_module_imp_pc_out_tmp_9_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N18,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(9),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(9)
    );
  instruction_fetch_module_imp_pc_in_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_8_DXMUX_30218,
      CE => instruction_fetch_module_imp_pc_in_8_CEINV_30179,
      CLK => instruction_fetch_module_imp_pc_in_8_CLKINV_30180,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_8_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(8)
    );
  instruction_fetch_module_imp_pc_out_tmp_13_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N24,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(13),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(13)
    );
  instruction_fetch_module_imp_pc_in_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_12_DYMUX_30320,
      CE => instruction_fetch_module_imp_pc_in_12_CEINV_30299,
      CLK => instruction_fetch_module_imp_pc_in_12_CLKINV_30300,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_12_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(13)
    );
  instruction_fetch_module_imp_pc_in_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_10_DYMUX_30260,
      CE => instruction_fetch_module_imp_pc_in_10_CEINV_30239,
      CLK => instruction_fetch_module_imp_pc_in_10_CLKINV_30240,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_10_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(11)
    );
  instruction_fetch_module_imp_pc_in_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => instruction_fetch_module_imp_pc_in_10_DXMUX_30278,
      CE => instruction_fetch_module_imp_pc_in_10_CEINV_30239,
      CLK => instruction_fetch_module_imp_pc_in_10_CLKINV_30240,
      SET => GND,
      RST => instruction_fetch_module_imp_pc_in_10_SRINVNOT,
      O => instruction_fetch_module_imp_pc_in(10)
    );
  instruction_fetch_module_imp_pc_out_tmp_12_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N26,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(12),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(12)
    );
  instruction_fetch_module_imp_pc_out_tmp_11_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N28,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(11),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(11)
    );
  instruction_fetch_module_imp_pc_out_tmp_10_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N30,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(10),
      ADR3 => VCC,
      O => instruction_fetch_module_imp_pc_out_tmp(10)
    );
  ram1_data_4_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_4_INBUF,
      O => N327
    );
  ram1_data_5_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_5_INBUF,
      O => N326
    );
  ram1_data_3_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_3_INBUF,
      O => N328
    );
  ram1_data_6_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_6_INBUF,
      O => N325
    );
  ram1_data_2_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_2_INBUF,
      O => N329
    );
  ram1_data_9_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_9_INBUF,
      O => N322
    );
  register_module_imp_registers_imp_read_data2_10_60_SW1_G : X_LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp_10_0,
      ADR3 => is_hazard_2_to_id_tmp,
      O => N1580
    );
  ram1_data_7_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_7_INBUF,
      O => N324
    );
  ram1_data_8_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_8_INBUF,
      O => N323
    );
  ram2_data_0_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_0_INBUF,
      O => N347
    );
  ram2_data_1_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_1_INBUF,
      O => N346
    );
  switch_10_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_10_INBUF,
      O => switch_10_IBUF_17250
    );
  switch_14_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_14_INBUF,
      O => switch_14_IBUF_17254
    );
  switch_11_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_11_INBUF,
      O => switch_11_IBUF_17251
    );
  switch_15_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_15_INBUF,
      O => switch_15_IBUF_17255
    );
  switch_12_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_12_INBUF,
      O => switch_12_IBUF_17252
    );
  switch_13_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_13_INBUF,
      O => switch_13_IBUF_17253
    );
  ram2_data_4_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_4_INBUF,
      O => N343
    );
  ram2_data_2_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_2_INBUF,
      O => N345
    );
  ram2_data_6_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_6_INBUF,
      O => N341
    );
  ram2_data_5_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_5_INBUF,
      O => N342
    );
  ram2_data_3_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_3_INBUF,
      O => N344
    );
  ram2_data_8_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_8_INBUF,
      O => N339
    );
  ram2_data_7_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_7_INBUF,
      O => N340
    );
  ram2_data_9_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_9_INBUF,
      O => N338
    );
  register_module_imp_controller_imp_operand1_src1162 : X_LUT4
    generic map(
      INIT => X"FF5B"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => N1919_0,
      ADR2 => IF_ID_regs_imp_instruction_out(12),
      ADR3 => IF_ID_regs_imp_instruction_out(13),
      O => register_module_imp_controller_imp_operand1_src1161_34748
    );
  switch_0_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_0_INBUF,
      O => switch_0_IBUF_17258
    );
  clk_11_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_11_INBUF,
      O => clk_11_IBUF_17256
    );
  VGA_romAddr_and0000201_SW01 : X_LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_x(3),
      ADR2 => VGA_x(2),
      ADR3 => VGA_x(4),
      O => VGA_romAddr_and0000201_SW0
    );
  switch_3_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_3_INBUF,
      O => switch_3_IBUF_17261
    );
  switch_1_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_1_INBUF,
      O => switch_1_IBUF_17259
    );
  switch_4_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_4_INBUF,
      O => switch_4_IBUF_17262
    );
  switch_5_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_5_INBUF,
      O => switch_5_IBUF_17263
    );
  switch_9_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_9_INBUF,
      O => switch_9_IBUF_17267
    );
  switch_2_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_2_INBUF,
      O => switch_2_IBUF_17260
    );
  switch_7_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_7_INBUF,
      O => switch_7_IBUF_17265
    );
  switch_6_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_6_INBUF,
      O => switch_6_IBUF_17264
    );
  switch_8_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => switch_8_INBUF,
      O => switch_8_IBUF_17266
    );
  VGA_romAddr_mux0054_9_1001_SW01 : X_LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(7),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(5),
      ADR2 => VGA_bt_and0150,
      ADR3 => ALU_MEM_regs_imp_mem_data_out(6),
      O => VGA_romAddr_mux0054_9_1001_SW0
    );
  ALU_imp_tmp_13_74_F : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0010,
      ADR1 => ID_ALU_regs_imp_operand2_out(0),
      ADR2 => ID_ALU_regs_imp_operand1_out(0),
      ADR3 => ID_ALU_regs_imp_operand1_out(1),
      O => N2009
    );
  VGA_romAddr_mux0054_3_1581_SW1_F : X_LUT4
    generic map(
      INIT => X"0F01"
    )
    port map (
      ADR0 => VGA_bt_and0143_15783,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_romAddr_mux0054_3_499_17297,
      O => N1505
    );
  ALU_imp_tmp_shift0006_15_12 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => ALU_imp_tmp_shift0006(15),
      ADR1 => ALU_imp_tmp_or00044_0,
      ADR2 => ALU_imp_tmp_or00049_0,
      ADR3 => ALU_imp_tmp_or000414_17283,
      O => ALU_imp_tmp_shift0006_15_11_34121
    );
  ALU_imp_tmp_4_50_G : X_LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh108,
      ADR2 => ALU_imp_tmp_cmp_eq0010,
      ADR3 => ALU_imp_Sh104_0,
      O => N1664
    );
  ALU_imp_tmp_5_12_F : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0006,
      ADR1 => ID_ALU_regs_imp_operand1_out(5),
      ADR2 => ID_ALU_regs_imp_operand2_out(5),
      ADR3 => ALU_imp_tmp_cmp_eq0004,
      O => N2123
    );
  VGA_romAddr_mux0054_9_1021_SW0 : X_LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      ADR0 => N345,
      ADR1 => N346,
      ADR2 => rst_IBUF_15674,
      ADR3 => N344,
      O => VGA_romAddr_cmp_le0029_pack_1
    );
  VGA_romAddr_mux0054_3_1581_SW1_G : X_LUT4
    generic map(
      INIT => X"3131"
    )
    port map (
      ADR0 => VGA_bt_and0143_15783,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_romAddr_mux0054_3_499_17297,
      ADR3 => VCC,
      O => N1506
    );
  ALU_imp_tmp_5_12_G : X_LUT4
    generic map(
      INIT => X"F454"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(5),
      ADR1 => ALU_imp_tmp_cmp_eq0006,
      ADR2 => ID_ALU_regs_imp_operand2_out(5),
      ADR3 => ALU_imp_tmp_cmp_eq0004,
      O => N2124
    );
  VGA_romAddr_and000011321_SW0_G : X_LUT4
    generic map(
      INIT => X"D1F3"
    )
    port map (
      ADR0 => N179_0,
      ADR1 => VGA_y(6),
      ADR2 => VGA_romAddr_cmp_le0029,
      ADR3 => IF_ID_regs_imp_instruction_out(3),
      O => N1600
    );
  ALU_imp_tmp_4_50_F : X_LUT4
    generic map(
      INIT => X"80D0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh96,
      ADR2 => ALU_imp_tmp_cmp_eq0010,
      ADR3 => N1397_0,
      O => N1663
    );
  ALU_imp_tmp_13_74_G : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0010,
      ADR1 => ID_ALU_regs_imp_operand2_out(0),
      ADR2 => ID_ALU_regs_imp_operand1_out(14),
      ADR3 => ID_ALU_regs_imp_operand1_out(15),
      O => N2010
    );
  ALU_imp_tmp_shift0006_15_11 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => ALU_imp_tmp_or00044_0,
      ADR1 => ALU_imp_tmp_or00049_0,
      ADR2 => ALU_imp_tmp_or000414_17283,
      ADR3 => ALU_imp_tmp_shift0006(15),
      O => ALU_imp_tmp_shift0006_15_1
    );
  ALU_imp_tmp_1_224_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh97,
      ADR2 => ALU_imp_Sh109,
      ADR3 => VCC,
      O => N1665
    );
  keyboard_imp_keyboard_drv_obj_check_mux0000331 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_N7,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_16036,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_check_mux0000331_34405
    );
  VGA_romAddr_mux0054_4_1681_SW1_F : X_LUT4
    generic map(
      INIT => X"AAFB"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_bt_and0147,
      ADR3 => VGA_romAddr_mux0054_4_1207_0,
      O => N1513
    );
  VGA_romAddr_mux0054_4_1345_SW0_G : X_LUT4
    generic map(
      INIT => X"569A"
    )
    port map (
      ADR0 => VGA_N801_0,
      ADR1 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR2 => N38,
      ADR3 => ID_forward_IF_regs_imp_branch_target_out(5),
      O => N2064
    );
  keyboard_imp_keyboard_drv_obj_check_mux0000332 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_check_mux00007_0,
      ADR1 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR2 => keyboard_imp_keyboard_drv_obj_check_mux000012_0,
      ADR3 => keyboard_imp_keyboard_drv_obj_N7,
      O => keyboard_imp_keyboard_drv_obj_check_mux0000332_34396
    );
  VGA_romAddr_mux0054_4_1681_SW1_G : X_LUT4
    generic map(
      INIT => X"ABAB"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_romAddr_mux0054_4_1207_0,
      ADR3 => VCC,
      O => N1514
    );
  ALU_imp_tmp_1_224_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh101,
      ADR2 => ALU_imp_Sh105,
      ADR3 => VCC,
      O => N1666
    );
  ALU_imp_tmp_3_178_G : X_LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(6),
      ADR1 => ID_ALU_regs_imp_operand1_out(4),
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ID_ALU_regs_imp_operand2_out(1),
      O => N1654
    );
  ALU_imp_tmp_1_123_F : X_LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(3),
      ADR1 => ID_ALU_regs_imp_operand1_out(1),
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ID_ALU_regs_imp_operand2_out(1),
      O => N1531
    );
  ALU_imp_tmp_3_178_F : X_LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(5),
      ADR1 => ID_ALU_regs_imp_operand1_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ID_ALU_regs_imp_operand2_out(1),
      O => N1653
    );
  VGA_romAddr_mux0054_4_1127_SW0_F : X_LUT4
    generic map(
      INIT => X"AFA3"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_981_15906,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_romAddr_mux0054_4_1000_0,
      O => N1591
    );
  VGA_romAddr_mux0054_4_1345_SW0_F : X_LUT4
    generic map(
      INIT => X"6755"
    )
    port map (
      ADR0 => pc_from_if_tmp_1_0,
      ADR1 => pc_from_if_tmp_0_0,
      ADR2 => pc_from_if_tmp_2_0,
      ADR3 => pc_from_if_tmp_3_0,
      O => N2063
    );
  ALU_imp_tmp_6_136_F : X_LUT4
    generic map(
      INIT => X"3131"
    )
    port map (
      ADR0 => N728_0,
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_tmp_6_122_0,
      ADR3 => VCC,
      O => N2001
    );
  ALU_imp_tmp_6_136_G : X_LUT4
    generic map(
      INIT => X"3232"
    )
    port map (
      ADR0 => ALU_imp_tmp_6_100_0,
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_tmp_6_103_0,
      ADR3 => VCC,
      O => N2002
    );
  ALU_imp_tmp_1_123_G : X_LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(4),
      ADR1 => ID_ALU_regs_imp_operand1_out(2),
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ID_ALU_regs_imp_operand2_out(1),
      O => N1532
    );
  VGA_romAddr_mux0054_4_1127_SW0_G : X_LUT4
    generic map(
      INIT => X"8B8B"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_981_15906,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR3 => VCC,
      O => N1592
    );
  ALU_imp_tmp_11_109_G : X_LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(1),
      ADR2 => N203_0,
      ADR3 => N202,
      O => N1546
    );
  ALU_imp_tmp_12_107_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N265,
      ADR2 => ID_ALU_regs_imp_operand2_out(2),
      ADR3 => N212_0,
      O => N1544
    );
  write_back_data_from_alu_tmp_0_189_SW3_F : X_LUT4
    generic map(
      INIT => X"1B1B"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(0),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(0),
      ADR2 => ID_ALU_regs_imp_immediate_out_0_Q,
      ADR3 => VCC,
      O => N2059
    );
  write_back_data_from_alu_tmp_0_189_SW2_G : X_LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_0_92_0,
      ADR1 => write_back_data_from_alu_tmp_0_103_0,
      ADR2 => write_back_data_from_alu_tmp_0_111_0,
      ADR3 => ID_ALU_regs_imp_wb_src_out(0),
      O => N2062
    );
  write_back_data_from_alu_tmp_0_166_SW0_G : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => alu_result_from_alu_tmp(0),
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(1),
      ADR3 => VCC,
      O => N2078
    );
  ALU_imp_tmp_11_109_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh107,
      ADR2 => ALU_imp_Sh103_0,
      ADR3 => VCC,
      O => N1545
    );
  ALU_imp_tmp_12_107_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh108,
      ADR2 => ALU_imp_Sh104_0,
      ADR3 => VCC,
      O => N1543
    );
  ALU_imp_tmp_13_102_G : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N262,
      ADR2 => ID_ALU_regs_imp_operand2_out(2),
      ADR3 => N202,
      O => N1594
    );
  VGA_romAddr_mux0054_3_11091 : X_LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_branch_target_out(0),
      ADR1 => pc_from_if_tmp_3_0,
      ADR2 => pc_from_if_tmp_1_0,
      ADR3 => pc_from_if_tmp_2_0,
      O => VGA_romAddr_mux0054_3_11091_34605
    );
  VGA_romAddr_mux0054_3_11092 : X_LUT4
    generic map(
      INIT => X"9995"
    )
    port map (
      ADR0 => N50,
      ADR1 => pc_from_if_tmp_3_0,
      ADR2 => pc_from_if_tmp_1_0,
      ADR3 => pc_from_if_tmp_2_0,
      O => VGA_romAddr_mux0054_3_11092_34598
    );
  write_back_data_from_alu_tmp_0_189_SW2_F : X_LUT4
    generic map(
      INIT => X"1B1B"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(0),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(0),
      ADR2 => ID_ALU_regs_imp_immediate_out_0_Q,
      ADR3 => VCC,
      O => N2061
    );
  register_module_imp_controller_imp_operand1_src1161 : X_LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      ADR0 => N1889,
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => N1919_0,
      ADR3 => IF_ID_regs_imp_instruction_out(12),
      O => register_module_imp_controller_imp_operand1_src116
    );
  write_back_data_from_alu_tmp_0_166_SW0_F : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(0),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(1),
      ADR3 => ID_ALU_regs_imp_immediate_out_0_Q,
      O => N2077
    );
  register_module_imp_decoder_imp_write_back_reg_1_11192 : X_LUT4
    generic map(
      INIT => X"F2F2"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_reg_write_enable_cmp_eq0001_0,
      ADR1 => IF_ID_regs_imp_instruction_out(0),
      ADR2 => register_module_imp_decoder_imp_write_back_reg_1_149,
      ADR3 => VCC,
      O => register_module_imp_decoder_imp_write_back_reg_1_11191_34673
    );
  ALU_imp_tmp_13_102_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh109,
      ADR2 => ALU_imp_Sh105,
      ADR3 => VCC,
      O => N1593
    );
  write_back_data_from_alu_tmp_0_189_SW3_G : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_0_92_0,
      ADR1 => write_back_data_from_alu_tmp_0_103_0,
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => write_back_data_from_alu_tmp_0_111_0,
      O => N2060
    );
  ram1_data_14_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_14_INBUF,
      O => N317
    );
  ram1_data_15_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_15_INBUF,
      O => N316
    );
  ram1_data_11_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_11_INBUF,
      O => N320
    );
  ram1_data_12_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_12_INBUF,
      O => N319
    );
  ram1_data_13_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_13_INBUF,
      O => N318
    );
  register_module_imp_decoder_imp_write_back_reg_1_11191 : X_LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      ADR0 => register_module_imp_decoder_imp_write_back_reg_1_149,
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0007_0,
      ADR2 => register_module_imp_controller_imp_reg_write_enable_cmp_eq0001_0,
      ADR3 => IF_ID_regs_imp_instruction_out(0),
      O => register_module_imp_decoder_imp_write_back_reg_1_1119
    );
  ram2_data_10_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_10_INBUF,
      O => N337
    );
  ram2_data_12_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_12_INBUF,
      O => N335
    );
  ram2_data_14_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_14_INBUF,
      O => N333
    );
  ram2_data_11_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_11_INBUF,
      O => N336
    );
  ram2_data_13_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_13_INBUF,
      O => N334
    );
  tbre_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tbre_INBUF,
      O => tbre_IBUF_17224
    );
  ram2_data_15_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_data_15_INBUF,
      O => N332
    );
  clk_manual_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_manual_INBUF,
      O => clk_manual_BUFGP_IBUFG_17227
    );
  register_module_imp_registers_imp_read_data2_10_60_SW1_F : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_N63,
      ADR2 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR3 => IF_ID_regs_imp_instruction_out(10),
      O => N1579
    );
  data_ready_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => data_ready_INBUF,
      O => data_ready_IBUF_16816
    );
  ram1_data_1_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_1_INBUF,
      O => N330
    );
  ram1_data_0_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_0_INBUF,
      O => N331
    );
  VGA_romAddr_mux0054_7_296 : X_LUT4
    generic map(
      INIT => X"ACA0"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0004_0,
      ADR1 => VGA_romAddr_cmp_le0012_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_7_296_O_pack_1
    );
  VGA_romAddr_mux0054_6_409 : X_LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_5_15794,
      ADR1 => register_module_imp_registers_imp_regs_3_6_15795,
      ADR2 => register_module_imp_registers_imp_regs_3_7_15793,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_6_409_O_pack_1
    );
  VGA_romAddr_mux0054_6_139 : X_LUT4
    generic map(
      INIT => X"EA48"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_15_15739,
      ADR1 => VGA_N398,
      ADR2 => VGA_N43_0,
      ADR3 => VGA_N285_0,
      O => VGA_romAddr_mux0054_6_139_O_pack_1
    );
  VGA_bt_cmp_ge0001111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_y_5_1_17044,
      ADR1 => VGA_y_4_1_16870,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N410_pack_1
    );
  VGA_romAddr_mux0054_6_453 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_romAddr_mux0054_6_409_O,
      ADR2 => VGA_romAddr_mux0054_6_422_0,
      ADR3 => VGA_romAddr_mux0054_6_396_0,
      O => VGA_romAddr_mux0054_6_453_46834
    );
  VGA_romAddr_mux0054_7_180 : X_LUT4
    generic map(
      INIT => X"FBEA"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_bt_and0141_0,
      ADR2 => VGA_romAddr_mux0054_7_33_0,
      ADR3 => VGA_romAddr_mux0054_7_180_SW0_O,
      O => VGA_romAddr_mux0054_7_180_46954
    );
  VGA_romAddr_mux0054_5_839 : X_LUT4
    generic map(
      INIT => X"FCFD"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_348_15926,
      ADR1 => VGA_romAddr_mux0054_5_478_0,
      ADR2 => VGA_romAddr_mux0054_5_829_O,
      ADR3 => N565_0,
      O => VGA_romAddr_mux0054_5_839_46858
    );
  VGA_romAddr_mux0054_6_624_SW0 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_N248,
      ADR1 => VGA_N162_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_6_624_SW0_O_pack_1
    );
  VGA_bt_cmp_ge000511 : X_LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      ADR0 => VGA_y(8),
      ADR1 => VGA_y(7),
      ADR2 => VGA_y(6),
      ADR3 => VGA_N410,
      O => VGA_bt_cmp_ge0005
    );
  VGA_romAddr_mux0054_7_180_SW0 : X_LUT4
    generic map(
      INIT => X"E0E0"
    )
    port map (
      ADR0 => N1925_0,
      ADR1 => VGA_romAddr_mux0054_7_113,
      ADR2 => VGA_N272,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_7_180_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_7_305 : X_LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0020_0,
      ADR1 => VGA_bt_and0004_0,
      ADR2 => VGA_romAddr_mux0054_7_296_O,
      ADR3 => VGA_N274,
      O => VGA_romAddr_mux0054_7_305_46930
    );
  VGA_romAddr_mux0054_6_166 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_139_O,
      ADR1 => VGA_romAddr_mux0054_6_165_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_166_46810
    );
  VGA_romAddr_mux0054_6_624 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => VGA_N425_0,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => VGA_N265_0,
      ADR3 => VGA_romAddr_mux0054_6_624_SW0_O,
      O => VGA_romAddr_mux0054_6_624_46906
    );
  VGA_romAddr_mux0054_5_829 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => N971_0,
      ADR3 => VGA_romAddr_mux0054_5_789,
      O => VGA_romAddr_mux0054_5_829_O_pack_1
    );
  VGA_romAddr_mux0054_5_478 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => VGA_N279,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => VGA_N270_0,
      ADR3 => VGA_romAddr_mux0054_5_461_O,
      O => VGA_romAddr_mux0054_5_478_46786
    );
  VGA_romAddr_mux0054_6_947 : X_LUT4
    generic map(
      INIT => X"E6C0"
    )
    port map (
      ADR0 => VGA_N48_0,
      ADR1 => register_module_imp_registers_imp_regs_0_11_16371,
      ADR2 => VGA_romAddr_mux0054_5_361_O,
      ADR3 => VGA_N316_0,
      O => VGA_romAddr_mux0054_6_947_47122
    );
  VGA_romAddr_mux0054_7_650 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_7_649_O,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_7_650_47074
    );
  VGA_romAddr_mux0054_6_885 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_romAddr_mux0054_6_333_0,
      ADR2 => VGA_romAddr_mux0054_6_602_O,
      ADR3 => VGA_romAddr_mux0054_6_844_0,
      O => VGA_romAddr_mux0054_6_885_47146
    );
  VGA_romAddr_mux0054_6_21231 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => VGA_bt_and01451_0,
      ADR1 => VGA_bt_and01441_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_21231_O_pack_1
    );
  VGA_romAddr_mux0054_7_649 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_romAddr_cmp_le0024_0,
      ADR2 => VGA_N278,
      ADR3 => VGA_romAddr_cmp_le0025_0,
      O => VGA_romAddr_mux0054_7_649_O_pack_1
    );
  VGA_romAddr_mux0054_6_777 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_767_0,
      ADR1 => VGA_bt_and0147,
      ADR2 => VGA_N428_0,
      ADR3 => VGA_romAddr_mux0054_6_21231_O,
      O => VGA_romAddr_mux0054_6_777_47050
    );
  VGA_romAddr_mux0054_8_5_SW0 : X_LUT4
    generic map(
      INIT => X"2020"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0147,
      ADR2 => VGA_N272,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_8_5_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_7_275 : X_LUT4
    generic map(
      INIT => X"5150"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => VGA_romAddr_mux0054_7_267_0,
      ADR3 => VGA_romAddr_mux0054_7_275_SW0_O,
      O => VGA_romAddr_mux0054_7_275_46978
    );
  VGA_romAddr_mux0054_7_275_SW0 : X_LUT4
    generic map(
      INIT => X"5700"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_7_15793,
      ADR1 => register_module_imp_registers_imp_regs_3_5_15794,
      ADR2 => register_module_imp_registers_imp_regs_3_6_15795,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_7_275_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_5_361 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0008,
      ADR1 => VGA_y(4),
      ADR2 => VGA_N278,
      ADR3 => VGA_bt_and01431,
      O => VGA_romAddr_mux0054_5_361_O_pack_1
    );
  VGA_romAddr_mux0054_8_230 : X_LUT4
    generic map(
      INIT => X"F8A8"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_romAddr_mux0054_8_190_0,
      ADR2 => VGA_romAddr_mux0054_8_139_0,
      ADR3 => VGA_romAddr_mux0054_8_5_SW0_O,
      O => VGA_romAddr_mux0054_8_230_47026
    );
  VGA_romAddr_mux0054_6_809 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => VGA_bt_and0143_15783,
      ADR1 => VGA_romAddr_mux0054_6_666_0,
      ADR2 => VGA_romAddr_mux0054_6_754,
      ADR3 => VGA_romAddr_mux0054_6_777_0,
      O => VGA_romAddr_mux0054_6_809_O_pack_1
    );
  VGA_romAddr_mux0054_8_139 : X_LUT4
    generic map(
      INIT => X"ECEC"
    )
    port map (
      ADR0 => N1785_0,
      ADR1 => VGA_romAddr_mux0054_8_109_O,
      ADR2 => VGA_N299,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_8_139_47098
    );
  VGA_romAddr_mux0054_6_844 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_1647_0,
      ADR1 => VGA_romAddr_mux0054_6_624_0,
      ADR2 => VGA_bt_and0004_0,
      ADR3 => VGA_romAddr_mux0054_6_809_O,
      O => VGA_romAddr_mux0054_6_844_47002
    );
  VGA_romAddr_mux0054_8_109 : X_LUT4
    generic map(
      INIT => X"00F8"
    )
    port map (
      ADR0 => keyboard_key_value_5_0,
      ADR1 => VGA_romAddr_mux0054_8_50_0,
      ADR2 => VGA_romAddr_mux0054_8_87_0,
      ADR3 => VGA_bt_and0141_0,
      O => VGA_romAddr_mux0054_8_109_O_pack_1
    );
  VGA_romAddr_mux0054_6_602 : X_LUT4
    generic map(
      INIT => X"DDD8"
    )
    port map (
      ADR0 => VGA_bt_and0143_15783,
      ADR1 => VGA_romAddr_mux0054_6_374,
      ADR2 => VGA_romAddr_mux0054_6_561,
      ADR3 => VGA_romAddr_mux0054_6_453_0,
      O => VGA_romAddr_mux0054_6_602_O_pack_1
    );
  VGA_romAddr_mux0054_8_524_SW0 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_10_15761,
      ADR1 => register_module_imp_registers_imp_regs_3_11_15764,
      ADR2 => register_module_imp_registers_imp_regs_3_9_15763,
      ADR3 => N235_0,
      O => VGA_romAddr_mux0054_8_524_SW0_O_pack_1
    );
  VGA_romAddr_mux0055_8_311 : X_LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      ADR0 => VGA_romAddr_add0001(7),
      ADR1 => VGA_romAddr_add0001(8),
      ADR2 => VGA_romAddr_add0001(9),
      ADR3 => VGA_N421_0,
      O => VGA_N402_pack_1
    );
  VGA_romAddr_mux0055_8_11 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_Madd_romAddr_addsub0000_Madd_lut(0),
      ADR1 => VGA_romAddr_add0001(5),
      ADR2 => VGA_romAddr_add0001(6),
      ADR3 => VGA_romAddr_add0001(7),
      O => VGA_N11_pack_1
    );
  VGA_romAddr_mux0054_8_803 : X_LUT4
    generic map(
      INIT => X"F1F0"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VGA_romAddr_mux0054_8_729_O,
      ADR3 => N1881,
      O => VGA_romAddr_mux0054_8_803_47290
    );
  VGA_romAddr_mux0054_9_411_SW0 : X_LUT4
    generic map(
      INIT => X"BBB0"
    )
    port map (
      ADR0 => N1165,
      ADR1 => VGA_N15_0,
      ADR2 => N1167,
      ADR3 => N600,
      O => VGA_romAddr_mux0054_9_411_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_9_411 : X_LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => VGA_x(9),
      ADR2 => VGA_romAddr_mux0054_9_411_SW0_O,
      ADR3 => VGA_bt_and015026_18310,
      O => VGA_N428
    );
  VGA_romAddr_mux0054_7_657 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_romAddr_mux0054_7_605_0,
      ADR2 => VGA_romAddr_mux0054_7_650_0,
      ADR3 => VGA_romAddr_mux0054_7_557_O,
      O => VGA_romAddr_mux0054_7_657_47218
    );
  VGA_romAddr_mux0054_7_875 : X_LUT4
    generic map(
      INIT => X"FEBA"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_828_0,
      ADR1 => VGA_N429_0,
      ADR2 => VGA_romAddr_mux0054_7_845_SW1_O,
      ADR3 => N718,
      O => VGA_romAddr_mux0054_7_875_47338
    );
  VGA_romAddr_mux0054_7_752_SW1 : X_LUT4
    generic map(
      INIT => X"001F"
    )
    port map (
      ADR0 => pc_from_if_tmp_10_0,
      ADR1 => pc_from_if_tmp_9_0,
      ADR2 => pc_from_if_tmp_11_0,
      ADR3 => VGA_bt_and0149_0,
      O => VGA_romAddr_mux0054_7_752_SW1_O_pack_1
    );
  VGA_romAddr_mux0054_7_752 : X_LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_752_SW1_O,
      ADR1 => VGA_romAddr_mux0054_7_685_0,
      ADR2 => VGA_bt_and0150,
      ADR3 => N790,
      O => VGA_romAddr_mux0054_7_752_47194
    );
  VGA_romAddr_mux0054_7_557 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => VGA_bt_and0147,
      ADR1 => VGA_bt_and0004_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_romAddr_mux0054_7_548_0,
      O => VGA_romAddr_mux0054_7_557_O_pack_1
    );
  VGA_romAddr_mux0054_8_524 : X_LUT4
    generic map(
      INIT => X"001C"
    )
    port map (
      ADR0 => VGA_N289,
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(3),
      ADR3 => VGA_romAddr_mux0054_8_524_SW0_O,
      O => VGA_romAddr_mux0054_7_267
    );
  VGA_romAddr_mux0054_7_845_SW1 : X_LUT4
    generic map(
      INIT => X"80B0"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0033_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_romAddr_mux0054_7_860_0,
      ADR3 => N582_0,
      O => VGA_romAddr_mux0054_7_845_SW1_O_pack_1
    );
  VGA_romAddr_mux0054_8_190 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => VGA_y(8),
      ADR1 => VGA_romAddr_mux0054_8_160_0,
      ADR2 => VGA_romAddr_mux0054_8_186_0,
      ADR3 => VGA_N402,
      O => VGA_romAddr_mux0054_8_190_47170
    );
  VGA_romAddr_mux0054_8_186 : X_LUT4
    generic map(
      INIT => X"2223"
    )
    port map (
      ADR0 => VGA_y(8),
      ADR1 => VGA_N149,
      ADR2 => VGA_romAddr_add0001(9),
      ADR3 => VGA_N11,
      O => VGA_romAddr_mux0054_8_186_47242
    );
  VGA_romAddr_mux0054_8_729 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_N300_0,
      ADR2 => VGA_bt_and0148_16012,
      ADR3 => VGA_N288,
      O => VGA_romAddr_mux0054_8_729_O_pack_1
    );
  VGA_romAddr_mux0054_9_493 : X_LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_10_15858,
      ADR1 => register_module_imp_registers_imp_regs_1_9_15857,
      ADR2 => register_module_imp_registers_imp_regs_1_11_15856,
      ADR3 => VGA_bt_and0001,
      O => VGA_romAddr_mux0054_9_493_O_pack_1
    );
  VGA_romAddr_mux0054_9_5 : X_LUT4
    generic map(
      INIT => X"BABA"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_bt_and0147,
      ADR2 => VGA_N412_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_9_5_O_pack_1
    );
  VGA_romAddr_mux0054_9_168 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => VGA_N322,
      ADR1 => VGA_N41_0,
      ADR2 => register_module_imp_registers_imp_regs_0_15_16383,
      ADR3 => VGA_romAddr_mux0054_9_168_SW0_O,
      O => VGA_romAddr_mux0054_9_168_47458
    );
  VGA_romAddr_mux0054_9_149 : X_LUT4
    generic map(
      INIT => X"FEAA"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_romAddr_mux0054_9_108_0,
      ADR2 => VGA_romAddr_mux0054_9_13_0,
      ADR3 => VGA_romAddr_mux0054_9_5_O,
      O => VGA_romAddr_mux0054_9_149_47386
    );
  VGA_romAddr_mux0054_8_487 : X_LUT4
    generic map(
      INIT => X"2033"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0005,
      ADR1 => VGA_bt_and0004_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_romAddr_mux0054_8_487_SW0_O,
      O => VGA_romAddr_mux0054_8_487_47434
    );
  VGA_romAddr_mux0054_9_275 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_romAddr_mux0054_9_244,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VGA_romAddr_mux0054_9_275_SW0_O,
      O => VGA_romAddr_mux0054_9_275_47482
    );
  VGA_romAddr_mux0054_8_646 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_romAddr_mux0054_8_302_0,
      ADR2 => VGA_romAddr_mux0054_8_364,
      ADR3 => VGA_romAddr_mux0054_8_608_O,
      O => VGA_romAddr_mux0054_8_646_47410
    );
  VGA_romAddr_mux0054_8_608 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_1647_0,
      ADR1 => VGA_romAddr_mux0054_8_595_0,
      ADR2 => N563_0,
      ADR3 => VGA_romAddr_mux0054_8_487_0,
      O => VGA_romAddr_mux0054_8_608_O_pack_1
    );
  VGA_romAddr_mux0054_8_487_SW0 : X_LUT4
    generic map(
      INIT => X"557F"
    )
    port map (
      ADR0 => N1905_0,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_bt_and0147,
      ADR3 => VGA_N2091_0,
      O => VGA_romAddr_mux0054_8_487_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_8_571_SW0 : X_LUT4
    generic map(
      INIT => X"5D7F"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_N1310_0,
      ADR3 => VGA_romAddr_mux0054_7_267_0,
      O => VGA_romAddr_mux0054_8_571_SW0_O_pack_1
    );
  VGA_bt_mux0000_0_161 : X_LUT4
    generic map(
      INIT => X"1010"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_bt_and01431,
      ADR2 => VGA_bt_and0144_15781,
      ADR3 => VCC,
      O => VGA_N274_pack_1
    );
  VGA_romAddr_mux0054_8_595 : X_LUT4
    generic map(
      INIT => X"207F"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_1779,
      ADR1 => N1315_0,
      ADR2 => VGA_romAddr_mux0054_8_542_0,
      ADR3 => VGA_romAddr_mux0054_8_571_SW0_O,
      O => VGA_romAddr_mux0054_8_595_47506
    );
  VGA_romAddr_mux0054_9_179 : X_LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0018_0,
      ADR1 => VGA_N62_0,
      ADR2 => register_module_imp_registers_imp_regs_2_7_15813,
      ADR3 => VGA_N274,
      O => VGA_romAddr_mux0054_9_179_47530
    );
  VGA_romAddr_mux0054_9_275_SW0 : X_LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_6_15795,
      ADR1 => register_module_imp_registers_imp_regs_3_5_15794,
      ADR2 => register_module_imp_registers_imp_regs_3_7_15793,
      ADR3 => VGA_N274,
      O => VGA_romAddr_mux0054_9_275_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_9_168_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_N398,
      ADR1 => VGA_N43_0,
      ADR2 => register_module_imp_registers_imp_regs_1_15_15739,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_9_168_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_9_501 : X_LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      ADR0 => N1793_0,
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VGA_romAddr_mux0054_9_493_O,
      O => VGA_romAddr_mux0054_9_501_47362
    );
  VGA_romAddr_mux0054_9_724 : X_LUT4
    generic map(
      INIT => X"8F0F"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_710_O,
      ADR1 => VGA_N418,
      ADR2 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR3 => VGA_bt_and0147,
      O => VGA_romAddr_mux0054_9_724_47698
    );
  VGA_romAddr_mux0054_8_924_SW0 : X_LUT4
    generic map(
      INIT => X"5D7F"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_1403_0,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => VGA_N239,
      ADR3 => VGA_N3061_0,
      O => VGA_romAddr_mux0054_8_924_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_5_1828 : X_LUT4
    generic map(
      INIT => X"FCF8"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_5_1768_0,
      ADR1 => VGA_romAddr_mux0054_5_1811_0,
      ADR2 => VGA_romAddr_mux0054_5_1767_0,
      ADR3 => VGA_romAddr_mux0054_5_1792_0,
      O => VGA_romAddr_mux0054_5_1828_O_pack_1
    );
  VGA_romAddr_mux0054_8_924 : X_LUT4
    generic map(
      INIT => X"D0DD"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VGA_romAddr_mux0054_8_892_0,
      ADR3 => VGA_romAddr_mux0054_8_924_SW0_O,
      O => VGA_romAddr_mux0054_8_924_47554
    );
  VGA_romAddr_mux0054_9_613 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => N344,
      ADR1 => rst_IBUF_15674,
      ADR2 => N1941_0,
      ADR3 => N1831,
      O => VGA_romAddr_mux0054_9_613_47578
    );
  VGA_romAddr_mux0054_9_472 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_romAddr_mux0054_9_168_0,
      ADR2 => VGA_romAddr_mux0054_9_275_0,
      ADR3 => VGA_romAddr_mux0054_9_472_SW0_O,
      O => VGA_romAddr_mux0054_9_472_47626
    );
  VGA_romAddr_mux0054_9_710 : X_LUT4
    generic map(
      INIT => X"4646"
    )
    port map (
      ADR0 => VGA_y(7),
      ADR1 => VGA_y(6),
      ADR2 => VGA_y(5),
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_9_710_O_pack_1
    );
  VGA_romAddr_mux0054_9_526 : X_LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_5_15844,
      ADR1 => register_module_imp_registers_imp_regs_0_6_15843,
      ADR2 => register_module_imp_registers_imp_regs_0_7_15846,
      ADR3 => VGA_N02_0,
      O => VGA_romAddr_mux0054_9_526_O_pack_1
    );
  VGA_romAddr_mux0054_3_1251 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0032,
      ADR1 => VGA_y(4),
      ADR2 => VGA_N278,
      ADR3 => VGA_bt_and0149_0,
      O => VGA_N320_pack_1
    );
  VGA_romAddr_mux0054_9_472_SW0 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_210_0,
      ADR1 => VGA_romAddr_mux0054_9_429,
      ADR2 => VGA_romAddr_mux0054_6_1647_0,
      ADR3 => N1473_0,
      O => VGA_romAddr_mux0054_9_472_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_4_1421_SW0 : X_LUT4
    generic map(
      INIT => X"FD00"
    )
    port map (
      ADR0 => VGA_y(7),
      ADR1 => VGA_y(8),
      ADR2 => N1284,
      ADR3 => VGA_N276,
      O => N1831_pack_1
    );
  VGA_romAddr_mux0054_9_624 : X_LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(1),
      ADR1 => IF_ID_regs_imp_instruction_out(2),
      ADR2 => IF_ID_regs_imp_instruction_out(3),
      ADR3 => VGA_romAddr_mux0054_3_348_15926,
      O => VGA_romAddr_mux0054_9_624_47602
    );
  VGA_romAddr_mux0054_9_539 : X_LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      ADR0 => N1825_0,
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0144_15781,
      ADR3 => VGA_romAddr_mux0054_9_526_O,
      O => VGA_romAddr_mux0054_9_539_47650
    );
  VGA_romAddr_mux0054_8_855 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => VGA_N2101_0,
      ADR1 => VGA_romAddr_cmp_le0048_0,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_8_855_O_pack_1
    );
  VGA_romAddr_mux0054_8_875 : X_LUT4
    generic map(
      INIT => X"B080"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0038_0,
      ADR1 => VGA_bt_and0150,
      ADR2 => VGA_bt_and0001,
      ADR3 => VGA_romAddr_mux0054_8_855_O,
      O => VGA_romAddr_mux0054_8_875_47674
    );
  VGA_romAddr_mux0054_3_348 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_y(7),
      ADR1 => VGA_y(5),
      ADR2 => VGA_y(8),
      ADR3 => N1284,
      O => VGA_romAddr_mux0054_3_348_pack_1
    );
  VGA_romAddr_mux0054_9_692 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_9_569,
      ADR2 => VGA_N278,
      ADR3 => VGA_romAddr_mux0054_9_651_O,
      O => VGA_romAddr_mux0054_9_692_47746
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000044 : X_LUT4
    generic map(
      INIT => X"AA95"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_reg_out(3),
      ADR1 => N1411,
      ADR2 => register_module_imp_controller_imp_mem_write_cmp_eq0000,
      ADR3 => register_module_imp_controller_imp_operand2_src_cmp_eq0003,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000044_47794
    );
  register_module_imp_decoder_imp_immediate_5_31 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => register_module_imp_N20,
      ADR2 => register_module_imp_N58,
      ADR3 => register_module_imp_decoder_imp_immediate_or0000_0,
      O => register_module_imp_N17_pack_1
    );
  register_module_imp_decoder_imp_immediate_5_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand1_src_cmp_eq0000,
      ADR1 => IF_ID_regs_imp_instruction_out(3),
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => N70_0,
      O => register_module_imp_N12
    );
  register_module_imp_controller_imp_operand1_src_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => register_module_imp_N58,
      ADR3 => IF_ID_regs_imp_instruction_out(13),
      O => register_module_imp_controller_imp_operand1_src_cmp_eq0000_pack_1
    );
  VGA_romAddr_mux0054_9_651 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_624_0,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => VGA_romAddr_mux0054_9_613_0,
      ADR3 => VGA_romAddr_mux0054_9_598,
      O => VGA_romAddr_mux0054_9_651_O_pack_1
    );
  register_module_imp_controller_imp_operand2_src_0_21 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(13),
      ADR1 => IF_ID_regs_imp_instruction_out(11),
      ADR2 => IF_ID_regs_imp_instruction_out(15),
      ADR3 => VCC,
      O => register_module_imp_N20_pack_2
    );
  register_module_imp_decoder_imp_immediate_4_6 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => register_module_imp_N20,
      ADR1 => register_module_imp_N58,
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => register_module_imp_N23,
      O => register_module_imp_decoder_imp_immediate_4_6_47890
    );
  VGA_romAddr_mux0054_9_814 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_N64_0,
      ADR1 => pc_from_if_tmp_15_0,
      ADR2 => VGA_N320,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_9_814_47722
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000044_SW0 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(9),
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => IF_ID_regs_imp_instruction_out(10),
      O => N1411_pack_1
    );
  VGA_romAddr_mux0054_9_943 : X_LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      ADR0 => VGA_bt_cmp_eq0007_0,
      ADR1 => N596_0,
      ADR2 => VGA_bt_and0149_0,
      ADR3 => VGA_romAddr_mux0054_6_1647_0,
      O => VGA_romAddr_mux0054_9_943_O_pack_1
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000026_SW0 : X_LUT4
    generic map(
      INIT => X"5959"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR1 => N1219,
      ADR2 => read_reg_2_from_id_3_0,
      ADR3 => VCC,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000026_SW0_O_pack_1
    );
  register_module_imp_decoder_imp_immediate_0_1 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(2),
      ADR1 => IF_ID_regs_imp_instruction_out(0),
      ADR2 => register_module_imp_N14,
      ADR3 => register_module_imp_N0,
      O => immediate_from_id_tmp(0)
    );
  VGA_romAddr_mux0054_9_947 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => VGA_N284_0,
      ADR1 => ALU_MEM_regs_imp_mem_data_out(15),
      ADR2 => VGA_N68_0,
      ADR3 => VGA_romAddr_mux0054_9_943_O,
      O => VGA_romAddr_mux0054_9_947_47770
    );
  register_module_imp_decoder_imp_immediate_3_1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand1_src_cmp_eq0000,
      ADR1 => register_module_imp_decoder_imp_immediate_4_6_0,
      ADR2 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR3 => register_module_imp_decoder_imp_immediate_or0000_0,
      O => register_module_imp_N0_pack_1
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000060 : X_LUT4
    generic map(
      INIT => X"2100"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_reg_out(1),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000026_SW0_O,
      ADR2 => register_module_imp_decoder_imp_read_reg_2_1_1_18207,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000055_0,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb
    );
  VGA_SF25131_SW1 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => VGA_y(8),
      ADR1 => VGA_y(5),
      ADR2 => VGA_y(7),
      ADR3 => VGA_y(6),
      O => VGA_SF25131_SW1_O_pack_1
    );
  VGA_bt_and01522 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_N12,
      ADR1 => VGA_x(4),
      ADR2 => VGA_N4311,
      ADR3 => VCC,
      O => VGA_bt_and01522_O_pack_1
    );
  VGA_SF25131 : X_LUT4
    generic map(
      INIT => X"02FF"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_SF25131_SW1_O,
      ADR2 => VGA_y(3),
      ADR3 => VGA_N110_0,
      O => VGA_N3311
    );
  VGA_bt_cmp_le00051 : X_LUT4
    generic map(
      INIT => X"1113"
    )
    port map (
      ADR0 => VGA_y(7),
      ADR1 => VGA_y(8),
      ADR2 => VGA_y(5),
      ADR3 => N442_0,
      O => VGA_bt_cmp_le0005_pack_1
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000055_SW0 : X_LUT4
    generic map(
      INIT => X"7B7B"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(3),
      ADR1 => ID_ALU_regs_imp_reg_write_enable_out_15702,
      ADR2 => read_reg_1_from_id_3_0,
      ADR3 => VCC,
      O => N553_pack_2
    );
  VGA_bt_mux0000_1_86 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => VGA_bt_and01522_O,
      ADR1 => VGA_bt_and0148_16012,
      ADR2 => VGA_N428_0,
      ADR3 => VGA_N407,
      O => VGA_bt_mux0000_1_86_48034
    );
  ALU_imp_tmp_8_140_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_8_57_0,
      ADR1 => N983_0,
      ADR2 => ALU_imp_N13,
      ADR3 => ALU_imp_tmp_8_33_SW0_O,
      O => N793
    );
  VGA_SF61211 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => VGA_N110_0,
      ADR1 => VGA_N156_0,
      ADR2 => VGA_N96_0,
      ADR3 => VGA_N1051,
      O => VGA_N417
    );
  VGA_bt_not000111 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(7),
      ADR2 => VGA_y(8),
      ADR3 => N1266_0,
      O => VGA_N1051_pack_1
    );
  VGA_bt_mux0000_1_49 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => VGA_N410,
      ADR1 => VGA_N276,
      ADR2 => VGA_romData_mux0001,
      ADR3 => VGA_N274,
      O => VGA_bt_mux0000_1_49_O_pack_1
    );
  VGA_romAddr_mux0054_7_957_SW0 : X_LUT4
    generic map(
      INIT => X"DCDF"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0013,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_bt_and0150,
      ADR3 => VGA_N3061_0,
      O => VGA_romAddr_mux0054_7_957_SW0_O_pack_1
    );
  VGA_bt_mux0000_1_52 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => VGA_romData_mux0002,
      ADR1 => VGA_bt_mux0000_1_11_0,
      ADR2 => VGA_bt_mux0000_1_49_O,
      ADR3 => VGA_bt_mux0000_1_22,
      O => VGA_bt_mux0000_1_52_48010
    );
  register_module_imp_decoder_imp_immediate_7_1 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(7),
      ADR1 => register_module_imp_N17,
      ADR2 => register_module_imp_N12_0,
      ADR3 => VCC,
      O => immediate_from_id_tmp(7)
    );
  register_module_imp_registers_imp_read_data1_0_31_SW0 : X_LUT4
    generic map(
      INIT => X"3733"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(2),
      ADR1 => read_reg_1_from_id_3_0,
      ADR2 => N553,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026_0,
      O => N1155
    );
  VGA_romAddr_mux0054_7_1016_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F5E4"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => VGA_bt_and0147,
      ADR2 => N576_0,
      ADR3 => VGA_romAddr_mux0054_7_957_SW0_O,
      O => N909
    );
  ALU_imp_tmp_8_33_SW0 : X_LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_tmp_8_26_0,
      ADR3 => N1837_0,
      O => ALU_imp_tmp_8_33_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_12_59_SW1 : X_LUT4
    generic map(
      INIT => X"0013"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_varindex0000(12),
      ADR1 => register_module_imp_registers_imp_read_data1_12_53,
      ADR2 => register_module_imp_registers_imp_N46_0,
      ADR3 => register_module_imp_registers_imp_read_data1_12_1_0,
      O => register_module_imp_registers_imp_read_data1_12_59_SW1_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_11_59_SW1 : X_LUT4
    generic map(
      INIT => X"0013"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_varindex0000(11),
      ADR1 => register_module_imp_registers_imp_read_data1_11_53,
      ADR2 => register_module_imp_registers_imp_N46_0,
      ADR3 => register_module_imp_registers_imp_read_data1_11_1_0,
      O => register_module_imp_registers_imp_read_data1_11_59_SW1_O_pack_1
    );
  ID_forward_IF_regs_imp_jump_target_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_11_DXMUX_48235,
      CE => ID_forward_IF_regs_imp_jump_target_out_11_CEINV_48218,
      CLK => ID_forward_IF_regs_imp_jump_target_out_11_CLKINV_48219,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_11_FFX_RSTAND_48241,
      O => ID_forward_IF_regs_imp_jump_target_out(11)
    );
  ID_forward_IF_regs_imp_jump_target_out_11_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_11_FFX_RSTAND_48241
    );
  register_module_imp_jump_target_out_12_1 : X_LUT4
    generic map(
      INIT => X"E2F3"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_12_17_0,
      ADR1 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR2 => branch_target_from_id_tmp(12),
      ADR3 => register_module_imp_registers_imp_read_data1_12_59_SW1_O,
      O => jump_target_from_id_tmp(12)
    );
  register_module_imp_registers_imp_read_data1_1_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(1),
      ADR1 => register_module_imp_registers_imp_varindex0000(1),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N580
    );
  VGA_SF29511 : X_LUT4
    generic map(
      INIT => X"8F8F"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0005,
      ADR1 => VGA_bt_cmp_ge0005_0,
      ADR2 => VGA_N110_0,
      ADR3 => VCC,
      O => VGA_N2381
    );
  VGA_SF67111 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_y(5),
      ADR2 => VGA_y(4),
      ADR3 => VGA_SF67111_SW0_O,
      O => VGA_N110
    );
  register_module_imp_controller_imp_operand2_src_or000014 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => N1947_0,
      ADR2 => IF_ID_regs_imp_instruction_out(13),
      ADR3 => IF_ID_regs_imp_instruction_out(12),
      O => register_module_imp_controller_imp_operand2_src_or000014_pack_1
    );
  register_module_imp_registers_imp_read_data1_0_4 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => N612_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000060_18365,
      O => register_module_imp_registers_imp_N40_pack_1
    );
  VGA_bt_cmp_le001511 : X_LUT4
    generic map(
      INIT => X"7F33"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_N126,
      ADR2 => VGA_N294,
      ADR3 => VGA_N273,
      O => VGA_bt_cmp_le0015
    );
  VGA_SF67111_SW0 : X_LUT4
    generic map(
      INIT => X"FBFB"
    )
    port map (
      ADR0 => VGA_y_8_1_16185,
      ADR1 => VGA_y_7_1_16186,
      ADR2 => VGA_y_3_1_16871,
      ADR3 => VCC,
      O => VGA_SF67111_SW0_O_pack_1
    );
  register_module_imp_jump_target_out_11_1 : X_LUT4
    generic map(
      INIT => X"E2F3"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_11_17_0,
      ADR1 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR2 => branch_target_from_id_tmp(11),
      ADR3 => register_module_imp_registers_imp_read_data1_11_59_SW1_O,
      O => jump_target_from_id_tmp(11)
    );
  register_module_imp_controller_imp_operand2_src_or000020 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR1 => register_module_imp_controller_imp_operand2_src_cmp_eq0001,
      ADR2 => register_module_imp_controller_imp_operand2_src_or000014_16210,
      ADR3 => VCC,
      O => register_module_imp_operand2_src_tmp(1)
    );
  VGA_SF7211 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N294_pack_1
    );
  register_module_imp_jump_target_out_15_1 : X_LUT4
    generic map(
      INIT => X"E2F3"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_15_17_17431,
      ADR1 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR2 => branch_target_from_id_tmp(15),
      ADR3 => N1322_0,
      O => jump_target_from_id_tmp(15)
    );
  register_module_imp_jump_target_out_14_1 : X_LUT4
    generic map(
      INIT => X"E2F3"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_14_17_17436,
      ADR1 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR2 => branch_target_from_id_tmp(14),
      ADR3 => N1324_0,
      O => jump_target_from_id_tmp(14)
    );
  ID_forward_IF_regs_imp_jump_target_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_14_DXMUX_48349,
      CE => ID_forward_IF_regs_imp_jump_target_out_14_CEINV_48332,
      CLK => ID_forward_IF_regs_imp_jump_target_out_14_CLKINV_48333,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_14_FFX_RSTAND_48355,
      O => ID_forward_IF_regs_imp_jump_target_out(14)
    );
  ID_forward_IF_regs_imp_jump_target_out_14_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_14_FFX_RSTAND_48355
    );
  VGA_romAddr_mux0054_3_244 : X_LUT4
    generic map(
      INIT => X"ACA0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_227_0,
      ADR1 => VGA_romAddr_mux0054_3_237_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_bt_and01431,
      O => VGA_romAddr_mux0054_3_244_pack_1
    );
  ALU_imp_tmp_0_49_SW0 : X_LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(0),
      ADR1 => ALU_imp_N46,
      ADR2 => ALU_imp_tmp_0_49_SW0_SW1_O,
      ADR3 => N1016_0,
      O => N748
    );
  register_module_imp_registers_imp_read_data1_15_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(15),
      ADR1 => register_module_imp_registers_imp_read_data1_15_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_15_17_pack_1
    );
  ID_forward_IF_regs_imp_jump_target_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_15_DXMUX_48387,
      CE => ID_forward_IF_regs_imp_jump_target_out_15_CEINV_48370,
      CLK => ID_forward_IF_regs_imp_jump_target_out_15_CLKINV_48371,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_15_FFX_RSTAND_48393,
      O => ID_forward_IF_regs_imp_jump_target_out(15)
    );
  ID_forward_IF_regs_imp_jump_target_out_15_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_15_FFX_RSTAND_48393
    );
  VGA_romAddr_mux0054_3_422_SW0_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"EAEA"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_348_15926,
      ADR1 => VGA_bt_and0004_0,
      ADR2 => VGA_romAddr_mux0054_3_244_18213,
      ADR3 => VCC,
      O => N1931
    );
  VGA_romAddr_mux0054_5_994_SW0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_romAddr_mux0054_5_980_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_5_994_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_13_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(13),
      ADR1 => register_module_imp_registers_imp_read_data1_13_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_13_17_pack_1
    );
  ID_forward_IF_regs_imp_jump_target_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_12_DXMUX_48273,
      CE => ID_forward_IF_regs_imp_jump_target_out_12_CEINV_48256,
      CLK => ID_forward_IF_regs_imp_jump_target_out_12_CLKINV_48257,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_12_FFX_RSTAND_48279,
      O => ID_forward_IF_regs_imp_jump_target_out(12)
    );
  ID_forward_IF_regs_imp_jump_target_out_12_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_12_FFX_RSTAND_48279
    );
  register_module_imp_jump_target_out_13_1 : X_LUT4
    generic map(
      INIT => X"E2F3"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_13_17_17441,
      ADR1 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR2 => branch_target_from_id_tmp(13),
      ADR3 => N1326_0,
      O => jump_target_from_id_tmp(13)
    );
  ID_forward_IF_regs_imp_jump_target_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_13_DXMUX_48311,
      CE => ID_forward_IF_regs_imp_jump_target_out_13_CEINV_48294,
      CLK => ID_forward_IF_regs_imp_jump_target_out_13_CLKINV_48295,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_13_FFX_RSTAND_48317,
      O => ID_forward_IF_regs_imp_jump_target_out(13)
    );
  ID_forward_IF_regs_imp_jump_target_out_13_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_jump_target_out_13_FFX_RSTAND_48317
    );
  ALU_imp_tmp_0_49_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(0),
      ADR1 => ALU_imp_tmp_cmp_eq0003,
      ADR2 => ALU_imp_tmp_cmp_eq0004,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_0_49_SW0_SW1_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_14_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(14),
      ADR1 => register_module_imp_registers_imp_read_data1_14_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_14_17_pack_1
    );
  VGA_romAddr_mux0054_6_991_SW2 : X_LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      ADR0 => N1813_0,
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0144_15781,
      ADR3 => N890_0,
      O => N1005_pack_2
    );
  register_module_imp_registers_imp_read_data2_0_53_SW1 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_0_41_0,
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR3 => register_module_imp_registers_imp_read_data2_0_17_O,
      O => N670
    );
  VGA_bt_cmp_eq0009_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => VGA_x(2),
      ADR1 => VGA_x(1),
      ADR2 => VGA_x(3),
      ADR3 => VGA_x(0),
      O => VGA_bt_cmp_eq0009_SW0_SW0_O_pack_1
    );
  VGA_bt_cmp_eq0009 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_bt_cmp_eq0009_SW0_SW0_O,
      ADR2 => VGA_N109,
      ADR3 => VGA_N273,
      O => VGA_bt_cmp_eq0009_48488
    );
  register_module_imp_registers_imp_read_data2_0_17_SW0 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(0),
      ADR1 => read_reg_2_from_id(0),
      ADR2 => read_reg_2_from_id(1),
      ADR3 => register_module_imp_registers_imp_read_data2_0_9_0,
      O => register_module_imp_registers_imp_read_data2_0_17_SW0_O_pack_1
    );
  register_module_imp_decoder_imp_immediate_2_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(2),
      ADR1 => register_module_imp_N0,
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => register_module_imp_N14,
      O => immediate_from_id_tmp_2_pack_1
    );
  register_module_imp_registers_imp_read_data2_0_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(0),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_0_9_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_0_17_O_pack_1
    );
  VGA_bt_cmp_eq0006_SW0 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_x(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_cmp_eq0006_SW0_O_pack_1
    );
  ALU_imp_tmp_4_25_SW0 : X_LUT4
    generic map(
      INIT => X"1B1B"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N265,
      ADR2 => N212_0,
      ADR3 => VCC,
      O => N1397
    );
  ALU_imp_tmp_2_43_SW0 : X_LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(2),
      ADR1 => ID_ALU_regs_imp_op_code_out(3),
      ADR2 => ALU_imp_tmp_2_43_SW0_SW0_O,
      ADR3 => N1425_0,
      O => N937
    );
  ALU_imp_tmp_2_43_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"ABFD"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ID_ALU_regs_imp_op_code_out(1),
      O => ALU_imp_tmp_2_43_SW0_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_0_53_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => is_hazard_2_to_id_tmp,
      ADR1 => register_module_imp_registers_imp_N35,
      ADR2 => register_module_imp_registers_imp_read_data2_0_41_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_17_SW0_O,
      O => N669
    );
  VGA_bt_cmp_eq0006 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(5),
      ADR2 => VGA_bt_cmp_eq0006_SW0_O,
      ADR3 => VGA_N399,
      O => VGA_bt_cmp_eq0006_48464
    );
  VGA_romAddr_mux0054_6_1003_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"222F"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => N1005,
      O => N1116
    );
  ALU_imp_Sh102_SW1 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(4),
      ADR1 => ID_ALU_regs_imp_operand1_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N265_pack_1
    );
  write_back_data_from_mem_tmp_1_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N330,
      ADR3 => N346,
      O => write_back_data_from_mem_tmp_1_SW2_O_pack_2
    );
  register_module_imp_registers_imp_read_data2_4_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(4),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_4_9_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_4_17_pack_1
    );
  write_back_data_from_alu_tmp_0_9_SW0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => ALU_imp_tmp_addsub0000(14),
      ADR1 => ALU_imp_tmp_or0000_17674,
      ADR2 => ALU_imp_tmp_addsub0000(13),
      ADR3 => ALU_imp_tmp_13_111_0,
      O => write_back_data_from_alu_tmp_0_9_SW0_SW0_SW0_O_pack_1
    );
  write_back_data_from_alu_tmp_0_9 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_14_20_0,
      ADR1 => ALU_imp_tmp_13_20_0,
      ADR2 => ALU_imp_tmp_14_111_0,
      ADR3 => write_back_data_from_alu_tmp_0_9_SW0_SW0_SW0_O,
      O => write_back_data_from_alu_tmp_0_9_48800
    );
  register_module_imp_registers_imp_read_data2_4_60_SW0 : X_LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => N754,
      ADR3 => register_module_imp_registers_imp_read_data2_4_17_17617,
      O => N784
    );
  write_back_data_from_mem_tmp_1_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(1),
      ADR2 => write_back_data_from_mem_tmp_1_SW2_O,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(1)
    );
  write_back_data_from_mem_tmp_0_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(0),
      ADR2 => N1721,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(0)
    );
  register_module_imp_registers_imp_read_data2_3_60_SW0 : X_LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => N752_0,
      ADR3 => register_module_imp_registers_imp_read_data2_3_17_17621,
      O => N943
    );
  write_back_data_from_mem_tmp_0_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N331,
      ADR3 => N347,
      O => N1721_pack_2
    );
  MEM_WB_regs_imp_write_back_data_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_1_DXMUX_48700,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_1_CLKINV_48683,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_1_FFX_RSTAND_48705,
      O => MEM_WB_regs_imp_write_back_data_out(1)
    );
  MEM_WB_regs_imp_write_back_data_out_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_1_FFX_RSTAND_48705
    );
  register_module_imp_registers_imp_read_data2_3_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(3),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_3_9_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_3_17_pack_1
    );
  MEM_WB_regs_imp_write_back_data_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_0_DXMUX_48664,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_0_CLKINV_48647,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_0_FFX_RSTAND_48669,
      O => MEM_WB_regs_imp_write_back_data_out(0)
    );
  MEM_WB_regs_imp_write_back_data_out_0_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_0_FFX_RSTAND_48669
    );
  register_module_imp_registers_imp_read_data2_3_53_SW0 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_3_26_0,
      ADR1 => N884_0,
      ADR2 => N883_0,
      ADR3 => register_module_imp_registers_imp_read_data2_3_41_O,
      O => N752
    );
  register_module_imp_registers_imp_read_data2_2_60_SW2 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp(2),
      ADR3 => VCC,
      O => N1042
    );
  register_module_imp_registers_imp_read_data2_3_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_3_33_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(3),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_3_41_O_pack_1
    );
  ALU_imp_tmp_6_86_SW1 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_6_12_0,
      ADR2 => ALU_imp_tmp_6_46_0,
      ADR3 => ALU_imp_tmp_addsub0000(6),
      O => N1439
    );
  register_module_imp_registers_imp_read_data2_5_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(5),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_5_9_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_5_17_pack_1
    );
  register_module_imp_registers_imp_read_data2_6_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(6),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_6_9_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_6_17_pack_1
    );
  ALU_imp_tmp_7_33_SW0 : X_LUT4
    generic map(
      INIT => X"F4F0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_tmp_7_33_SW0_SW0_O,
      ADR3 => ALU_imp_tmp_7_26_0,
      O => N402
    );
  register_module_imp_registers_imp_read_data2_5_60_SW2 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp(5),
      ADR3 => VCC,
      O => N1048
    );
  ALU_imp_tmp_6_79 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ALU_imp_tmp_6_69_0,
      ADR1 => ALU_imp_tmp_5_74_0,
      ADR2 => ALU_imp_N111,
      ADR3 => ALU_imp_N27_0,
      O => ALU_imp_tmp_6_79_pack_1
    );
  ALU_imp_tmp_6_86_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_6_12_0,
      ADR1 => ALU_imp_tmp_6_79_18398,
      ADR2 => ALU_imp_tmp_6_46_0,
      ADR3 => VCC,
      O => N1068
    );
  register_module_imp_registers_imp_read_data2_5_60_SW0 : X_LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => N756,
      ADR3 => register_module_imp_registers_imp_read_data2_5_17_17613,
      O => N780
    );
  bubble_to_id_alu_tmp53 : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(0),
      ADR1 => ID_ALU_regs_imp_write_back_reg_out(1),
      ADR2 => register_module_imp_decoder_imp_read_reg_1_0_20_0,
      ADR3 => register_module_imp_decoder_imp_read_reg_1_1_39_18128,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026
    );
  register_module_imp_decoder_imp_read_reg_1_1_39_1 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(6),
      ADR1 => register_module_imp_N6,
      ADR2 => register_module_imp_decoder_imp_read_reg_1_1_21,
      ADR3 => N919_0,
      O => register_module_imp_decoder_imp_read_reg_1_1_39_pack_1
    );
  ALU_imp_tmp_7_33_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(7),
      ADR1 => N1893_0,
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_cmp_eq0004,
      O => ALU_imp_tmp_7_33_SW0_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_6_60_SW0 : X_LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => N758_0,
      ADR3 => register_module_imp_registers_imp_read_data2_6_17_18201,
      O => N945
    );
  ALU_imp_tmp_or0000 : X_LUT4
    generic map(
      INIT => X"0121"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => ID_ALU_regs_imp_op_code_out(0),
      O => ALU_imp_tmp_or0000_pack_1
    );
  register_module_imp_decoder_imp_immediate_6_1 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(6),
      ADR1 => register_module_imp_N17,
      ADR2 => register_module_imp_N12_0,
      ADR3 => VCC,
      O => immediate_from_id_tmp_6_pack_1
    );
  register_module_imp_decoder_imp_immediate_5_1 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(5),
      ADR1 => register_module_imp_N17,
      ADR2 => register_module_imp_N12_0,
      ADR3 => VCC,
      O => immediate_from_id_tmp_5_pack_1
    );
  VGA_bt_not0001380 : X_LUT4
    generic map(
      INIT => X"EA00"
    )
    port map (
      ADR0 => VGA_bt_not0001208_0,
      ADR1 => VGA_bt_not0001229_0,
      ADR2 => VGA_bt_not0001341_0,
      ADR3 => VGA_bt_not0001205_0,
      O => VGA_bt_not0001380_O_pack_1
    );
  VGA_bt_not0001205 : X_LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      ADR0 => VGA_bt_cmp_eq0009_0,
      ADR1 => VGA_bt_cmp_le0017_0,
      ADR2 => VGA_bt_cmp_ge0017,
      ADR3 => VGA_bt_not0001205_SW0_O,
      O => VGA_bt_not0001205_49064
    );
  VGA_bt_not0001452 : X_LUT4
    generic map(
      INIT => X"88A0"
    )
    port map (
      ADR0 => VGA_bt_not000198_0,
      ADR1 => N427_0,
      ADR2 => N426_0,
      ADR3 => VGA_bt_not0001380_O,
      O => VGA_bt_not0001452_49160
    );
  VGA_SF6411 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_x(6),
      ADR2 => VGA_x(8),
      ADR3 => VGA_x(9),
      O => VGA_N327_pack_1
    );
  register_module_imp_controller_imp_is_jump_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(1),
      ADR1 => IF_ID_regs_imp_instruction_out(7),
      ADR2 => IF_ID_regs_imp_instruction_out(6),
      ADR3 => register_module_imp_controller_imp_is_jump_cmp_eq00011_SW0_O,
      O => register_module_imp_N22
    );
  VGA_romAddr_mux0054_5_1035 : X_LUT4
    generic map(
      INIT => X"0D00"
    )
    port map (
      ADR0 => N1320_0,
      ADR1 => VGA_romAddr_mux0054_5_994_SW0_O,
      ADR2 => VGA_N278,
      ADR3 => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_5_1035_50144
    );
  VGA_bt_not0001149 : X_LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(5),
      ADR2 => VGA_bt_not0001136_0,
      ADR3 => VGA_N327,
      O => VGA_bt_not0001149_49088
    );
  VGA_bt_not0001308 : X_LUT4
    generic map(
      INIT => X"FCF8"
    )
    port map (
      ADR0 => VGA_bt_not0001292_0,
      ADR1 => VGA_N278,
      ADR2 => N1172_0,
      ADR3 => VGA_N416_0,
      O => VGA_bt_not0001308_O_pack_1
    );
  register_module_imp_controller_imp_is_jump_cmp_eq00011_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_2_1_18404,
      ADR1 => IF_ID_regs_imp_instruction_out_3_1_18405,
      ADR2 => IF_ID_regs_imp_instruction_out(5),
      ADR3 => IF_ID_regs_imp_instruction_out(4),
      O => register_module_imp_controller_imp_is_jump_cmp_eq00011_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_6_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_6_33_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(6),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_6_41_O_pack_1
    );
  VGA_bt_not0001341 : X_LUT4
    generic map(
      INIT => X"F3B3"
    )
    port map (
      ADR0 => VGA_N148_0,
      ADR1 => VGA_bt_not0001212_0,
      ADR2 => VGA_bt_not0001308_O,
      ADR3 => VGA_bt_not0001246_0,
      O => VGA_bt_not0001341_49112
    );
  VGA_bt_cmp_le001621 : X_LUT4
    generic map(
      INIT => X"FD55"
    )
    port map (
      ADR0 => VGA_N126,
      ADR1 => VGA_N420,
      ADR2 => VGA_N109,
      ADR3 => VGA_N273,
      O => VGA_bt_cmp_le0016_pack_1
    );
  VGA_bt_not0001205_SW0 : X_LUT4
    generic map(
      INIT => X"E0E0"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VGA_N417_0,
      ADR3 => VCC,
      O => VGA_bt_not0001205_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_6_60_SW2 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp(6),
      ADR3 => VCC,
      O => N1051
    );
  register_module_imp_registers_imp_read_data2_6_53_SW0 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_6_26_0,
      ADR1 => N810_0,
      ADR2 => N809_0,
      ADR3 => register_module_imp_registers_imp_read_data2_6_41_O,
      O => N758
    );
  VGA_bt_not000123221 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => VGA_y(3),
      ADR1 => VGA_y(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N418_pack_1
    );
  VGA_bt_not0001175 : X_LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0005,
      ADR1 => VGA_bt_not0001149_0,
      ADR2 => VGA_bt_cmp_ge0005_0,
      ADR3 => VGA_bt_cmp_le0016,
      O => VGA_bt_not0001175_49136
    );
  ALU_imp_tmp_8_79_SW0 : X_LUT4
    generic map(
      INIT => X"CC80"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_N27_0,
      ADR3 => ALU_imp_tmp_8_79_SW0_SW0_O,
      O => N983
    );
  VGA_romAddr_and0000296 : X_LUT4
    generic map(
      INIT => X"FE00"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => N1829_0,
      ADR2 => N1363_0,
      ADR3 => VGA_bt_cmp_le0016,
      O => VGA_bt_not0001184_pack_1
    );
  register_module_imp_registers_imp_read_data2_8_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(8),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_8_9_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_8_17_pack_1
    );
  ALU_imp_tmp_7_57 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(7),
      ADR1 => ID_ALU_regs_imp_operand2_out(7),
      ADR2 => N1339,
      ADR3 => N1338_0,
      O => ALU_imp_tmp_7_57_O_pack_1
    );
  VGA_bt_cmp_ge00082 : X_LUT4
    generic map(
      INIT => X"FABA"
    )
    port map (
      ADR0 => N48_0,
      ADR1 => VGA_N289,
      ADR2 => VGA_x(5),
      ADR3 => VGA_N294,
      O => VGA_bt_cmp_ge0008_pack_2
    );
  ALU_imp_tmp_8_79_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh108,
      ADR2 => ALU_imp_tmp_cmp_eq0010,
      ADR3 => VCC,
      O => ALU_imp_tmp_8_79_SW0_SW0_O_pack_1
    );
  VGA_bt_not0001292 : X_LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      ADR0 => VGA_y(7),
      ADR1 => VGA_y(6),
      ADR2 => VGA_y(5),
      ADR3 => VGA_N418,
      O => VGA_bt_not0001292_49184
    );
  VGA_bt_not0001586 : X_LUT4
    generic map(
      INIT => X"F0E4"
    )
    port map (
      ADR0 => VGA_bt_not000132_0,
      ADR1 => N417_0,
      ADR2 => N418_0,
      ADR3 => VGA_bt_not0001520_O,
      O => VGA_bt_not0001
    );
  ALU_imp_tmp_7_79_SW0 : X_LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_tmp_7_57_O,
      ADR3 => ALU_imp_N27_0,
      O => N1151
    );
  register_module_imp_decoder_imp_read_reg_1_0_20_SW2 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(8),
      ADR1 => N637_0,
      ADR2 => register_module_imp_N47_0,
      ADR3 => N687,
      O => N917_pack_1
    );
  register_module_imp_registers_imp_read_data2_7_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(7),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_7_9_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_7_17_pack_1
    );
  register_module_imp_registers_imp_read_data2_7_60_SW0 : X_LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => N760,
      ADR3 => register_module_imp_registers_imp_read_data2_7_17_18199,
      O => N782
    );
  VGA_bt_not0001711 : X_LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_bt_cmp_ge0008,
      ADR2 => VGA_N315,
      ADR3 => VGA_x(5),
      O => VGA_N339
    );
  VGA_bt_not0001416_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0015_0,
      ADR1 => VGA_bt_cmp_ge0015,
      ADR2 => VGA_bt_not0001184,
      ADR3 => VGA_bt_not0001175_0,
      O => N1479
    );
  VGA_bt_not0001520 : X_LUT4
    generic map(
      INIT => X"88A0"
    )
    port map (
      ADR0 => VGA_bt_not000139_0,
      ADR1 => N424_0,
      ADR2 => N423,
      ADR3 => VGA_bt_not0001452_0,
      O => VGA_bt_not0001520_O_pack_1
    );
  register_module_imp_decoder_imp_read_reg_1_0_20_1 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(5),
      ADR1 => register_module_imp_N6,
      ADR2 => register_module_imp_decoder_imp_read_reg_1_0_8_18133,
      ADR3 => N917,
      O => register_module_imp_decoder_imp_read_reg_1_0_20_49304
    );
  register_module_imp_registers_imp_read_data2_8_60_SW0 : X_LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => N762_0,
      ADR3 => register_module_imp_registers_imp_read_data2_8_17_18197,
      O => N947
    );
  register_module_imp_decoder_imp_immediate_8_1 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => register_module_imp_N63,
      ADR3 => VCC,
      O => immediate_from_id_tmp_8_pack_1
    );
  register_module_imp_registers_imp_read_data2_9_60_SW0 : X_LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => N764_0,
      ADR3 => register_module_imp_registers_imp_read_data2_9_17_16740,
      O => N949
    );
  VGA_bt_and0143_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_x(5),
      ADR2 => VGA_x(7),
      ADR3 => VGA_N219,
      O => N235
    );
  register_module_imp_registers_imp_read_data2_9_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(9),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_9_9_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_9_17_pack_1
    );
  register_module_imp_registers_imp_read_data2_8_53_SW0 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_8_26_17590,
      ADR1 => N813_0,
      ADR2 => N812_0,
      ADR3 => register_module_imp_registers_imp_read_data2_8_41_O,
      O => N762
    );
  VGA_bt_and0144_SW0 : X_LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      ADR0 => VGA_x_4_2_16842,
      ADR1 => VGA_x(6),
      ADR2 => VGA_N437,
      ADR3 => VGA_N126,
      O => N299
    );
  register_module_imp_decoder_imp_immediate_9_1 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => IF_ID_regs_imp_instruction_out(9),
      ADR2 => register_module_imp_N63,
      ADR3 => VCC,
      O => immediate_from_id_tmp_9_pack_1
    );
  VGA_bt_and0144131 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => VGA_x_3_1_18433,
      ADR1 => VGA_x_0_1_16789,
      ADR2 => VGA_x_2_1_16791,
      ADR3 => VGA_x_1_1_16790,
      O => VGA_N437_pack_1
    );
  register_module_imp_registers_imp_read_data2_8_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_8_33_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(8),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_8_41_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_9_60_SW2 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp(9),
      ADR3 => VCC,
      O => N1063
    );
  register_module_imp_registers_imp_read_data2_9_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_9_33_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(9),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_9_41_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_9_53_SW0 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_9_26_17593,
      ADR1 => N816_0,
      ADR2 => N815_0,
      ADR3 => register_module_imp_registers_imp_read_data2_9_41_O,
      O => N764
    );
  VGA_bt_and0147_SW0 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(3),
      ADR3 => VCC,
      O => N304_pack_1
    );
  register_module_imp_registers_imp_read_data2_8_60_SW2 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp(8),
      ADR3 => VCC,
      O => N1060
    );
  VGA_SF2921 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_x_8_2_16848,
      ADR1 => VGA_x_9_2_16850,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N219_pack_1
    );
  VGA_bt_and0148_SW0 : X_LUT4
    generic map(
      INIT => X"F3C7"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_x(3),
      ADR2 => VGA_x(4),
      ADR3 => VGA_N267,
      O => N233
    );
  VGA_romAddr_mux0054_3_1040 : X_LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      ADR0 => N1957_0,
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_3_1040_O_pack_1
    );
  VGA_SF3241 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_x_1_1_16790,
      ADR1 => VGA_x_2_1_16791,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N267_pack_1
    );
  VGA_romAddr_mux0054_3_1250 : X_LUT4
    generic map(
      INIT => X"9090"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0034_0,
      ADR1 => ALU_MEM_regs_imp_mem_data_out(12),
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_3_1250_O_pack_1
    );
  bubble_to_id_alu_tmp150_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp120_0,
      ADR1 => bubble_to_id_alu_tmp93_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu_and000026_0,
      ADR3 => bubble_to_id_alu_tmp26_O,
      O => N1769
    );
  bubble_to_id_alu_tmp26 : X_LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(3),
      ADR1 => ID_ALU_regs_imp_write_back_reg_out(2),
      ADR2 => read_reg_1_from_id_3_0,
      ADR3 => read_reg_1_from_id(2),
      O => bubble_to_id_alu_tmp26_O_pack_1
    );
  VGA_romAddr_mux0054_3_1260 : X_LUT4
    generic map(
      INIT => X"CC80"
    )
    port map (
      ADR0 => VGA_N221_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_romAddr_mux0054_6_1647_0,
      ADR3 => VGA_romAddr_mux0054_3_1250_O,
      O => VGA_romAddr_mux0054_3_1260_49712
    );
  VGA_romAddr_mux0054_3_1148 : X_LUT4
    generic map(
      INIT => X"0082"
    )
    port map (
      ADR0 => VGA_bt_and0151_0,
      ADR1 => pc_from_if_tmp_4_0,
      ADR2 => VGA_romAddr_cmp_le0042,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_3_1148_O_pack_1
    );
  VGA_romAddr_mux0054_3_1176 : X_LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_1100_0,
      ADR1 => VGA_romAddr_mux0054_6_1584_0,
      ADR2 => VGA_romAddr_mux0054_3_1148_O,
      ADR3 => VGA_romAddr_mux0054_3_1131_0,
      O => VGA_romAddr_mux0054_3_1176_49736
    );
  VGA_romAddr_mux0054_3_1500 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => VGA_bt_and0147,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_romAddr_mux0054_3_1500_SW0_O,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_3_1500_49688
    );
  VGA_romAddr_mux0054_3_1500_SW0 : X_LUT4
    generic map(
      INIT => X"EE4E"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => N1831,
      ADR3 => VGA_y(5),
      O => VGA_romAddr_mux0054_3_1500_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_13_59_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"0013"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_varindex0000(13),
      ADR1 => register_module_imp_registers_imp_read_data1_13_53,
      ADR2 => register_module_imp_registers_imp_N46_0,
      ADR3 => register_module_imp_registers_imp_read_data1_13_1_O,
      O => N1326
    );
  VGA_romAddr_mux0054_3_1071 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => VGA_romAddr_mux0054_3_987_0,
      ADR2 => VGA_romAddr_mux0054_3_1040_O,
      ADR3 => VGA_romAddr_mux0054_3_1018,
      O => VGA_romAddr_mux0054_3_1071_49664
    );
  VGA_bt_and0147_SW1 : X_LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      ADR0 => VGA_N273,
      ADR1 => N304,
      ADR2 => VGA_x(5),
      ADR3 => VGA_romAddr_mux0054_9_929_0,
      O => N596
    );
  register_module_imp_registers_imp_read_data1_13_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(13),
      ADR1 => register_module_imp_registers_imp_N40,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data1_13_1_O_pack_1
    );
  VGA_romAddr_mux0054_6_22111 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_6_22111_O_pack_1
    );
  VGA_romAddr_mux0054_4_1402 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_N223_0,
      ADR1 => VGA_N249_0,
      ADR2 => VGA_bt_and0004_0,
      ADR3 => VGA_bt_and01511_16688,
      O => VGA_romAddr_mux0054_4_1402_O_pack_1
    );
  VGA_romAddr_mux0054_3_1270 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_N192_0,
      ADR1 => VGA_N250_0,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_3_1270_O_pack_1
    );
  VGA_bt_mux0000_1_76_SW0 : X_LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      ADR0 => VGA_romData_mux0003,
      ADR1 => VGA_romData_mux0000,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VGA_romAddr_mux0054_6_22111_O,
      O => N1677
    );
  VGA_romAddr_mux0054_3_963 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => VGA_N02_0,
      ADR1 => VGA_romAddr_mux0054_3_890_0,
      ADR2 => VGA_romAddr_mux0054_3_960_0,
      ADR3 => VGA_romAddr_mux0054_3_912,
      O => VGA_romAddr_mux0054_3_963_O_pack_1
    );
  VGA_romAddr_mux0054_4_1420 : X_LUT4
    generic map(
      INIT => X"3222"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_1397_0,
      ADR1 => VGA_bt_and0149_0,
      ADR2 => VGA_romAddr_mux0054_4_1403_0,
      ADR3 => VGA_romAddr_mux0054_4_1402_O,
      O => VGA_romAddr_mux0054_4_1420_49928
    );
  VGA_romAddr_mux0054_3_1364 : X_LUT4
    generic map(
      INIT => X"A0C0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_1283_0,
      ADR1 => VGA_romAddr_mux0054_3_1326_O,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_3_1364_49784
    );
  VGA_romAddr_mux0054_3_1203 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0001,
      ADR2 => VGA_romAddr_mux0054_3_1176_0,
      ADR3 => VGA_romAddr_mux0054_3_1071_0,
      O => VGA_romAddr_mux0054_3_1203_O_pack_1
    );
  VGA_romAddr_mux0054_3_12311 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => VGA_bt_and0150,
      ADR1 => N1202_0,
      ADR2 => VGA_romAddr_mux0054_3_1213_0,
      ADR3 => VGA_romAddr_mux0054_3_1219_0,
      O => VGA_romAddr_mux0054_3_12311_O_pack_1
    );
  VGA_romAddr_mux0054_3_1429 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_romAddr_mux0054_3_12311_O,
      ADR2 => VGA_romAddr_mux0054_3_1260_0,
      ADR3 => VGA_romAddr_mux0054_3_1390_0,
      O => VGA_romAddr_mux0054_3_1429_49808
    );
  VGA_romAddr_mux0054_3_1536 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_3_1500_0,
      ADR2 => VGA_romAddr_mux0054_3_963_O,
      ADR3 => VGA_romAddr_mux0054_3_1474_0,
      O => VGA_romAddr_mux0054_3_1536_49856
    );
  VGA_bt_mux0000_1_2 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_bt_or0000,
      ADR2 => VGA_romData_mux0000,
      ADR3 => VCC,
      O => VGA_bt_mux0000_1_2_49760
    );
  VGA_bt_and0140 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => N1841_0,
      ADR1 => VGA_N315,
      ADR2 => VGA_x(5),
      ADR3 => VGA_x(4),
      O => VGA_bt_and0140_pack_1
    );
  VGA_romAddr_mux0054_3_1326 : X_LUT4
    generic map(
      INIT => X"AAB8"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_1311_0,
      ADR1 => N1167,
      ADR2 => N1248,
      ADR3 => N600,
      O => VGA_romAddr_mux0054_3_1326_O_pack_1
    );
  VGA_romAddr_mux0054_3_1390 : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => VGA_romAddr_mux0054_6_1647_0,
      ADR2 => VGA_romAddr_mux0054_3_1270_O,
      ADR3 => VGA_romAddr_mux0054_3_1364_0,
      O => VGA_romAddr_mux0054_3_1390_49832
    );
  VGA_romAddr_mux0054_5_2013 : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => VGA_bt_and0147,
      ADR1 => VGA_romAddr_mux0054_6_1584_0,
      ADR2 => VGA_romAddr_mux0054_5_1974_0,
      ADR3 => VGA_romAddr_mux0054_5_1828_O,
      O => VGA_romAddr_mux0054_5_2013_50168
    );
  VGA_romAddr_mux0054_3_1474 : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => VGA_bt_and0148_16012,
      ADR1 => VGA_romAddr_mux0054_3_1442_0,
      ADR2 => VGA_romAddr_mux0054_3_1429_0,
      ADR3 => VGA_romAddr_mux0054_3_1203_O,
      O => VGA_romAddr_mux0054_3_1474_49880
    );
  VGA_romAddr_mux0054_4_1681_SW0 : X_LUT4
    generic map(
      INIT => X"CDCF"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_romAddr_mux0054_4_1207_0,
      ADR3 => VGA_romAddr_mux0054_4_1386_0,
      O => VGA_romAddr_mux0054_4_1681_SW0_O_pack_1
    );
  VGA_bt_and015026_SW0 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_N269_0,
      ADR1 => VGA_x(8),
      ADR2 => VGA_x(7),
      ADR3 => VGA_x(9),
      O => VGA_bt_and015026_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_4_1460 : X_LUT4
    generic map(
      INIT => X"FCF8"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_1396_0,
      ADR1 => VGA_romAddr_mux0054_6_1647_0,
      ADR2 => VGA_romAddr_mux0054_4_1457_0,
      ADR3 => VGA_romAddr_mux0054_4_1420_0,
      O => VGA_romAddr_mux0054_4_1460_O_pack_1
    );
  VGA_romAddr_mux0054_4_1723 : X_LUT4
    generic map(
      INIT => X"01EF"
    )
    port map (
      ADR0 => VGA_bt_and0148_16012,
      ADR1 => VGA_romAddr_mux0054_4_1640_0,
      ADR2 => VGA_romAddr_mux0054_4_1681_SW0_O,
      ADR3 => N635,
      O => VGA_romAddr_mux0054_4_1723_50048
    );
  VGA_romAddr_mux0054_4_1572 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => N602_0,
      ADR1 => VGA_romAddr_cmp_le0044_0,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_4_1572_O_pack_1
    );
  VGA_romAddr_mux0054_4_1168_SW0 : X_LUT4
    generic map(
      INIT => X"8B8B"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_1102_0,
      ADR1 => VGA_bt_and0150,
      ADR2 => N1128,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_4_1168_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_4_1640 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => VGA_romAddr_mux0054_4_1603_0,
      ADR3 => VGA_romAddr_mux0054_4_1460_O,
      O => VGA_romAddr_mux0054_4_1640_50000
    );
  VGA_romAddr_mux0054_4_1603 : X_LUT4
    generic map(
      INIT => X"DDDC"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => VGA_romAddr_mux0054_4_1476_0,
      ADR2 => VGA_romAddr_mux0054_4_1572_O,
      ADR3 => VGA_romAddr_mux0054_4_1553,
      O => VGA_romAddr_mux0054_4_1603_49976
    );
  VGA_SF6111_SW0 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => VGA_y_7_1_16186,
      ADR1 => VGA_y_3_1_16871,
      ADR2 => VGA_y_6_1_16188,
      ADR3 => VCC,
      O => N1467_pack_1
    );
  VGA_romAddr_mux0054_4_1397 : X_LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_bt_and015026_SW0_O,
      ADR2 => VGA_bt_and015011_0,
      ADR3 => VGA_N438_0,
      O => VGA_romAddr_mux0054_4_1397_50072
    );
  VGA_romAddr_mux0054_4_1216 : X_LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      ADR0 => VGA_bt_and0004_0,
      ADR1 => VGA_bt_and0147,
      ADR2 => VGA_romAddr_mux0054_6_1647_0,
      ADR3 => VGA_bt_and0001,
      O => VGA_romAddr_mux0054_4_1216_O_pack_1
    );
  VGA_romAddr_mux0054_5_321 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_203_0,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => VGA_romAddr_mux0054_5_240_0,
      ADR3 => N1268_0,
      O => VGA_romAddr_mux0054_5_321_pack_1
    );
  VGA_SF6111 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_y(5),
      ADR2 => VGA_y(8),
      ADR3 => N1467,
      O => VGA_N96
    );
  VGA_romAddr_mux0054_5_912_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => VGA_romAddr_mux0054_5_445_0,
      ADR2 => VGA_romAddr_mux0054_5_182_0,
      ADR3 => VGA_romAddr_mux0054_5_321_17549,
      O => N1146
    );
  VGA_romAddr_mux0054_4_1168 : X_LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => N1134_0,
      ADR2 => VGA_romAddr_mux0054_4_1168_SW0_O,
      ADR3 => N1133,
      O => VGA_romAddr_mux0054_4_1168_49952
    );
  VGA_romAddr_mux0054_4_1386 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => VGA_N02_0,
      ADR1 => VGA_romAddr_mux0054_4_1248_0,
      ADR2 => VGA_romAddr_mux0054_4_1216_O,
      ADR3 => VGA_romAddr_mux0054_4_1345_0,
      O => VGA_romAddr_mux0054_4_1386_50024
    );
  VGA_romAddr_mux0054_4_865_SW0 : X_LUT4
    generic map(
      INIT => X"DFDF"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_851_0,
      ADR1 => VGA_bt_and0003,
      ADR2 => VGA_bt_and0004_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_4_865_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_6_165 : X_LUT4
    generic map(
      INIT => X"EA48"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_15_16383,
      ADR1 => VGA_N322,
      ADR2 => VGA_N41_0,
      ADR3 => VGA_N319,
      O => VGA_romAddr_mux0054_6_165_46762
    );
  VGA_romAddr_mux0054_5_148 : X_LUT4
    generic map(
      INIT => X"AE84"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_14_16384,
      ADR1 => VGA_N322,
      ADR2 => VGA_N1641_0,
      ADR3 => VGA_N319,
      O => VGA_romAddr_mux0054_5_148_46642
    );
  VGA_romAddr_mux0054_5_461 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_N262_0,
      ADR1 => VGA_N224_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_5_461_O_pack_1
    );
  VGA_romAddr_mux0054_4_526 : X_LUT4
    generic map(
      INIT => X"1302"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => N1433,
      ADR3 => VGA_romAddr_mux0054_4_481_0,
      O => VGA_romAddr_mux0054_4_526_O_pack_1
    );
  VGA_romAddr_mux0054_4_629 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_romAddr_mux0054_4_614_0,
      ADR2 => VGA_romAddr_mux0054_4_218_0,
      ADR3 => VGA_romAddr_mux0054_4_526_O,
      O => VGA_romAddr_mux0054_4_629_46666
    );
  VGA_romAddr_mux0054_6_333 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => N1729_0,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VGA_romAddr_mux0054_6_204_O,
      O => VGA_romAddr_mux0054_6_333_46738
    );
  VGA_romAddr_mux0054_4_875 : X_LUT4
    generic map(
      INIT => X"2033"
    )
    port map (
      ADR0 => VGA_N249_0,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => VGA_N279,
      ADR3 => VGA_romAddr_mux0054_4_865_SW0_O,
      O => VGA_romAddr_mux0054_4_875_46714
    );
  VGA_romAddr_mux0054_5_182 : X_LUT4
    generic map(
      INIT => X"D9C0"
    )
    port map (
      ADR0 => VGA_N1651_0,
      ADR1 => register_module_imp_registers_imp_regs_2_14_15746,
      ADR2 => VGA_N283_0,
      ADR3 => VGA_N301,
      O => VGA_romAddr_mux0054_5_182_46690
    );
  VGA_romAddr_mux0054_9_221 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0002_0,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VCC,
      O => VGA_N301_pack_1
    );
  VGA_romAddr_mux0054_3_331 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0000_0,
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_y(4),
      O => VGA_N319_pack_1
    );
  VGA_romAddr_mux0054_9_51 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0000_0,
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_y(4),
      O => VGA_N322_pack_1
    );
  VGA_romAddr_mux0054_6_204 : X_LUT4
    generic map(
      INIT => X"E6C0"
    )
    port map (
      ADR0 => VGA_N42_0,
      ADR1 => register_module_imp_registers_imp_regs_2_15_15747,
      ADR2 => VGA_N283_0,
      ADR3 => VGA_N301,
      O => VGA_romAddr_mux0054_6_204_O_pack_1
    );
  VGA_bt_mux0000_0_1251_SW1_G : X_LUT4
    generic map(
      INIT => X"6755"
    )
    port map (
      ADR0 => address_in_to_if_tmp_5_0,
      ADR1 => address_in_to_if_tmp_4_0,
      ADR2 => address_in_to_if_tmp_6_0,
      ADR3 => address_in_to_if_tmp_7_0,
      O => N2016
    );
  ALU_imp_Sh110_G : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(12),
      ADR1 => ID_ALU_regs_imp_operand1_out(11),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1548
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_232 : X_LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_16036,
      ADR1 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000,
      ADR3 => keyboard_imp_keyboard_drv_obj_count(0),
      O => keyboard_imp_keyboard_drv_obj_count_mux0001_0_232_38478
    );
  ALU_imp_Sh105_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(8),
      ADR1 => ID_ALU_regs_imp_operand1_out(9),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1595
    );
  ALU_imp_Sh102_G : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(4),
      ADR1 => ID_ALU_regs_imp_operand1_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1612
    );
  ALU_imp_Sh102_F : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(6),
      ADR1 => ID_ALU_regs_imp_operand1_out(5),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1611
    );
  keyboard_imp_key_value_2_mux00002_G : X_LUT4
    generic map(
      INIT => X"FF91"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(2),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(0),
      ADR3 => keyboard_imp_lock_key_code(7),
      O => N1970
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_231 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_16036,
      ADR1 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000,
      ADR3 => keyboard_imp_keyboard_drv_obj_count(0),
      O => keyboard_imp_keyboard_drv_obj_count_mux0001_0_231_38485
    );
  ALU_imp_Sh111_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(12),
      ADR1 => ID_ALU_regs_imp_operand1_out(13),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1560
    );
  ALU_imp_Sh111_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(14),
      ADR1 => ID_ALU_regs_imp_operand1_out(15),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1559
    );
  ALU_imp_Sh101_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(2),
      ADR1 => ID_ALU_regs_imp_operand1_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1614
    );
  keyboard_imp_key_value_2_mux00002_F : X_LUT4
    generic map(
      INIT => X"F1F1"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(6),
      ADR1 => keyboard_imp_lock_key_code(5),
      ADR2 => keyboard_imp_N7_0,
      ADR3 => VCC,
      O => N1969
    );
  VGA_bt_mux0000_0_1251_SW1_F : X_LUT4
    generic map(
      INIT => X"6755"
    )
    port map (
      ADR0 => address_in_to_if_tmp_1_0,
      ADR1 => address_in_to_if_tmp_0_0,
      ADR2 => address_in_to_if_tmp_2_0,
      ADR3 => address_in_to_if_tmp_3_0,
      O => N2015
    );
  ALU_imp_Sh110_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(13),
      ADR1 => ID_ALU_regs_imp_operand1_out(14),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1547
    );
  ALU_imp_tmp_0_21 : X_LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => ID_ALU_regs_imp_op_code_out(0),
      O => ALU_imp_N46_pack_1
    );
  ALU_imp_Sh101_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(4),
      ADR1 => ID_ALU_regs_imp_operand1_out(5),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1613
    );
  ALU_imp_Sh105_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(6),
      ADR1 => ID_ALU_regs_imp_operand1_out(7),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1596
    );
  VGA_bt_and0147_F : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(4),
      ADR2 => N598,
      ADR3 => VGA_N273,
      O => N1597
    );
  ID_ALU_regs_imp_operand2_out_mux0001_14_SW0_F : X_LUT4
    generic map(
      INIT => X"02DF"
    )
    port map (
      ADR0 => N580_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => N1583_0,
      ADR3 => N1581_0,
      O => N2117
    );
  keyboard_imp_key_value_1_mux00001012 : X_LUT4
    generic map(
      INIT => X"1313"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(5),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(2),
      ADR3 => VCC,
      O => keyboard_imp_key_value_1_mux00001012_38728
    );
  keyboard_imp_key_value_1_mux00001011 : X_LUT4
    generic map(
      INIT => X"FF13"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(2),
      ADR3 => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_1_mux00001011_38735
    );
  ALU_imp_Sh109_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(12),
      ADR1 => ID_ALU_regs_imp_operand1_out(13),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1585
    );
  ALU_imp_Sh106_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(7),
      ADR1 => ID_ALU_regs_imp_operand1_out(8),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1550
    );
  ALU_imp_Sh109_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(10),
      ADR1 => ID_ALU_regs_imp_operand1_out(11),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1586
    );
  ALU_imp_Sh108_F : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(12),
      ADR1 => ID_ALU_regs_imp_operand1_out(11),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1539
    );
  register_module_imp_registers_imp_read_data1_1_59_SW2 : X_LUT4
    generic map(
      INIT => X"4E4E"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp_1_0,
      ADR3 => VCC,
      O => N2118
    );
  ALU_imp_Sh106_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(9),
      ADR1 => ID_ALU_regs_imp_operand1_out(10),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1549
    );
  keyboard_imp_key_value_1_mux00001921 : X_LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(5),
      ADR2 => keyboard_imp_lock_key_code(6),
      ADR3 => keyboard_imp_lock_key_code(0),
      O => keyboard_imp_key_value_1_mux00001921_38760
    );
  ALU_imp_Sh107_F : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(10),
      ADR1 => ID_ALU_regs_imp_operand1_out(11),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1561
    );
  keyboard_imp_key_value_1_mux00001922 : X_LUT4
    generic map(
      INIT => X"040C"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(5),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(6),
      ADR3 => keyboard_imp_lock_key_code(4),
      O => keyboard_imp_key_value_1_mux00001922_38753
    );
  ALU_imp_Sh107_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(8),
      ADR1 => ID_ALU_regs_imp_operand1_out(9),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1562
    );
  ALU_imp_Sh108_G : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(9),
      ADR1 => ID_ALU_regs_imp_operand1_out(10),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N1540
    );
  VGA_bt_and0147_G : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => VGA_x(9),
      ADR1 => VGA_x(8),
      ADR2 => VGA_x(6),
      ADR3 => N304,
      O => N1598
    );
  VGA_romAddr_and000011321 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => VGA_y(8),
      ADR1 => VGA_y(5),
      ADR2 => VGA_y(7),
      ADR3 => N1284,
      O => VGA_bt_and0004
    );
  DM_imp_judge_and0000239_SW01 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(11),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(10),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(13),
      ADR3 => ALU_MEM_regs_imp_mem_address_out(12),
      O => DM_imp_judge_and0000239_SW0
    );
  VGA_bt_not0001487_SW0_G : X_LUT4
    generic map(
      INIT => X"FEF0"
    )
    port map (
      ADR0 => VGA_bt_not000171_0,
      ADR1 => VGA_bt_not000151_0,
      ADR2 => VGA_bt_not000140,
      ADR3 => VGA_bt_not000147_0,
      O => N1494
    );
  register_module_imp_registers_imp_read_data2_5_60 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => is_hazard_2_to_id_tmp,
      ADR1 => N756,
      ADR2 => register_module_imp_registers_imp_read_data2_5_17_17613,
      ADR3 => register_module_imp_registers_imp_read_data2_5_4_17614,
      O => register_module_imp_registers_imp_read_data2_5_60_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_0_59_SW2_SW1_F : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_0_0,
      ADR2 => N723_0,
      ADR3 => VCC,
      O => N1621
    );
  ID_ALU_regs_imp_operand1_out_mux0001_10_1 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => branch_relative_reg_data_from_id_tmp_5_0,
      ADR3 => register_module_imp_registers_imp_read_data2_5_60_O,
      O => ID_ALU_regs_imp_operand1_out_mux0001(10)
    );
  VGA_romAddr_and000011321_SW1 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => VGA_y_4_1_16870,
      ADR1 => VGA_y_3_1_16871,
      ADR2 => VGA_y_6_1_16188,
      ADR3 => VCC,
      O => N1284_pack_1
    );
  register_module_imp_registers_imp_read_data2_4_60 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => is_hazard_2_to_id_tmp,
      ADR1 => N754,
      ADR2 => register_module_imp_registers_imp_read_data2_4_17_17617,
      ADR3 => register_module_imp_registers_imp_read_data2_4_4_17618,
      O => register_module_imp_registers_imp_read_data2_4_60_O_pack_1
    );
  ID_ALU_regs_imp_operand1_out_mux0001_11_1 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => branch_relative_reg_data_from_id_tmp_4_0,
      ADR3 => register_module_imp_registers_imp_read_data2_4_60_O,
      O => ID_ALU_regs_imp_operand1_out_mux0001(11)
    );
  ID_ALU_regs_imp_operand1_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_5_DXMUX_38941,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_5_CLKINV_38925,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_5_FFX_RSTAND_38946,
      O => ID_ALU_regs_imp_operand1_out(5)
    );
  ID_ALU_regs_imp_operand1_out_5_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_5_FFX_RSTAND_38946
    );
  ID_ALU_regs_imp_operand1_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_4_DXMUX_38976,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_4_CLKINV_38960,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_4_FFX_RSTAND_38981,
      O => ID_ALU_regs_imp_operand1_out(4)
    );
  ID_ALU_regs_imp_operand1_out_4_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_4_FFX_RSTAND_38981
    );
  register_module_imp_registers_imp_read_data1_0_59_SW2_SW1_G : X_LUT4
    generic map(
      INIT => X"DDD8"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_0_0,
      ADR2 => register_module_imp_registers_imp_N46_0,
      ADR3 => N723_0,
      O => N1622
    );
  VGA_bt_not0001487_SW0_F : X_LUT4
    generic map(
      INIT => X"FCF8"
    )
    port map (
      ADR0 => VGA_bt_not000146_0,
      ADR1 => VGA_bt_not000151_0,
      ADR2 => VGA_bt_not000140,
      ADR3 => VGA_N206,
      O => N1493
    );
  ID_ALU_regs_imp_operand1_out_mux0001_12_1 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => branch_relative_reg_data_from_id_tmp_3_0,
      ADR3 => register_module_imp_registers_imp_read_data2_3_60_O,
      O => ID_ALU_regs_imp_operand1_out_mux0001(12)
    );
  ID_ALU_regs_imp_operand1_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_3_DXMUX_39011,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_3_CLKINV_38995,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_3_FFX_RSTAND_39016,
      O => ID_ALU_regs_imp_operand1_out(3)
    );
  ID_ALU_regs_imp_operand1_out_3_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_3_FFX_RSTAND_39016
    );
  ALU_imp_tmp_1_191_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      ADR0 => ALU_imp_tmp_1_49_0,
      ADR1 => ALU_imp_tmp_or00049_0,
      ADR2 => N1288_0,
      ADR3 => ALU_imp_tmp_1_12_O,
      O => N807
    );
  ID_ALU_regs_imp_operand1_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_2_DXMUX_39046,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_2_CLKINV_39030,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_2_FFX_RSTAND_39051,
      O => ID_ALU_regs_imp_operand1_out(2)
    );
  ID_ALU_regs_imp_operand1_out_2_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_2_FFX_RSTAND_39051
    );
  ID_ALU_regs_imp_operand1_out_mux0001_15_1 : X_LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_read_data2_tmp_0_Q,
      ADR3 => branch_relative_reg_data_from_id_tmp_0_0,
      O => ID_ALU_regs_imp_operand1_out_mux0001(15)
    );
  ID_ALU_regs_imp_operand1_out_mux0001_13_1 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => branch_relative_reg_data_from_id_tmp_2_0,
      ADR3 => register_module_imp_registers_imp_read_data2_2_60_O,
      O => ID_ALU_regs_imp_operand1_out_mux0001(13)
    );
  register_module_imp_registers_imp_read_data2_0_59 : X_LUT4
    generic map(
      INIT => X"FEF2"
    )
    port map (
      ADR0 => N669_0,
      ADR1 => write_back_data_from_alu_tmp_0_0,
      ADR2 => register_module_imp_registers_imp_read_data2_0_4_0,
      ADR3 => N670_0,
      O => register_module_imp_read_data2_tmp_0_pack_1
    );
  ID_ALU_regs_imp_operand1_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand1_out_0_DXMUX_39105,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand1_out_0_CLKINV_39089,
      SET => GND,
      RST => ID_ALU_regs_imp_operand1_out_0_FFX_RSTAND_39110,
      O => ID_ALU_regs_imp_operand1_out(0)
    );
  ID_ALU_regs_imp_operand1_out_0_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand1_out_0_FFX_RSTAND_39110
    );
  ALU_imp_tmp_1_12 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(1),
      ADR1 => ALU_imp_tmp_cmp_eq0006,
      ADR2 => ALU_imp_tmp_1_0_0,
      ADR3 => ALU_imp_tmp_1_1_0,
      O => ALU_imp_tmp_1_12_O_pack_1
    );
  register_module_imp_registers_imp_regs_7_and00001 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_N37,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_regs_7_and0000
    );
  ALU_imp_tmp_1_84 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(4),
      ADR1 => ID_ALU_regs_imp_operand1_out(2),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => VCC,
      O => ALU_imp_tmp_1_84_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_2_60 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => is_hazard_2_to_id_tmp,
      ADR1 => N750,
      ADR2 => register_module_imp_registers_imp_read_data2_2_17_0,
      ADR3 => register_module_imp_registers_imp_read_data2_2_4_17625,
      O => register_module_imp_registers_imp_read_data2_2_60_O_pack_1
    );
  register_module_imp_registers_imp_regs_2_and000011 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_enable_out_16364,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(1),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(3),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_N37_pack_1
    );
  register_module_imp_registers_imp_read_data2_3_60 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => is_hazard_2_to_id_tmp,
      ADR1 => N752_0,
      ADR2 => register_module_imp_registers_imp_read_data2_3_17_17621,
      ADR3 => register_module_imp_registers_imp_read_data2_3_4_17622,
      O => register_module_imp_registers_imp_read_data2_3_60_O_pack_1
    );
  ALU_imp_tmp_0_76_SW1 : X_LUT4
    generic map(
      INIT => X"4E4E"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => N939,
      ADR2 => ALU_imp_Sh108,
      ADR3 => VCC,
      O => ALU_imp_tmp_0_76_SW1_O_pack_1
    );
  ALU_imp_tmp_1_34_SW1 : X_LUT4
    generic map(
      INIT => X"AAC4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ID_ALU_regs_imp_op_code_out(2),
      O => N1339_pack_1
    );
  ALU_imp_tmp_2_2 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => ALU_imp_tmp_or00049_0,
      ADR1 => ALU_imp_tmp_or00044_0,
      ADR2 => ALU_imp_tmp_or000414_17283,
      ADR3 => N649_0,
      O => ALU_imp_N25_pack_1
    );
  ALU_imp_tmp_3_23_SW0 : X_LUT4
    generic map(
      INIT => X"DFDF"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_tmp_cmp_eq0010,
      ADR3 => VCC,
      O => ALU_imp_tmp_3_23_SW0_O_pack_1
    );
  ALU_imp_tmp_1_34 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N1339,
      ADR2 => N1338_0,
      ADR3 => VCC,
      O => ALU_imp_tmp_1_34_39181
    );
  ALU_imp_tmp_2_31_SW1 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => ID_ALU_regs_imp_op_code_out(0),
      O => N797_pack_1
    );
  ALU_imp_Sh331 : X_LUT4
    generic map(
      INIT => X"0A0C"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(0),
      ADR1 => ID_ALU_regs_imp_operand1_out(1),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => ID_ALU_regs_imp_operand2_out(0),
      O => ALU_imp_Sh33_pack_1
    );
  ALU_imp_tmp_15_48 : X_LUT4
    generic map(
      INIT => X"FDEC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(15),
      ADR1 => ALU_imp_N46,
      ADR2 => ALU_imp_tmp_cmp_eq0003,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_15_48_40268
    );
  ALU_imp_tmp_1_43 : X_LUT4
    generic map(
      INIT => X"1010"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_Sh33,
      ADR3 => VCC,
      O => ALU_imp_tmp_1_43_39205
    );
  ALU_imp_tmp_3_23 : X_LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0006,
      ADR1 => ID_ALU_regs_imp_operand1_out(3),
      ADR2 => ALU_imp_Sh111,
      ADR3 => ALU_imp_tmp_3_23_SW0_O,
      O => ALU_imp_tmp_3_23_39325
    );
  ALU_imp_tmp_1_49 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(1),
      ADR1 => ALU_imp_tmp_1_34_0,
      ADR2 => ALU_imp_tmp_1_43_0,
      ADR3 => ALU_imp_N25,
      O => ALU_imp_tmp_1_49_39301
    );
  ALU_imp_tmp_2_31 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => ALU_imp_tmp_or00049_0,
      ADR1 => ALU_imp_tmp_or00044_0,
      ADR2 => ALU_imp_tmp_or000414_17283,
      ADR3 => N797,
      O => ALU_imp_N27
    );
  ALU_imp_Sh16160 : X_LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ALU_imp_Sh16113_17650,
      ADR2 => ALU_imp_Sh16128_17651,
      ADR3 => ALU_imp_Sh12,
      O => ALU_imp_Sh16160_O_pack_1
    );
  ALU_imp_tmp_2_12_SW0 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(1),
      ADR1 => ID_ALU_regs_imp_op_code_out(3),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_operand1_out(2),
      O => ALU_imp_tmp_2_12_SW0_O_pack_1
    );
  ALU_imp_tmp_0_86 : X_LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0010,
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_tmp_0_76_SW1_O,
      ADR3 => ALU_imp_N5,
      O => ALU_imp_tmp_0_86_39253
    );
  ALU_imp_tmp_2_12 : X_LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_tmp_2_12_SW0_O,
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_cmp_eq0004,
      O => ALU_imp_tmp_2_12_39229
    );
  ALU_imp_Sh18153_SW0 : X_LUT4
    generic map(
      INIT => X"1B1B"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(0),
      ADR1 => ALU_imp_tmp_1_84_O,
      ADR2 => ALU_imp_Sh18114_0,
      ADR3 => VCC,
      O => N925
    );
  ALU_imp_Sh791 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => ID_ALU_regs_imp_operand2_out(0),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => VCC,
      O => ALU_imp_Sh79_pack_1
    );
  ALU_imp_tmp_4_89 : X_LUT4
    generic map(
      INIT => X"00D8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N212_0,
      ADR2 => N265,
      ADR3 => ALU_imp_N12,
      O => ALU_imp_tmp_4_89_39493
    );
  ALU_imp_tmp_6_34 : X_LUT4
    generic map(
      INIT => X"FDEC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(6),
      ADR1 => ALU_imp_N46,
      ADR2 => ALU_imp_tmp_cmp_eq0003,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_6_34_O_pack_1
    );
  ALU_imp_tmp_6_46 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(6),
      ADR1 => ALU_imp_tmp_6_41_0,
      ADR2 => ALU_imp_N72,
      ADR3 => ALU_imp_tmp_6_34_O,
      O => ALU_imp_tmp_6_46_39517
    );
  ALU_imp_tmp_5_45 : X_LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      ADR0 => ALU_imp_N28,
      ADR1 => ALU_imp_Sh77_0,
      ADR2 => ALU_imp_tmp_5_43_SW0_SW0_O,
      ADR3 => ALU_imp_N72,
      O => ALU_imp_tmp_5_45_39421
    );
  ALU_imp_tmp_4_95 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_4_89_0,
      ADR1 => ALU_imp_N25,
      ADR2 => ALU_imp_tmp_4_72_O,
      ADR3 => ALU_imp_tmp_4_80_0,
      O => ALU_imp_tmp_4_95_39445
    );
  ALU_imp_Sh781 : X_LUT4
    generic map(
      INIT => X"0C0A"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(14),
      ADR1 => ID_ALU_regs_imp_operand1_out(15),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => ID_ALU_regs_imp_operand2_out(0),
      O => ALU_imp_Sh78_pack_1
    );
  ALU_imp_tmp_4_10 : X_LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh16160_O,
      ADR2 => ALU_imp_N72,
      ADR3 => ALU_imp_N27_0,
      O => ALU_imp_tmp_4_10_39349
    );
  ALU_imp_tmp_4_72 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(4),
      ADR1 => ALU_imp_tmp_cmp_eq0004,
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_tmp_4_72_O_pack_1
    );
  ALU_imp_tmp_6_12 : X_LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(6),
      ADR1 => ALU_imp_tmp_6_12_SW0_O,
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_cmp_eq0004,
      O => ALU_imp_tmp_6_12_39397
    );
  ALU_imp_tmp_6_12_SW0 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(1),
      ADR1 => ID_ALU_regs_imp_op_code_out(3),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_operand1_out(6),
      O => ALU_imp_tmp_6_12_SW0_O_pack_1
    );
  ALU_imp_tmp_5_43_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(5),
      ADR1 => ID_ALU_regs_imp_operand2_out(5),
      ADR2 => N1339,
      ADR3 => N1338_0,
      O => ALU_imp_tmp_5_43_SW0_SW0_O_pack_1
    );
  ALU_imp_tmp_6_41 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_Sh78,
      ADR3 => VCC,
      O => ALU_imp_tmp_6_41_39469
    );
  ALU_imp_tmp_3_68 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ALU_imp_Sh79,
      ADR1 => ALU_imp_tmp_cmp_eq0010,
      ADR2 => ALU_imp_Sh103_0,
      ADR3 => ALU_imp_N72,
      O => ALU_imp_tmp_3_68_39373
    );
  ALU_imp_Sh2711 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_N12_pack_1
    );
  ALU_imp_tmp_9_12_SW0 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(1),
      ADR1 => ID_ALU_regs_imp_op_code_out(3),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_operand1_out(9),
      O => ALU_imp_tmp_9_12_SW0_O_pack_1
    );
  ALU_imp_Sh141 : X_LUT4
    generic map(
      INIT => X"CCCA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(14),
      ADR1 => ID_ALU_regs_imp_operand1_out(15),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => ID_ALU_regs_imp_operand2_out(0),
      O => ALU_imp_Sh14_pack_2
    );
  ALU_imp_tmp_8_57 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(8),
      ADR1 => ALU_imp_N46,
      ADR2 => ALU_imp_tmp_8_50_O,
      ADR3 => VCC,
      O => ALU_imp_tmp_8_57_39709
    );
  ALU_imp_tmp_2_6 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => ALU_imp_tmp_or00049_0,
      ADR1 => ALU_imp_tmp_or00044_0,
      ADR2 => ALU_imp_tmp_or000414_17283,
      ADR3 => N394,
      O => ALU_imp_N72_pack_1
    );
  ALU_imp_tmp_3_9 : X_LUT4
    generic map(
      INIT => X"A2A0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(3),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_N46,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_3_9_O_pack_1
    );
  ALU_imp_tmp_6_74 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(0),
      ADR1 => ID_ALU_regs_imp_op_code_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ALU_imp_N17,
      O => ALU_imp_tmp_5_74
    );
  ALU_imp_tmp_6_69 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ID_ALU_regs_imp_operand2_out(2),
      ADR2 => ID_ALU_regs_imp_operand1_out(15),
      ADR3 => ALU_imp_Sh14,
      O => ALU_imp_tmp_6_69_39637
    );
  ALU_imp_tmp_9_12 : X_LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(9),
      ADR1 => ALU_imp_tmp_9_12_SW0_O,
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_cmp_eq0004,
      O => ALU_imp_tmp_9_12_39685
    );
  ALU_imp_Sh12811 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(0),
      ADR1 => ID_ALU_regs_imp_operand2_out(0),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => VCC,
      O => ALU_imp_Sh32_pack_1
    );
  ALU_imp_tmp_8_50 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(8),
      ADR1 => ALU_imp_tmp_cmp_eq0003,
      ADR2 => ALU_imp_tmp_cmp_eq0005,
      ADR3 => VCC,
      O => ALU_imp_tmp_8_50_O_pack_1
    );
  ALU_imp_tmp_5_79 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => ALU_imp_tmp_5_74_0,
      ADR1 => ALU_imp_N10_0,
      ADR2 => ALU_imp_N27_0,
      ADR3 => ALU_imp_tmp_5_69_O,
      O => ALU_imp_tmp_5_79_39541
    );
  ALU_imp_tmp_5_69 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ID_ALU_regs_imp_operand2_out(2),
      ADR2 => ID_ALU_regs_imp_operand1_out(15),
      ADR3 => ALU_imp_Sh13_0,
      O => ALU_imp_tmp_5_69_O_pack_1
    );
  ALU_imp_tmp_7_26 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ALU_imp_Sh79,
      ADR1 => ALU_imp_Sh111,
      ADR2 => ALU_imp_tmp_cmp_eq0010,
      ADR3 => ALU_imp_N72,
      O => ALU_imp_tmp_7_26_39613
    );
  ALU_imp_tmp_3_100_SW1_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_3_9_O,
      ADR2 => ALU_imp_tmp_3_23_0,
      ADR3 => ALU_imp_tmp_addsub0000(3),
      O => N1437
    );
  ALU_imp_tmp_or000011 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(2),
      ADR1 => ID_ALU_regs_imp_op_code_out(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_N17_pack_1
    );
  ALU_imp_tmp_8_26 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ALU_imp_Sh32,
      ADR1 => ALU_imp_Sh96,
      ADR2 => ALU_imp_tmp_cmp_eq0010,
      ADR3 => ALU_imp_N25,
      O => ALU_imp_tmp_8_26_39661
    );
  register_module_imp_registers_imp_read_data2_1_59 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_1_1_0,
      ADR1 => register_module_imp_registers_imp_read_data2_1_53_0,
      ADR2 => N893_0,
      ADR3 => register_module_imp_registers_imp_read_data2_1_17,
      O => register_module_imp_read_data2_tmp_1_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_10_SW3 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp(5),
      ADR2 => register_module_imp_registers_imp_read_data2_5_4_17614,
      ADR3 => N780_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_10_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_11_SW3 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_4_0,
      ADR2 => register_module_imp_registers_imp_read_data2_4_4_17618,
      ADR3 => N784_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_11_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_12_SW3 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp(3),
      ADR2 => register_module_imp_registers_imp_read_data2_3_4_17622,
      ADR3 => N943_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_12_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_10_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_5_0,
      ADR2 => N498_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_10_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(10)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_11_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_4_0,
      ADR2 => N531_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_11_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(11)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_12_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_3_0,
      ADR2 => N495_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_12_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(12)
    );
  ID_ALU_regs_imp_operand2_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_4_DXMUX_39775,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_4_CLKINV_39759,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_4_FFX_RSTAND_39780,
      O => ID_ALU_regs_imp_operand2_out(4)
    );
  ID_ALU_regs_imp_operand2_out_4_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_4_FFX_RSTAND_39780
    );
  ID_ALU_regs_imp_operand2_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_3_DXMUX_39810,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_3_CLKINV_39794,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_3_FFX_RSTAND_39815,
      O => ID_ALU_regs_imp_operand2_out(3)
    );
  ID_ALU_regs_imp_operand2_out_3_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_3_FFX_RSTAND_39815
    );
  ID_ALU_regs_imp_operand2_out_mux0001_13_SW3 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp(2),
      ADR2 => register_module_imp_registers_imp_read_data2_2_4_17625,
      ADR3 => N778_0,
      O => ID_ALU_regs_imp_operand2_out_mux0001_13_SW3_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_13_Q : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => branch_relative_reg_data_from_id_tmp_2_0,
      ADR2 => N492_0,
      ADR3 => ID_ALU_regs_imp_operand2_out_mux0001_13_SW3_O,
      O => ID_ALU_regs_imp_operand2_out_mux0001(13)
    );
  ID_ALU_regs_imp_operand2_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_5_DXMUX_39740,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_5_CLKINV_39724,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_5_FFX_RSTAND_39745,
      O => ID_ALU_regs_imp_operand2_out(5)
    );
  ID_ALU_regs_imp_operand2_out_5_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_5_FFX_RSTAND_39745
    );
  ID_ALU_regs_imp_operand2_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_2_DXMUX_39845,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_2_CLKINV_39829,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_2_FFX_RSTAND_39850,
      O => ID_ALU_regs_imp_operand2_out(2)
    );
  ID_ALU_regs_imp_operand2_out_2_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_2_FFX_RSTAND_39850
    );
  ALU_imp_Sh2121 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ID_ALU_regs_imp_operand2_out(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_N28_pack_1
    );
  ALU_imp_tmp_10_67 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => ALU_imp_N28,
      ADR1 => ALU_imp_Sh34_0,
      ADR2 => ALU_imp_N25,
      ADR3 => ALU_imp_tmp_10_61_0,
      O => ALU_imp_tmp_10_67_40028
    );
  ALU_imp_tmp_11_37 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => ID_ALU_regs_imp_operand2_out(1),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => ALU_imp_N22,
      O => ALU_imp_tmp_11_37_40052
    );
  ID_ALU_regs_imp_operand2_out_mux0001_14_Q : X_LUT4
    generic map(
      INIT => X"0415"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_read_data2_tmp_1_Q,
      ADR2 => N144_0,
      ADR3 => N143,
      O => ID_ALU_regs_imp_operand2_out_mux0001(14)
    );
  register_module_imp_decoder_imp_immediate_or000030 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_mem_write_cmp_eq0000,
      ADR1 => N1451,
      ADR2 => register_module_imp_controller_imp_operand1_src_cmp_eq0001,
      ADR3 => register_module_imp_controller_imp_operand1_src_cmp_eq00051_O,
      O => register_module_imp_decoder_imp_immediate_or0000
    );
  ALU_imp_tmp_11_22 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(11),
      ADR1 => ALU_imp_tmp_cmp_eq0004,
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_tmp_11_22_O_pack_1
    );
  ALU_imp_tmp_1_165 : X_LUT4
    generic map(
      INIT => X"085D"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh5,
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ALU_imp_tmp_1_165_SW0_O,
      O => ALU_imp_tmp_1_165_40292
    );
  ID_ALU_regs_imp_operand2_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_1_DXMUX_39880,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_1_CLKINV_39864,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_1_FFX_RSTAND_39885,
      O => ID_ALU_regs_imp_operand2_out(1)
    );
  ID_ALU_regs_imp_operand2_out_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_operand2_out_1_FFX_RSTAND_39885
    );
  write_back_data_from_alu_tmp_10_53_SW0 : X_LUT4
    generic map(
      INIT => X"F400"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => write_back_data_from_alu_tmp_10_5_17397,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      O => N818
    );
  ALU_imp_tmp_2_1 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ALU_imp_N17,
      ADR2 => N398_0,
      ADR3 => ALU_imp_tmp_shift0006(15),
      O => ALU_imp_N13_pack_1
    );
  ALU_imp_Sh2111 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_N22_pack_1
    );
  register_module_imp_controller_imp_operand1_src_cmp_eq00051 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => register_module_imp_N58,
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => IF_ID_regs_imp_instruction_out(15),
      O => register_module_imp_controller_imp_operand1_src_cmp_eq00051_O_pack_1
    );
  ALU_imp_tmp_11_42 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_11_37_0,
      ADR1 => ALU_imp_N72,
      ADR2 => ALU_imp_tmp_11_22_O,
      ADR3 => ALU_imp_tmp_11_30_0,
      O => ALU_imp_tmp_11_42_40004
    );
  ALU_imp_tmp_10_12 : X_LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(10),
      ADR1 => ALU_imp_tmp_10_12_SW0_O,
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ALU_imp_tmp_cmp_eq0004,
      O => ALU_imp_tmp_10_12_39932
    );
  ALU_imp_tmp_10_12_SW0 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(1),
      ADR1 => ID_ALU_regs_imp_op_code_out(3),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_operand1_out(10),
      O => ALU_imp_tmp_10_12_SW0_O_pack_1
    );
  write_back_data_from_alu_tmp_10_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(10),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_10_5_pack_2
    );
  ALU_imp_tmp_10_48 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => ALU_imp_tmp_10_37_0,
      ADR1 => ALU_imp_tmp_10_12_0,
      ADR2 => ALU_imp_tmp_10_22,
      ADR3 => ALU_imp_N13,
      O => ALU_imp_tmp_10_48_39980
    );
  ALU_imp_tmp_0_132 : X_LUT4
    generic map(
      INIT => X"0415"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ID_ALU_regs_imp_operand2_out(1),
      ADR2 => ALU_imp_tmp_0_132_SW1_O,
      ADR3 => N725_0,
      O => ALU_imp_tmp_0_132_40220
    );
  ALU_imp_tmp_13_2 : X_LUT4
    generic map(
      INIT => X"A800"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => ID_ALU_regs_imp_operand2_out(2),
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ALU_imp_N27_0,
      O => ALU_imp_tmp_11_2_pack_1
    );
  ALU_imp_tmp_0_132_SW1 : X_LUT4
    generic map(
      INIT => X"F3F5"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(2),
      ADR1 => ID_ALU_regs_imp_operand1_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(2),
      ADR3 => ID_ALU_regs_imp_operand2_out(0),
      O => ALU_imp_tmp_0_132_SW1_O_pack_1
    );
  ALU_imp_tmp_13_20 : X_LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      ADR0 => ALU_imp_N12,
      ADR1 => ALU_imp_tmp_13_10_17725,
      ADR2 => ALU_imp_tmp_11_2,
      ADR3 => ALU_imp_N13,
      O => ALU_imp_tmp_13_20_40100
    );
  ALU_imp_tmp_15_63 : X_LUT4
    generic map(
      INIT => X"AA20"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => N1471_0,
      ADR2 => ALU_imp_N72,
      ADR3 => ALU_imp_tmp_15_48_0,
      O => ALU_imp_tmp_15_63_O_pack_1
    );
  ALU_imp_tmp_15_71 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_15_20_0,
      ADR1 => ALU_imp_tmp_shift0006(15),
      ADR2 => ALU_imp_tmp_15_63_O,
      ADR3 => N786_0,
      O => ALU_imp_tmp_15_71_40244
    );
  VGA_romAddr_mux0054_3_1581_SW0 : X_LUT4
    generic map(
      INIT => X"01EF"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_645,
      ADR1 => VGA_romAddr_mux0054_3_794_17731,
      ADR2 => N1243_0,
      ADR3 => N1244,
      O => VGA_romAddr_mux0054_3_1581_SW0_O_pack_1
    );
  ALU_imp_tmp_cmp_eq00101 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ID_ALU_regs_imp_op_code_out(1),
      O => ALU_imp_tmp_cmp_eq0010_pack_1
    );
  ALU_imp_tmp_11_73 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(11),
      ADR1 => ALU_imp_Sh111,
      ADR2 => ALU_imp_tmp_10_117_0,
      ADR3 => ALU_imp_tmp_11_61_O,
      O => ALU_imp_tmp_11_73_40076
    );
  ALU_imp_tmp_11_61 : X_LUT4
    generic map(
      INIT => X"FDEC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(11),
      ADR1 => ALU_imp_N46,
      ADR2 => ALU_imp_tmp_cmp_eq0003,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_11_61_O_pack_1
    );
  VGA_romAddr_mux0054_3_1676_SW0 : X_LUT4
    generic map(
      INIT => X"2223"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_romAddr_mux0054_3_85_0,
      ADR2 => VGA_romAddr_mux0054_3_422_0,
      ADR3 => VGA_romAddr_mux0054_3_1581_SW0_O,
      O => N1351
    );
  ALU_imp_tmp_12_70 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(0),
      ADR1 => ID_ALU_regs_imp_op_code_out(3),
      ADR2 => ALU_imp_N17,
      ADR3 => ALU_imp_Sh96,
      O => ALU_imp_tmp_12_70_O_pack_1
    );
  ALU_imp_tmp_12_76 : X_LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      ADR0 => ALU_imp_Sh32,
      ADR1 => ALU_imp_N24,
      ADR2 => ALU_imp_tmp_12_70_O,
      ADR3 => ALU_imp_N25,
      O => ALU_imp_tmp_12_76_40148
    );
  ALU_imp_tmp_13_62 : X_LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(13),
      ADR1 => ALU_imp_N46,
      ADR2 => ALU_imp_tmp_13_62_SW1_O,
      ADR3 => N1360_0,
      O => ALU_imp_tmp_13_62_40172
    );
  ALU_imp_tmp_14_74 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => ALU_imp_Sh98,
      ADR1 => ALU_imp_tmp_cmp_eq0010,
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_tmp_10_61
    );
  ALU_imp_tmp_13_62_SW1 : X_LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(13),
      ADR1 => ALU_imp_tmp_cmp_eq0003,
      ADR2 => ALU_imp_tmp_cmp_eq0004,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_13_62_SW1_O_pack_1
    );
  VGA_romAddr_mux0054_6_561_G : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_7_15813,
      ADR1 => register_module_imp_registers_imp_regs_2_5_15811,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => register_module_imp_registers_imp_regs_2_6_15810,
      O => N2074
    );
  VGA_romAddr_mux0054_7_493_G : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_15_16383,
      ADR1 => register_module_imp_registers_imp_regs_0_13_16375,
      ADR2 => register_module_imp_registers_imp_regs_0_14_16384,
      ADR3 => VCC,
      O => N2110
    );
  VGA_romAddr_mux0054_6_754_G : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(7),
      ADR1 => IF_ID_regs_imp_instruction_out(5),
      ADR2 => IF_ID_regs_imp_instruction_out(6),
      ADR3 => VCC,
      O => N2094
    );
  VGA_romAddr_mux0054_8_263_G : X_LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_14_15741,
      ADR1 => register_module_imp_registers_imp_regs_1_12_15740,
      ADR2 => register_module_imp_registers_imp_regs_1_13_15738,
      ADR3 => register_module_imp_registers_imp_regs_1_15_15739,
      O => N2068
    );
  VGA_romAddr_mux0054_7_381_G : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_N1310_0,
      ADR2 => VGA_romAddr_mux0054_7_275_0,
      ADR3 => VCC,
      O => N1656
    );
  VGA_romAddr_mux0054_7_381_F : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_3261_0,
      ADR1 => VGA_bt_and0004_0,
      ADR2 => VGA_romAddr_mux0054_7_313_0,
      ADR3 => VGA_romAddr_mux0054_7_305_0,
      O => N1655
    );
  VGA_romAddr_mux0054_6_288_G : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_15_15767,
      ADR1 => register_module_imp_registers_imp_regs_3_13_15769,
      ADR2 => register_module_imp_registers_imp_regs_3_14_15768,
      ADR3 => VCC,
      O => N2092
    );
  VGA_romAddr_mux0054_7_493_F : X_LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      ADR0 => VGA_bt_and0143_15783,
      ADR1 => register_module_imp_registers_imp_regs_0_9_17107,
      ADR2 => register_module_imp_registers_imp_regs_0_10_16372,
      ADR3 => register_module_imp_registers_imp_regs_0_11_16371,
      O => N2109
    );
  VGA_romAddr_mux0054_8_263_F : X_LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_13_16375,
      ADR1 => register_module_imp_registers_imp_regs_0_12_16376,
      ADR2 => register_module_imp_registers_imp_regs_0_14_16384,
      ADR3 => register_module_imp_registers_imp_regs_0_15_16383,
      O => N2067
    );
  VGA_romAddr_mux0054_5_789_F : X_LUT4
    generic map(
      INIT => X"8882"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => register_module_imp_registers_imp_regs_3_2_15902,
      ADR2 => VGA_romAddr_cmp_le0027_0,
      ADR3 => VGA_N1661_0,
      O => N2035
    );
  VGA_romAddr_mux0054_6_561_F : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => VGA_bt_and0145,
      ADR2 => VGA_romAddr_mux0054_6_534_0,
      ADR3 => VCC,
      O => N2073
    );
  VGA_romAddr_mux0054_5_789_G : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_6_15795,
      ADR1 => register_module_imp_registers_imp_regs_3_5_15794,
      ADR2 => register_module_imp_registers_imp_regs_3_4_15796,
      ADR3 => register_module_imp_registers_imp_regs_3_7_15793,
      O => N2036
    );
  VGA_romAddr_mux0054_7_904_F : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => VGA_romAddr_cmp_le0005,
      ADR2 => VGA_bt_and0147,
      ADR3 => VCC,
      O => N2047
    );
  VGA_romAddr_mux0054_7_813_F : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_y(4),
      ADR2 => VGA_romAddr_mux0054_7_752_0,
      ADR3 => VGA_bt_and0147,
      O => N2005
    );
  VGA_romAddr_mux0054_6_754_F : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(3),
      ADR1 => IF_ID_regs_imp_instruction_out(1),
      ADR2 => VGA_bt_and0145,
      ADR3 => IF_ID_regs_imp_instruction_out(2),
      O => N2093
    );
  VGA_romAddr_mux0054_7_813_G : X_LUT4
    generic map(
      INIT => X"11F1"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_y(4),
      ADR2 => VGA_romAddr_mux0054_3_348_15926,
      ADR3 => VGA_bt_and0001,
      O => N2006
    );
  VGA_romAddr_mux0054_9_598_G : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_3_15867,
      ADR1 => register_module_imp_registers_imp_regs_2_1_15866,
      ADR2 => register_module_imp_registers_imp_regs_2_2_15869,
      ADR3 => VCC,
      O => N2096
    );
  VGA_romAddr_mux0054_9_569_G : X_LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_3_15908,
      ADR1 => register_module_imp_registers_imp_regs_1_2_15910,
      ADR2 => VGA_N278,
      ADR3 => register_module_imp_registers_imp_regs_1_1_15907,
      O => N2100
    );
  VGA_romAddr_mux0054_8_364_F : X_LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => N1401_0,
      ADR3 => VGA_N336_0,
      O => N2107
    );
  VGA_romAddr_mux0054_9_401_G : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => instruction_from_if_tmp(11),
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_romAddr_cmp_le0013,
      ADR3 => VGA_romAddr_mux0054_9_380_0,
      O => N2050
    );
  VGA_romAddr_mux0054_9_244_F : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => VGA_bt_and0143_15783,
      ADR1 => register_module_imp_registers_imp_regs_3_11_15764,
      ADR2 => register_module_imp_registers_imp_regs_3_9_15763,
      ADR3 => register_module_imp_registers_imp_regs_3_10_15761,
      O => N2089
    );
  VGA_romAddr_mux0054_8_713_G : X_LUT4
    generic map(
      INIT => X"3131"
    )
    port map (
      ADR0 => N1483_0,
      ADR1 => VGA_N278,
      ADR2 => VGA_N242,
      ADR3 => VCC,
      O => N2012
    );
  VGA_romAddr_mux0054_8_713_F : X_LUT4
    generic map(
      INIT => X"3111"
    )
    port map (
      ADR0 => N1431_0,
      ADR1 => VGA_N278,
      ADR2 => VGA_romAddr_cmp_le0008,
      ADR3 => VGA_bt_and0143_15783,
      O => N2011
    );
  VGA_romAddr_mux0054_9_244_G : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_3_15_15767,
      ADR1 => register_module_imp_registers_imp_regs_3_13_15769,
      ADR2 => register_module_imp_registers_imp_regs_3_14_15768,
      ADR3 => VCC,
      O => N2090
    );
  VGA_romAddr_mux0054_9_774_F : X_LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      ADR0 => pc_from_if_tmp_3_0,
      ADR1 => pc_from_if_tmp_2_0,
      ADR2 => VGA_bt_and0150,
      ADR3 => pc_from_if_tmp_1_0,
      O => N2041
    );
  VGA_romAddr_mux0054_9_429_G : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => N1907_0,
      ADR1 => IF_ID_regs_imp_instruction_out(7),
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_romAddr_mux0054_9_319_0,
      O => N2104
    );
  VGA_romAddr_mux0054_9_401_F : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_1039_0,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_romAddr_mux0054_9_380_0,
      O => N2049
    );
  VGA_romAddr_mux0054_9_429_F : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_401,
      ADR1 => VGA_y(4),
      ADR2 => VGA_N276,
      ADR3 => VGA_y(5),
      O => N2103
    );
  VGA_romAddr_mux0054_9_569_F : X_LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_3_15891,
      ADR1 => register_module_imp_registers_imp_regs_0_2_15889,
      ADR2 => VGA_N278,
      ADR3 => register_module_imp_registers_imp_regs_0_1_15890,
      O => N2099
    );
  VGA_romAddr_mux0054_7_904_G : X_LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => ALU_MEM_regs_imp_mem_data_out(13),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(14),
      ADR3 => ALU_MEM_regs_imp_mem_data_out(15),
      O => N2048
    );
  VGA_romAddr_mux0054_9_598_F : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => register_module_imp_registers_imp_regs_3_3_15900,
      ADR2 => register_module_imp_registers_imp_regs_3_1_15901,
      ADR3 => register_module_imp_registers_imp_regs_3_2_15902,
      O => N2095
    );
  VGA_romAddr_mux0054_8_364_G : X_LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => register_module_imp_registers_imp_regs_2_13_15744,
      ADR2 => register_module_imp_registers_imp_regs_2_14_15746,
      ADR3 => register_module_imp_registers_imp_regs_2_15_15747,
      O => N2108
    );
  ALU_imp_tmp_0_76_SW0_G : X_LUT4
    generic map(
      INIT => X"1B1B"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(0),
      ADR1 => ID_ALU_regs_imp_operand1_out(14),
      ADR2 => ID_ALU_regs_imp_operand1_out(13),
      ADR3 => VCC,
      O => N1960
    );
  ALU_imp_tmp_0_76_SW0_F : X_LUT4
    generic map(
      INIT => X"1B1B"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(0),
      ADR1 => ID_ALU_regs_imp_operand1_out(0),
      ADR2 => ID_ALU_regs_imp_operand1_out(15),
      ADR3 => VCC,
      O => N1959
    );
  register_module_imp_decoder_imp_immediate_or000030_SW0_F : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => IF_ID_regs_imp_instruction_out(12),
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => VCC,
      O => N1999
    );
  VGA_romAddr_mux0054_9_876_F : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_N69_0,
      ADR1 => VGA_romAddr_cmp_le0048_0,
      ADR2 => address_in_to_if_tmp_3_0,
      ADR3 => VGA_bt_and0150,
      O => N2039
    );
  VGA_romAddr_mux0054_9_849_G : X_LUT4
    generic map(
      INIT => X"C8FF"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(14),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => ALU_MEM_regs_imp_mem_address_out(13),
      ADR3 => ALU_MEM_regs_imp_mem_enable_out_15883,
      O => N2112
    );
  VGA_romAddr_mux0054_9_876_G : X_LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      ADR0 => address_in_to_if_tmp_7_0,
      ADR1 => address_in_to_if_tmp_6_0,
      ADR2 => VGA_bt_and0150,
      ADR3 => address_in_to_if_tmp_5_0,
      O => N2040
    );
  VGA_romAddr_mux0054_9_849_F : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => VGA_bt_and0150,
      ADR1 => address_in_to_if_tmp(11),
      ADR2 => VGA_N72_0,
      ADR3 => VGA_romAddr_cmp_le0038_0,
      O => N2111
    );
  VGA_romAddr_mux0054_9_977_G : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(11),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(9),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(10),
      ADR3 => VCC,
      O => N2088
    );
  register_module_imp_registers_imp_read_data1_0_24_SW0_F : X_LUT4
    generic map(
      INIT => X"D1C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp_0_0,
      ADR3 => register_module_imp_registers_imp_read_data1_0_1_0,
      O => N1623
    );
  VGA_romAddr_mux0054_9_977_F : X_LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(3),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(2),
      ADR2 => VGA_bt_and0151_0,
      ADR3 => ALU_MEM_regs_imp_mem_data_out(1),
      O => N2087
    );
  VGA_bt_mux0000_1_22_F : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_bt_mux0000_1_13_0,
      ADR1 => VGA_bt_and0148_16012,
      ADR2 => VGA_N317_0,
      ADR3 => VGA_bt_and0147,
      O => N2083
    );
  register_module_imp_registers_imp_read_data1_0_24_SW0_G : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N430,
      ADR1 => N429_0,
      ADR2 => register_module_imp_registers_imp_N46_0,
      ADR3 => register_module_imp_registers_imp_read_data1_0_1_0,
      O => N1624
    );
  VGA_romAddr_mux0054_9_774_G : X_LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      ADR0 => pc_from_if_tmp_7_0,
      ADR1 => pc_from_if_tmp_6_0,
      ADR2 => VGA_bt_and0150,
      ADR3 => pc_from_if_tmp_5_0,
      O => N2042
    );
  VGA_bt_mux0000_1_22_G : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => VGA_N317_0,
      ADR1 => VGA_y(4),
      ADR2 => VGA_N276,
      ADR3 => VGA_y(5),
      O => N2084
    );
  register_module_imp_decoder_imp_immediate_or000030_SW0_G : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(12),
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => IF_ID_regs_imp_instruction_out(14),
      O => N2000
    );
  register_module_imp_registers_imp_read_data2_2_53_SW0_F : X_LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_2_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => N1811_0,
      O => N1641
    );
  register_module_imp_decoder_imp_write_back_reg_1_149_F : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(13),
      ADR1 => IF_ID_regs_imp_instruction_out(11),
      ADR2 => IF_ID_regs_imp_instruction_out(15),
      ADR3 => IF_ID_regs_imp_instruction_out(12),
      O => N2013
    );
  register_module_imp_registers_imp_read_data2_2_60_SW1_G : X_LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp(2),
      ADR3 => is_hazard_2_to_id_tmp,
      O => N1564
    );
  register_module_imp_decoder_imp_write_back_reg_1_149_G : X_LUT4
    generic map(
      INIT => X"8EFE"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(12),
      ADR1 => IF_ID_regs_imp_instruction_out(11),
      ADR2 => IF_ID_regs_imp_instruction_out(15),
      ADR3 => IF_ID_regs_imp_instruction_out(13),
      O => N2014
    );
  ALU_imp_Sh11211_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N256,
      ADR2 => N264_0,
      ADR3 => VCC,
      O => N1529
    );
  register_module_imp_registers_imp_read_data2_2_53_SW0_G : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_2_111_0,
      ADR2 => write_back_data_from_alu_tmp_2_5_17510,
      ADR3 => write_back_data_from_alu_tmp_2_26_0,
      O => N1642
    );
  ALU_imp_Sh11911_F : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N259_0,
      ADR2 => N262,
      ADR3 => VCC,
      O => N1557
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_10_1_F : X_LUT4
    generic map(
      INIT => X"8FD7"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_16034,
      ADR1 => keyboard_imp_keyboard_drv_obj_check_16035,
      ADR2 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR3 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_16031,
      O => N1961
    );
  ALU_imp_tmp_2_58_SW0_F : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0010,
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_Sh106,
      ADR3 => ALU_imp_Sh98,
      O => N2019
    );
  ALU_imp_tmp_2_58_SW0_G : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0010,
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_Sh102,
      ADR3 => ALU_imp_Sh110,
      O => N2020
    );
  register_module_imp_registers_imp_read_data2_2_60_SW1_F : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => immediate_from_id_tmp(2),
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR2 => register_module_imp_controller_imp_operand2_src_cmp_eq0001,
      ADR3 => register_module_imp_controller_imp_operand2_src_or000014_16210,
      O => N1563
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_10_1_G : X_LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_kdata_16033,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd1_16031,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd2_16034,
      ADR3 => keyboard_imp_keyboard_drv_obj_check_16035,
      O => N1962
    );
  register_module_imp_registers_imp_read_data2_3_60_SW1_F : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => immediate_from_id_tmp(3),
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR2 => register_module_imp_controller_imp_operand2_src_cmp_eq0001,
      ADR3 => register_module_imp_controller_imp_operand2_src_or000014_16210,
      O => N1565
    );
  register_module_imp_registers_imp_read_data2_3_60_SW1_G : X_LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp(3),
      ADR3 => is_hazard_2_to_id_tmp,
      O => N1566
    );
  ALU_imp_Sh11911_G : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N203_0,
      ADR2 => N202,
      ADR3 => VCC,
      O => N1558
    );
  ALU_imp_Sh11211_G : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N265,
      ADR2 => N212_0,
      ADR3 => VCC,
      O => N1530
    );
  register_module_imp_registers_imp_read_data2_5_53_SW0_G : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_5_111_0,
      ADR2 => write_back_data_from_alu_tmp_5_5_17525,
      ADR3 => write_back_data_from_alu_tmp_5_26_0,
      O => N1638
    );
  register_module_imp_registers_imp_read_data2_4_60_SW1_F : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => immediate_from_id_tmp_4_0,
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR2 => register_module_imp_controller_imp_operand2_src_cmp_eq0001,
      ADR3 => register_module_imp_controller_imp_operand2_src_or000014_16210,
      O => N1573
    );
  register_module_imp_registers_imp_read_data2_4_60_SW1_G : X_LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp_4_0,
      ADR3 => is_hazard_2_to_id_tmp,
      O => N1574
    );
  register_module_imp_registers_imp_read_data2_5_60_SW1_G : X_LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp(5),
      ADR3 => is_hazard_2_to_id_tmp,
      O => N1568
    );
  register_module_imp_registers_imp_Mmux_varindex0001_67 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => read_reg_2_from_id(0),
      ADR1 => register_module_imp_registers_imp_regs_0_1_15890,
      ADR2 => register_module_imp_registers_imp_regs_1_1_15907,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_67_37500
    );
  register_module_imp_registers_imp_read_data2_4_53_SW0_F : X_LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_4_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => N1809_0,
      O => N1639
    );
  register_module_imp_registers_imp_read_data2_5_53_SW0_F : X_LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_5_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => N1807_0,
      O => N1637
    );
  register_module_imp_registers_imp_Mmux_varindex0001_47 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => read_reg_2_from_id(0),
      ADR1 => register_module_imp_registers_imp_regs_6_1_17142,
      ADR2 => register_module_imp_registers_imp_regs_7_1_17141,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_47_37483
    );
  keyboard_imp_key_value_5_mux0000168_SW01 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(5),
      ADR1 => keyboard_imp_lock_key_code(6),
      ADR2 => keyboard_imp_lock_key_code(1),
      ADR3 => keyboard_imp_lock_key_code(2),
      O => keyboard_imp_key_value_5_mux0000168_SW0
    );
  register_module_imp_registers_imp_read_data2_6_60_SW1_F : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_N12_0,
      ADR2 => IF_ID_regs_imp_instruction_out(6),
      ADR3 => register_module_imp_N17,
      O => N1569
    );
  register_module_imp_registers_imp_read_data2_6_60_SW1_G : X_LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp(6),
      ADR3 => is_hazard_2_to_id_tmp,
      O => N1570
    );
  register_module_imp_registers_imp_read_data2_5_60_SW1_F : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_N12_0,
      ADR2 => IF_ID_regs_imp_instruction_out(5),
      ADR3 => register_module_imp_N17,
      O => N1567
    );
  register_module_imp_registers_imp_read_data2_4_53_SW0_G : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_4_111_0,
      ADR2 => write_back_data_from_alu_tmp_4_5_17517,
      ADR3 => write_back_data_from_alu_tmp_4_26_0,
      O => N1640
    );
  register_module_imp_registers_imp_Mmux_varindex0001_514 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => read_reg_2_from_id(0),
      ADR1 => register_module_imp_registers_imp_regs_4_1_17144,
      ADR2 => register_module_imp_registers_imp_regs_5_1_17143,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_514_37475
    );
  register_module_imp_registers_imp_Mmux_varindex0001_515 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => read_reg_2_from_id(0),
      ADR1 => register_module_imp_registers_imp_regs_2_1_15866,
      ADR2 => register_module_imp_registers_imp_regs_3_1_15901,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_Mmux_varindex0001_515_37508
    );
  register_module_imp_registers_imp_read_data2_7_60_SW1_F : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_N12_0,
      ADR2 => IF_ID_regs_imp_instruction_out(7),
      ADR3 => register_module_imp_N17,
      O => N1571
    );
  VGA_romAddr_mux0054_3_1018_F : X_LUT4
    generic map(
      INIT => X"009A"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0048_0,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR3 => VGA_bt_and0151_0,
      O => N2031
    );
  keyboard_imp_key_value_3_mux0000211 : X_LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(4),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => keyboard_imp_lock_key_code(2),
      O => keyboard_imp_key_value_3_mux0000211_37758
    );
  VGA_romAddr_mux0054_4_1193_F : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_4_935_0,
      ADR2 => VGA_y(4),
      ADR3 => VGA_romAddr_mux0054_4_1168_0,
      O => N1659
    );
  register_module_imp_registers_imp_read_data2_7_60_SW1_G : X_LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp_7_0,
      ADR3 => is_hazard_2_to_id_tmp,
      O => N1572
    );
  keyboard_imp_key_value_3_mux0000212 : X_LUT4
    generic map(
      INIT => X"13FF"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(4),
      ADR3 => keyboard_imp_lock_key_code(2),
      O => keyboard_imp_key_value_3_mux0000212_37751
    );
  register_module_imp_registers_imp_read_data2_7_53_SW0_G : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_7_111_0,
      ADR2 => write_back_data_from_alu_tmp_7_5_0,
      ADR3 => write_back_data_from_alu_tmp_7_26_17534,
      O => N1636
    );
  register_module_imp_registers_imp_read_data2_9_60_SW1_F : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_N63,
      ADR2 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR3 => IF_ID_regs_imp_instruction_out(9),
      O => N1577
    );
  ALU_imp_tmp_1_165_SW0 : X_LUT4
    generic map(
      INIT => X"1313"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ALU_imp_tmp_1_123,
      ADR2 => ALU_imp_Sh73,
      ADR3 => VCC,
      O => ALU_imp_tmp_1_165_SW0_O_pack_2
    );
  VGA_romAddr_mux0054_4_1553_F : X_LUT4
    generic map(
      INIT => X"3B08"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(5),
      ADR1 => VGA_bt_and0151_0,
      ADR2 => ALU_MEM_regs_imp_mem_data_out(7),
      ADR3 => VGA_romAddr_mux0054_4_1495_0,
      O => N2027
    );
  register_module_imp_registers_imp_read_data2_8_60_SW1_G : X_LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp(8),
      ADR3 => is_hazard_2_to_id_tmp,
      O => N1576
    );
  VGA_romAddr_mux0054_3_1018_G : X_LUT4
    generic map(
      INIT => X"9A9A"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0038_0,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(8),
      ADR2 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR3 => VCC,
      O => N2032
    );
  register_module_imp_registers_imp_read_data2_7_53_SW0_F : X_LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_7_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => N1805_0,
      O => N1635
    );
  register_module_imp_registers_imp_read_data2_9_60_SW1_G : X_LUT4
    generic map(
      INIT => X"E2C0"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp(9),
      ADR3 => is_hazard_2_to_id_tmp,
      O => N1578
    );
  VGA_romAddr_mux0054_4_1553_G : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(9),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(11),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(8),
      ADR3 => ALU_MEM_regs_imp_mem_data_out(10),
      O => N2028
    );
  VGA_romAddr_mux0054_4_1193_G : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_4_935_0,
      ADR2 => VGA_romAddr_mux0054_4_820_0,
      ADR3 => VGA_romAddr_mux0054_4_875_0,
      O => N1660
    );
  register_module_imp_registers_imp_read_data2_8_60_SW1_F : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_N63,
      ADR2 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR3 => IF_ID_regs_imp_instruction_out(8),
      O => N1575
    );
  VGA_romAddr_and0000641_SW0_F : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => VGA_bt_not000128_0,
      ADR1 => VGA_romAddr_and000028_0,
      ADR2 => VGA_N339_0,
      ADR3 => VCC,
      O => N1495
    );
  VGA_romAddr_and0000641_SW0_G : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => VGA_bt_not000128_0,
      ADR1 => VGA_romAddr_and000028_0,
      ADR2 => VGA_bt_not000132_0,
      ADR3 => VGA_N339_0,
      O => N1496
    );
  VGA_romAddr_mux0054_5_1373_G : X_LUT4
    generic map(
      INIT => X"0A09"
    )
    port map (
      ADR0 => address_in_to_if_tmp(14),
      ADR1 => VGA_romAddr_cmp_le0033_0,
      ADR2 => VGA_N278,
      ADR3 => VGA_N1491_0,
      O => N1994
    );
  VGA_romAddr_mux0054_5_912_SW0_SW1_F : X_LUT4
    generic map(
      INIT => X"FFF1"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => VGA_romAddr_mux0054_5_182_0,
      ADR3 => VGA_romAddr_mux0054_5_321_17549,
      O => N1603
    );
  VGA_romAddr_mux0054_5_912_SW0_SW1_G : X_LUT4
    generic map(
      INIT => X"FDFD"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => VGA_romAddr_mux0054_5_182_0,
      ADR2 => VGA_romAddr_mux0054_5_321_17549,
      ADR3 => VCC,
      O => N1604
    );
  VGA_romAddr_mux0054_5_1642_F : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => address_in_to_if_tmp_2_0,
      ADR1 => address_in_to_if_tmp_1_0,
      ADR2 => address_in_to_if_tmp_0_0,
      ADR3 => address_in_to_if_tmp_3_0,
      O => N2029
    );
  VGA_romAddr_mux0054_5_1642_G : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => address_in_to_if_tmp_6_0,
      ADR1 => address_in_to_if_tmp_5_0,
      ADR2 => address_in_to_if_tmp_4_0,
      ADR3 => address_in_to_if_tmp_7_0,
      O => N2030
    );
  keyboard_imp_key_value_0_mux0000108_F : X_LUT4
    generic map(
      INIT => X"95FF"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(5),
      ADR1 => keyboard_imp_lock_key_code(4),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => keyboard_imp_lock_key_code(1),
      O => N1971
    );
  VGA_romAddr_mux0054_5_1373_F : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => VGA_N400,
      ADR1 => VGA_y(5),
      ADR2 => VGA_romAddr_mux0054_5_1361_0,
      ADR3 => VCC,
      O => N1993
    );
  VGA_romAddr_and0000509_SW0_F : X_LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0015_0,
      ADR1 => VGA_bt_cmp_ge0015,
      ADR2 => VGA_bt_not0001104_0,
      ADR3 => VGA_romAddr_and0000243_0,
      O => N1499
    );
  VGA_romAddr_and0000509_SW0_G : X_LUT4
    generic map(
      INIT => X"FECC"
    )
    port map (
      ADR0 => VGA_bt_not0001184,
      ADR1 => VGA_bt_not0001104_0,
      ADR2 => VGA_bt_not0001128_0,
      ADR3 => VGA_romAddr_and0000243_0,
      O => N1500
    );
  VGA_romAddr_mux0054_7_3228_F : X_LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      ADR0 => VGA_bt_and0144_15781,
      ADR1 => register_module_imp_registers_imp_regs_1_5_15872,
      ADR2 => register_module_imp_registers_imp_regs_1_6_15871,
      ADR3 => register_module_imp_registers_imp_regs_1_7_15874,
      O => N2097
    );
  VGA_romAddr_mux0054_9_1046_G : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N336,
      ADR2 => N337,
      ADR3 => N338,
      O => N2106
    );
  keyboard_imp_key_value_0_mux0000108_G : X_LUT4
    generic map(
      INIT => X"1717"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(5),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(3),
      ADR3 => VCC,
      O => N1972
    );
  VGA_romAddr_mux0054_9_1046_F : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => instruction_from_if_tmp(7),
      ADR1 => VGA_bt_and0151_0,
      ADR2 => instruction_from_if_tmp_5_0,
      ADR3 => instruction_from_if_tmp_6_0,
      O => N2105
    );
  VGA_romAddr_mux0054_7_3228_G : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_11_15856,
      ADR1 => register_module_imp_registers_imp_regs_1_9_15857,
      ADR2 => register_module_imp_registers_imp_regs_1_10_15858,
      ADR3 => VCC,
      O => N2098
    );
  keyboard_imp_key_value_4_mux00002322 : X_LUT4
    generic map(
      INIT => X"8AEE"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(1),
      ADR1 => keyboard_imp_lock_key_code(0),
      ADR2 => keyboard_imp_lock_key_code(5),
      ADR3 => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_4_mux00002322_38103
    );
  register_module_imp_registers_imp_read_data1_3_53_G : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_3_26_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_3_111_0,
      ADR3 => write_back_data_from_alu_tmp_3_5_16361,
      O => N1978
    );
  register_module_imp_registers_imp_read_data1_0_53_F : X_LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(0),
      ADR1 => write_back_data_from_mem_tmp_0_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      O => N1589
    );
  register_module_imp_registers_imp_read_data1_1_53_F : X_LUT4
    generic map(
      INIT => X"CAC0"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(1),
      ADR1 => write_back_data_from_mem_tmp_1_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      O => N1625
    );
  register_module_imp_registers_imp_read_data1_3_53_F : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(3),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => write_back_data_from_mem_tmp_3_0,
      O => N1977
    );
  DM_imp_Ram1Data_mux0000_0_12 : X_LUT4
    generic map(
      INIT => X"2A2A"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(0),
      ADR1 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR2 => N3,
      ADR3 => VCC,
      O => DM_imp_Ram1Data_mux0000_0_11_38228
    );
  VGA_romAddr_and0000575_SW0_G : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => VGA_bt_not000171_0,
      ADR1 => VGA_bt_not000151_0,
      ADR2 => VGA_bt_not000140,
      ADR3 => VGA_romAddr_and0000194_0,
      O => N1498
    );
  register_module_imp_registers_imp_read_data1_2_53_G : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_2_26_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_2_111_0,
      ADR3 => write_back_data_from_alu_tmp_2_5_17510,
      O => N1980
    );
  register_module_imp_registers_imp_read_data1_1_53_G : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_1_111_0,
      ADR2 => write_back_data_from_alu_tmp_1_5_0,
      ADR3 => write_back_data_from_alu_tmp_1_26_0,
      O => N1626
    );
  keyboard_imp_key_value_4_mux00002321 : X_LUT4
    generic map(
      INIT => X"DCD4"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(6),
      ADR1 => keyboard_imp_lock_key_code(1),
      ADR2 => keyboard_imp_lock_key_code(0),
      ADR3 => keyboard_imp_lock_key_code(4),
      O => keyboard_imp_key_value_4_mux00002321_38110
    );
  register_module_imp_registers_imp_read_data1_2_53_F : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(2),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => write_back_data_from_mem_tmp_2_0,
      O => N1979
    );
  DM_imp_Ram1Data_mux0000_0_11 : X_LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(0),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(0),
      ADR2 => N3,
      ADR3 => tbre_IBUF_17224,
      O => DM_imp_Ram1Data_mux0000_0_1
    );
  register_module_imp_registers_imp_read_data1_0_53_G : X_LUT4
    generic map(
      INIT => X"EFEA"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_0_5_0,
      ADR1 => N421_0,
      ADR2 => write_back_data_from_alu_tmp_0_47_0,
      ADR3 => N689,
      O => N1590
    );
  register_module_imp_registers_imp_read_data1_4_53_F : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(4),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => write_back_data_from_mem_tmp_4_0,
      O => N1975
    );
  VGA_romAddr_and0000139 : X_LUT4
    generic map(
      INIT => X"010B"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_romAddr_and000098_0,
      ADR2 => N1951_0,
      ADR3 => VGA_x(3),
      O => VGA_bt_not000140_pack_1
    );
  register_module_imp_registers_imp_read_data1_9_53_G : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_9_26_17593,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_9_111_0,
      ADR3 => write_back_data_from_alu_tmp_9_5_0,
      O => N1982
    );
  register_module_imp_registers_imp_read_data2_1_17_F : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_0_31_17581,
      ADR1 => read_reg_2_from_id(0),
      ADR2 => register_module_imp_registers_imp_ra(1),
      ADR3 => register_module_imp_registers_imp_ih(1),
      O => N2085
    );
  register_module_imp_registers_imp_read_data1_7_53_F : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(7),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => write_back_data_from_mem_tmp_7_0,
      O => N1987
    );
  register_module_imp_registers_imp_read_data1_5_53_F : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(5),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => write_back_data_from_mem_tmp_5_0,
      O => N1991
    );
  register_module_imp_registers_imp_read_data1_8_53_F : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(8),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => write_back_data_from_mem_tmp_8_0,
      O => N1985
    );
  register_module_imp_registers_imp_read_data1_8_53_G : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_8_26_17590,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_8_111_0,
      ADR3 => write_back_data_from_alu_tmp_8_5_0,
      O => N1986
    );
  register_module_imp_registers_imp_read_data1_6_53_F : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(6),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => write_back_data_from_mem_tmp_6_0,
      O => N1989
    );
  register_module_imp_registers_imp_read_data1_9_53_F : X_LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(9),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR3 => write_back_data_from_mem_tmp_9_0,
      O => N1981
    );
  register_module_imp_registers_imp_read_data1_5_53_G : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_5_26_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_5_111_0,
      ADR3 => write_back_data_from_alu_tmp_5_5_17525,
      O => N1992
    );
  register_module_imp_registers_imp_read_data1_6_53_G : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_6_26_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_6_111_0,
      ADR3 => write_back_data_from_alu_tmp_6_5_17587,
      O => N1990
    );
  register_module_imp_registers_imp_read_data2_1_17_G : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_0_31_17581,
      ADR1 => register_module_imp_registers_imp_t(1),
      ADR2 => read_reg_2_from_id(0),
      ADR3 => VCC,
      O => N2086
    );
  register_module_imp_registers_imp_read_data1_4_53_G : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_4_26_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_4_111_0,
      ADR3 => write_back_data_from_alu_tmp_4_5_17517,
      O => N1976
    );
  register_module_imp_registers_imp_read_data1_7_53_G : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_7_26_17534,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_7_111_0,
      ADR3 => write_back_data_from_alu_tmp_7_5_0,
      O => N1988
    );
  VGA_romAddr_mux0054_5_90 : X_LUT4
    generic map(
      INIT => X"E0E0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_5_70_0,
      ADR1 => VGA_romAddr_mux0054_5_38,
      ADR2 => VGA_romAddr_mux0054_5_41_O,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_5_90_43575
    );
  VGA_romAddr_mux0055_7_21 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_y(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N149_pack_1
    );
  VGA_romAddr_mux0054_3_58 : X_LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_34,
      ADR1 => VGA_romAddr_mux0054_3_4_0,
      ADR2 => VGA_romAddr_mux0054_3_3_O,
      ADR3 => VGA_bt_and0141_0,
      O => VGA_romAddr_mux0054_3_58_43503
    );
  VGA_romAddr_mux0054_3_85 : X_LUT4
    generic map(
      INIT => X"E0A0"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_N433_0,
      ADR2 => VGA_romAddr_mux0054_3_71_O,
      ADR3 => VGA_N272,
      O => VGA_romAddr_mux0054_3_85_43527
    );
  VGA_romAddr_mux0054_3_3 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => VGA_y(8),
      ADR1 => VGA_y(7),
      ADR2 => VGA_y(6),
      ADR3 => VGA_Madd_romAddr_addsub0000_Madd_lut(0),
      O => VGA_romAddr_mux0054_3_3_O_pack_1
    );
  VGA_romAddr_mux0055_5_111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_Madd_romAddr_addsub0000_Madd_lut(0),
      ADR1 => VGA_romAddr_add0001(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0055_5_111_O_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_3_DXMUX_45409,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_3_CLKINV_45393,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_3_FFX_RSTAND_45414,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(3)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_3_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_3_FFX_RSTAND_45414
    );
  VGA_romAddr_mux0054_5_41 : X_LUT4
    generic map(
      INIT => X"CECC"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0141_0,
      ADR2 => VGA_bt_and0147,
      ADR3 => VGA_N412_0,
      O => VGA_romAddr_mux0054_5_41_O_pack_1
    );
  VGA_romAddr_mux0054_10_1 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => VGA_N277,
      ADR1 => VGA_bt_and0141_0,
      ADR2 => VGA_N402,
      ADR3 => VGA_bt_and0140_17454,
      O => VGA_romAddr_mux0054(10)
    );
  VGA_romAddr_mux0054_9_13_SW1 : X_LUT4
    generic map(
      INIT => X"A9A8"
    )
    port map (
      ADR0 => VGA_y(8),
      ADR1 => VGA_y(6),
      ADR2 => VGA_y(7),
      ADR3 => VGA_N402,
      O => VGA_romAddr_mux0054_9_13_SW1_O_pack_1
    );
  ALU_imp_tmp_3_100_SW0 : X_LUT4
    generic map(
      INIT => X"CC80"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_tmp_3_68_0,
      ADR3 => ALU_imp_tmp_3_57_SW0_O,
      O => N382
    );
  VGA_romAddr_mux0054_3_71 : X_LUT4
    generic map(
      INIT => X"F8F0"
    )
    port map (
      ADR0 => keyboard_key_value_2_0,
      ADR1 => keyboard_key_value_1_0,
      ADR2 => VGA_romAddr_mux0054_3_58_0,
      ADR3 => VGA_N299,
      O => VGA_romAddr_mux0054_3_71_O_pack_1
    );
  ALU_imp_tmp_3_57_SW0 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0004,
      ADR1 => ALU_imp_tmp_3_51_0,
      ADR2 => ALU_imp_Sh107,
      ADR3 => N1369_0,
      O => ALU_imp_tmp_3_57_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_5_70 : X_LUT4
    generic map(
      INIT => X"F060"
    )
    port map (
      ADR0 => VGA_romAddr_add0001(6),
      ADR1 => VGA_romAddr_mux0055_5_111_O,
      ADR2 => VGA_romAddr_mux0054_5_63_0,
      ADR3 => VGA_N94_0,
      O => VGA_romAddr_mux0054_5_70_43551
    );
  VGA_romAddr_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_10_DXMUX_43477,
      CE => VGA_romAddr_10_CEINV_43460,
      CLK => VGA_romAddr_10_CLKINV_43461,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(10)
    );
  VGA_romAddr_mux0054_7_33 : X_LUT4
    generic map(
      INIT => X"7667"
    )
    port map (
      ADR0 => VGA_N149,
      ADR1 => VGA_y(8),
      ADR2 => VGA_N11,
      ADR3 => VGA_romAddr_add0001(8),
      O => VGA_romAddr_mux0054_7_33_43599
    );
  VGA_romAddr_mux0055_4_21 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_y(7),
      ADR2 => VGA_y(8),
      ADR3 => VCC,
      O => VGA_N277_pack_1
    );
  VGA_romAddr_mux0054_4_1421 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => N1831,
      ADR3 => VCC,
      O => VGA_N279_pack_1
    );
  ALU_imp_tmp_3_117_SW0 : X_LUT4
    generic map(
      INIT => X"AEBF"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ID_ALU_regs_imp_operand2_out(1),
      ADR2 => N203_0,
      ADR3 => N202,
      O => N1429
    );
  VGA_bt_cmp_eq00111 : X_LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_N419_0,
      ADR2 => VGA_N307_0,
      ADR3 => VGA_N4311,
      O => VGA_bt_cmp_eq0011
    );
  VGA_bt_cmp_eq00121 : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_N219,
      ADR2 => N802_0,
      ADR3 => VGA_N420,
      O => VGA_bt_cmp_eq0012
    );
  VGA_romAddr_mux0055_8_41 : X_LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      ADR0 => keyboard_key_value_0_0,
      ADR1 => keyboard_key_value_1_0,
      ADR2 => keyboard_key_value_2_0,
      ADR3 => VGA_N299,
      O => VGA_N293
    );
  VGA_SF35121 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => VGA_x_3_2_16792,
      ADR1 => VGA_x(1),
      ADR2 => VGA_x(2),
      ADR3 => VCC,
      O => VGA_N420_pack_1
    );
  VGA_bt_cmp_eq00071 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => N598,
      ADR2 => VGA_N298,
      ADR3 => VGA_N273,
      O => VGA_bt_cmp_eq0007
    );
  VGA_bt_cmp_eq00101 : X_LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(5),
      ADR2 => VGA_N298,
      ADR3 => VGA_N399,
      O => VGA_bt_cmp_eq0010
    );
  VGA_bt_and015211 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_x(5),
      ADR2 => VGA_x(6),
      ADR3 => VGA_N219,
      O => VGA_N4311_pack_1
    );
  VGA_bt_cmp_eq000621_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(1),
      ADR3 => VGA_x(0),
      O => N598_pack_1
    );
  VGA_romAddr_mux0054_9_13 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => VGA_N12,
      ADR1 => VGA_N315,
      ADR2 => VGA_N109,
      ADR3 => VGA_romAddr_mux0054_9_13_SW1_O,
      O => VGA_romAddr_mux0054_9_13_43623
    );
  VGA_romAddr_mux0054_6_333_SW0 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => VGA_N271_0,
      ADR1 => VGA_N279,
      ADR2 => VGA_romAddr_mux0054_6_288,
      ADR3 => VCC,
      O => N1729
    );
  VGA_bt_cmp_eq000621 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(7),
      ADR3 => VGA_N273,
      O => VGA_N399_pack_1
    );
  VGA_romAddr_mux0055_8_51 : X_LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      ADR0 => keyboard_key_value_5_0,
      ADR1 => keyboard_key_value_3_0,
      ADR2 => keyboard_key_value_4_0,
      ADR3 => VGA_bt_and0141_0,
      O => VGA_N299_pack_1
    );
  ALU_imp_Sh35_SW0 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(2),
      ADR1 => ID_ALU_regs_imp_operand1_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N202_pack_1
    );
  ALU_MEM_regs_imp_write_back_data_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_13_DXMUX_43954,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_13_CLKINV_43937,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_13_FFX_RSTAND_43959,
      O => ALU_MEM_regs_imp_write_back_data_out(13)
    );
  ALU_MEM_regs_imp_write_back_data_out_13_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_13_FFX_RSTAND_43959
    );
  write_back_data_from_alu_tmp_13_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(13),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_13_5_pack_2
    );
  write_back_data_from_alu_tmp_10_53 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_10_26_17396,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_10_111_0,
      ADR3 => write_back_data_from_alu_tmp_10_5_17397,
      O => write_back_data_from_alu_tmp(10)
    );
  write_back_data_from_alu_tmp_11_53 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => write_back_data_from_alu_tmp_11_5_0,
      ADR3 => write_back_data_from_alu_tmp_11_26_17400,
      O => write_back_data_from_alu_tmp(11)
    );
  write_back_data_from_alu_tmp_12_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(12),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp_12_0,
      O => write_back_data_from_alu_tmp_12_26_pack_1
    );
  ALU_MEM_regs_imp_write_back_data_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_12_DXMUX_43894,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_12_CLKINV_43878,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_12_FFX_RSTAND_43899,
      O => ALU_MEM_regs_imp_write_back_data_out(12)
    );
  ALU_MEM_regs_imp_write_back_data_out_12_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_12_FFX_RSTAND_43899
    );
  write_back_data_from_alu_tmp_11_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(11),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp_11_0,
      O => write_back_data_from_alu_tmp_11_26_pack_1
    );
  register_module_imp_controller_imp_mem_write11 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_11_2_18076,
      ADR1 => IF_ID_regs_imp_instruction_out_13_1_17792,
      ADR2 => IF_ID_regs_imp_instruction_out_12_2_18077,
      ADR3 => IF_ID_regs_imp_instruction_out_15_2_17789,
      O => register_module_imp_controller_imp_mem_write_cmp_eq0000_pack_1
    );
  register_module_imp_decoder_imp_read_reg_2_or00001_SW0 : X_LUT4
    generic map(
      INIT => X"D555"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(7),
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => register_module_imp_controller_imp_mem_write_cmp_eq0001_0,
      ADR3 => register_module_imp_controller_imp_mem_write_cmp_eq0000,
      O => N1305
    );
  ALU_MEM_regs_imp_write_back_data_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_11_DXMUX_43858,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_11_CLKINV_43842,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_11_FFX_RSTAND_43863,
      O => ALU_MEM_regs_imp_write_back_data_out(11)
    );
  ALU_MEM_regs_imp_write_back_data_out_11_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_11_FFX_RSTAND_43863
    );
  ALU_MEM_regs_imp_write_back_data_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_10_DXMUX_43822,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_10_CLKINV_43806,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_10_FFX_RSTAND_43827,
      O => ALU_MEM_regs_imp_write_back_data_out(10)
    );
  ALU_MEM_regs_imp_write_back_data_out_10_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_10_FFX_RSTAND_43827
    );
  write_back_data_from_alu_tmp_10_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(10),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp_10_0,
      O => write_back_data_from_alu_tmp_10_26_pack_1
    );
  write_back_data_from_alu_tmp_12_53 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => write_back_data_from_alu_tmp_12_5_0,
      ADR3 => write_back_data_from_alu_tmp_12_26_17403,
      O => write_back_data_from_alu_tmp(12)
    );
  write_back_data_from_alu_tmp_13_53 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => write_back_data_from_alu_tmp_13_5_17405,
      ADR3 => write_back_data_from_alu_tmp_13_26_0,
      O => write_back_data_from_alu_tmp(13)
    );
  VGA_bt_cmp_le00142 : X_LUT4
    generic map(
      INIT => X"3733"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_N126,
      ADR2 => VGA_bt_cmp_le00142_SW0_O,
      ADR3 => VGA_N273,
      O => VGA_bt_cmp_le0014
    );
  VGA_romAddr_mux0054_7_425_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_bt_and0002_0,
      ADR1 => VGA_romAddr_mux0054_7_240_17987,
      ADR2 => VGA_romAddr_cmp_le0018_0,
      ADR3 => VGA_N274,
      O => VGA_romAddr_mux0054_7_425_SW0_SW0_O_pack_1
    );
  ALU_imp_tmp_4_133_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(4),
      ADR1 => ALU_imp_N22,
      ADR2 => ALU_imp_tmp_4_115_0,
      ADR3 => ALU_imp_tmp_4_160_O,
      O => N1009
    );
  VGA_romAddr_mux0054_7_425_SW0 : X_LUT4
    generic map(
      INIT => X"EEC0"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => VGA_romAddr_mux0054_7_425_SW0_SW0_O,
      ADR3 => VGA_romAddr_mux0054_7_219_18088,
      O => N1143
    );
  VGA_bt_cmp_le00171_SW0 : X_LUT4
    generic map(
      INIT => X"7F7F"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(5),
      ADR3 => VCC,
      O => VGA_bt_cmp_le00171_SW0_O_pack_1
    );
  VGA_romAddr_mux0054_7_219 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => VGA_bt_and0001,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_romAddr_cmp_le0001_0,
      ADR3 => VGA_N242,
      O => VGA_romAddr_mux0054_7_219_pack_1
    );
  ALU_imp_tmp_4_160 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ALU_imp_Sh32,
      ADR1 => ALU_imp_Sh72,
      ADR2 => ALU_imp_N27_0,
      ADR3 => ALU_imp_N25,
      O => ALU_imp_tmp_4_160_O_pack_1
    );
  write_back_data_from_alu_tmp_14_53 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => write_back_data_from_alu_tmp_14_5_17408,
      ADR3 => write_back_data_from_alu_tmp_14_26_0,
      O => write_back_data_from_alu_tmp(14)
    );
  VGA_bt_cmp_le00102_SW1 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(3),
      ADR3 => VGA_x(5),
      O => VGA_bt_cmp_le00102_SW1_O_pack_1
    );
  VGA_romAddr_mux0054_7_425_SW1 : X_LUT4
    generic map(
      INIT => X"EEC0"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N278,
      ADR2 => N1387_0,
      ADR3 => VGA_romAddr_mux0054_7_219_18088,
      O => N1144
    );
  write_back_data_from_alu_tmp_14_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(14),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_14_5_pack_2
    );
  ALU_MEM_regs_imp_write_back_data_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_14_DXMUX_44038,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_14_CLKINV_44021,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_14_FFX_RSTAND_44043,
      O => ALU_MEM_regs_imp_write_back_data_out(14)
    );
  ALU_MEM_regs_imp_write_back_data_out_14_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_14_FFX_RSTAND_44043
    );
  VGA_bt_cmp_le00142_SW0 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(3),
      ADR3 => VGA_x(4),
      O => VGA_bt_cmp_le00142_SW0_O_pack_1
    );
  VGA_bt_cmp_le00102 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => VGA_N126,
      ADR1 => VGA_x(4),
      ADR2 => VGA_bt_cmp_le00102_SW1_O,
      ADR3 => VGA_N315,
      O => VGA_bt_cmp_le0010
    );
  VGA_bt_cmp_le00171 : X_LUT4
    generic map(
      INIT => X"F733"
    )
    port map (
      ADR0 => VGA_x(2),
      ADR1 => VGA_N126,
      ADR2 => VGA_bt_cmp_le00171_SW0_O,
      ADR3 => VGA_N273,
      O => VGA_bt_cmp_le0017
    );
  ALU_imp_tmp_5_136_SW0 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => ALU_imp_N22,
      ADR1 => ALU_imp_Sh73,
      ADR2 => ALU_imp_tmp_0_91_0,
      ADR3 => ALU_imp_tmp_5_99_O,
      O => N386
    );
  VGA_romAddr_mux0054_9_1221_SW1 : X_LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_692_0,
      ADR1 => N614,
      ADR2 => N632,
      ADR3 => N615,
      O => N1230
    );
  ALU_imp_tmp_5_99 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => ALU_imp_Sh33,
      ADR1 => ALU_imp_Sh97,
      ADR2 => ALU_imp_tmp_cmp_eq0010,
      ADR3 => ALU_imp_N25,
      O => ALU_imp_tmp_5_99_O_pack_1
    );
  VGA_romAddr_mux0054_9_1267_SW0 : X_LUT4
    generic map(
      INIT => X"AABF"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_romAddr_mux0054_4_1779,
      ADR2 => VGA_romAddr_mux0054_9_539_0,
      ADR3 => VGA_romAddr_mux0054_9_501_0,
      O => N614_pack_1
    );
  VGA_romAddr_mux0054_9_213_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      ADR0 => VGA_N434_0,
      ADR1 => register_module_imp_registers_imp_regs_2_11_15802,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_9_213_SW0_SW0_O_pack_1
    );
  write_back_data_from_alu_tmp_6_53_SW0 : X_LUT4
    generic map(
      INIT => X"F400"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_6_111_0,
      ADR2 => write_back_data_from_alu_tmp_6_5_17587,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      O => N809
    );
  ALU_imp_tmp_5_86 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_5_45_0,
      ADR1 => ALU_imp_tmp_5_12,
      ADR2 => ALU_imp_tmp_5_79_0,
      ADR3 => ALU_imp_N13,
      O => ALU_imp_tmp_5_86_pack_1
    );
  VGA_romAddr_mux0054_9_213_SW0 : X_LUT4
    generic map(
      INIT => X"CC80"
    )
    port map (
      ADR0 => VGA_N49_0,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => VGA_romAddr_mux0054_9_213_SW0_SW0_O,
      ADR3 => VGA_romAddr_mux0054_9_179_0,
      O => N1473
    );
  ALU_imp_tmp_or000414 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(14),
      ADR1 => ID_ALU_regs_imp_operand2_out(15),
      ADR2 => ID_ALU_regs_imp_operand2_out(4),
      ADR3 => ID_ALU_regs_imp_operand2_out(5),
      O => ALU_imp_tmp_or000414_pack_1
    );
  VGA_romAddr_mux0054_9_1221_SW0 : X_LUT4
    generic map(
      INIT => X"EF40"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_692_0,
      ADR1 => N614,
      ADR2 => N631_0,
      ADR3 => N615,
      O => N1229
    );
  VGA_romAddr_mux0054_9_1267_SW11 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_501_0,
      ADR1 => N2121_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VCC,
      O => N615_pack_1
    );
  write_back_data_from_alu_tmp_6_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(6),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_6_5_pack_2
    );
  ALU_imp_tmp_5_162_SW0 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => ALU_imp_tmp_addsub0000(5),
      ADR1 => ALU_imp_tmp_or0000_17674,
      ADR2 => ALU_imp_tmp_5_86_18103,
      ADR3 => VCC,
      O => N693
    );
  ALU_imp_tmp_4_131_SW0 : X_LUT4
    generic map(
      INIT => X"DFDF"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_N72,
      ADR3 => VCC,
      O => ALU_imp_tmp_4_131_SW0_O_pack_1
    );
  ALU_imp_tmp_4_167_SW0 : X_LUT4
    generic map(
      INIT => X"FFCE"
    )
    port map (
      ADR0 => ALU_imp_Sh72,
      ADR1 => ALU_imp_tmp_4_50,
      ADR2 => ALU_imp_tmp_4_131_SW0_O,
      ADR3 => ALU_imp_tmp_4_95_0,
      O => N1481
    );
  VGA_bt_not000122 : X_LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_y(5),
      ADR2 => VGA_y(4),
      ADR3 => VGA_bt_not000122_SW1_O,
      O => VGA_N156
    );
  VGA_bt_not000113 : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => VGA_N294,
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(5),
      ADR3 => VGA_x(1),
      O => VGA_bt_not000113_O_pack_1
    );
  VGA_SF691146 : X_LUT4
    generic map(
      INIT => X"FDDD"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_N2391,
      ADR2 => VGA_N247,
      ADR3 => VGA_SF691128_0,
      O => VGA_N206_pack_1
    );
  VGA_romAddr_mux0054_8_686_SW0 : X_LUT4
    generic map(
      INIT => X"23AF"
    )
    port map (
      ADR0 => N1487_0,
      ADR1 => VGA_romAddr_mux0054_4_1779,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => VGA_romAddr_mux0054_8_666_O,
      O => N1431
    );
  ALU_imp_tmp_2_1_SW1 : X_LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(0),
      ADR1 => ALU_imp_tmp_or000414_17283,
      ADR2 => ALU_imp_tmp_or00044_0,
      ADR3 => ALU_imp_tmp_or00049_0,
      O => N398
    );
  VGA_SF6912 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_x(2),
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(5),
      ADR3 => VGA_N206,
      O => VGA_N105_pack_1
    );
  VGA_bt_not000147 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_bt_not000146_0,
      ADR1 => VGA_N206,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_not000147_44498
    );
  VGA_SF7231 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_x(0),
      ADR2 => VGA_N126,
      ADR3 => VGA_bt_or0000,
      O => VGA_N384_pack_1
    );
  VGA_bt_not000122_SW1 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => VGA_y_8_1_16185,
      ADR1 => VGA_y_7_1_16186,
      ADR2 => VGA_y_3_1_16871,
      ADR3 => VCC,
      O => VGA_bt_not000122_SW1_O_pack_1
    );
  VGA_bt_not000114 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_N384,
      ADR1 => VGA_bt_not000113_O,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_not000114_44450
    );
  VGA_romAddr_mux0054_7_1112 : X_LUT4
    generic map(
      INIT => X"AAB8"
    )
    port map (
      ADR0 => N230_0,
      ADR1 => N1167,
      ADR2 => N1246,
      ADR3 => N600,
      O => VGA_N239_pack_1
    );
  VGA_romAddr_mux0054_8_666 : X_LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0016_0,
      ADR1 => VGA_romAddr_cmp_le0024_0,
      ADR2 => VGA_bt_and0145,
      ADR3 => VGA_bt_and0144_15781,
      O => VGA_romAddr_mux0054_8_666_O_pack_1
    );
  VGA_bt_not000125 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_N384,
      ADR1 => VGA_N109,
      ADR2 => VGA_N267,
      ADR3 => VGA_x(3),
      O => VGA_bt_not000125_44474
    );
  VGA_romAddr_mux0054_8_390 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0013,
      ADR1 => VGA_romAddr_cmp_le0012_0,
      ADR2 => VGA_bt_and0004_0,
      ADR3 => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_8_390_O_pack_1
    );
  VGA_romAddr_mux0054_7_957_SW1 : X_LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      ADR0 => VGA_N2271_0,
      ADR1 => VGA_N239,
      ADR2 => VGA_bt_and0149_0,
      ADR3 => VGA_bt_and0150,
      O => N576
    );
  VGA_romAddr_mux0054_8_495_SW0 : X_LUT4
    generic map(
      INIT => X"DCDD"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_romAddr_mux0054_8_377_0,
      ADR2 => VGA_romAddr_mux0054_8_390_O,
      ADR3 => N913,
      O => N563
    );
  register_module_imp_registers_imp_read_data1_2_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(2),
      ADR1 => register_module_imp_registers_imp_read_data1_2_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_2_17_pack_1
    );
  register_module_imp_decoder_imp_read_reg_1_3_27_SW0 : X_LUT4
    generic map(
      INIT => X"02FF"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(10),
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => IF_ID_regs_imp_instruction_out(9),
      ADR3 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      O => N1118_pack_1
    );
  register_module_imp_decoder_imp_read_reg_1_0_228 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => N637_0,
      ADR1 => register_module_imp_N47_0,
      ADR2 => N687,
      ADR3 => VCC,
      O => register_module_imp_N15_pack_1
    );
  VGA_bt_not000198_SW0 : X_LUT4
    generic map(
      INIT => X"C800"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_N96_0,
      ADR2 => VGA_N278,
      ADR3 => N1447_0,
      O => VGA_bt_not000198_SW0_O_pack_1
    );
  register_module_imp_controller_imp_reg_write_enable21 : X_LUT4
    generic map(
      INIT => X"02DF"
    )
    port map (
      ADR0 => register_module_imp_N23,
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => register_module_imp_controller_imp_reg_write_enable21_SW1_O,
      ADR3 => N1169_0,
      O => register_module_imp_N47
    );
  register_module_imp_controller_imp_reg_write_enable21_SW1 : X_LUT4
    generic map(
      INIT => X"060F"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_13_2_17797,
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => IF_ID_regs_imp_instruction_out_11_3_17920,
      ADR3 => register_module_imp_N58,
      O => register_module_imp_controller_imp_reg_write_enable21_SW1_O_pack_1
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000060 : X_LUT4
    generic map(
      INIT => X"0900"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_reg_out(1),
      ADR1 => register_module_imp_decoder_imp_read_reg_1_1_39_18128,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000026_SW0_O,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000055_0,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb
    );
  register_module_imp_controller_imp_operand1_src_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(12),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => register_module_imp_N26,
      O => register_module_imp_controller_imp_operand1_src_cmp_eq0001_pack_2
    );
  VGA_bt_not000198 : X_LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0014_0,
      ADR1 => VGA_bt_cmp_ge0014,
      ADR2 => VGA_bt_cmp_eq0006_0,
      ADR3 => VGA_bt_not000198_SW0_O,
      O => VGA_bt_not000198_44546
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000044 : X_LUT4
    generic map(
      INIT => X"A9AA"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_reg_out(3),
      ADR1 => register_module_imp_decoder_imp_read_reg_1_or0004_0,
      ADR2 => register_module_imp_decoder_imp_read_reg_1_3_16_18125,
      ADR3 => N1118,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000044_44618
    );
  register_module_imp_decoder_imp_read_reg_1_0_8 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(9),
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR2 => register_module_imp_decoder_imp_read_reg_1_0_0_0,
      ADR3 => register_module_imp_decoder_imp_read_reg_1_or0004_0,
      O => register_module_imp_decoder_imp_read_reg_1_0_8_pack_1
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000055 : X_LUT4
    generic map(
      INIT => X"C0A0"
    )
    port map (
      ADR0 => N623_0,
      ADR1 => N624,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000044_0,
      ADR3 => register_module_imp_N15,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000055_44666
    );
  register_module_imp_decoder_imp_read_reg_1_0_20 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(5),
      ADR1 => register_module_imp_N6,
      ADR2 => register_module_imp_decoder_imp_read_reg_1_0_8_18133,
      ADR3 => N917,
      O => read_reg_1_from_id(0)
    );
  register_module_imp_decoder_imp_read_reg_1_3_16 : X_LUT4
    generic map(
      INIT => X"4C4C"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(0),
      ADR1 => register_module_imp_controller_imp_reg_write_enable_cmp_eq0001_0,
      ADR2 => register_module_imp_N22_0,
      ADR3 => VCC,
      O => register_module_imp_decoder_imp_read_reg_1_3_16_pack_1
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000026_SW0 : X_LUT4
    generic map(
      INIT => X"65A5"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => N606_0,
      ADR3 => register_module_imp_N15,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_and000026_SW0_O_pack_1
    );
  register_module_imp_controller_imp_reg_write_enable10 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => register_module_imp_N23,
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => register_module_imp_controller_imp_operand1_src_cmp_eq0001,
      O => register_module_imp_controller_imp_reg_write_enable10_44570
    );
  VGA_bt_not000139 : X_LUT4
    generic map(
      INIT => X"F7F7"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(3),
      ADR2 => VGA_N105,
      ADR3 => VCC,
      O => VGA_bt_not000139_44522
    );
  register_module_imp_registers_imp_read_data1_10_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(10),
      ADR1 => register_module_imp_registers_imp_varindex0000(10),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1190_pack_1
    );
  register_module_imp_registers_imp_read_data1_10_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_10_53,
      ADR1 => register_module_imp_registers_imp_read_data1_10_17_18148,
      ADR2 => N1190,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(10)
    );
  register_module_imp_decoder_imp_read_reg_1_3_27 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => register_module_imp_decoder_imp_read_reg_1_3_5_0,
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR2 => register_module_imp_decoder_imp_read_reg_1_or0004_0,
      ADR3 => register_module_imp_decoder_imp_read_reg_1_3_16_18125,
      O => read_reg_1_from_id(3)
    );
  VGA_bt_mux0000_0_1249 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => VGA_romData_mux0000,
      ADR1 => VGA_bt_mux0000_0_1234_0,
      ADR2 => N569_0,
      ADR3 => VGA_bt_mux0000_0_1217_0,
      O => VGA_bt_mux0000_0_1249_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_1_1 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(1),
      ADR1 => read_reg_2_from_id_3_0,
      ADR2 => is_hazard_2_to_id_tmp,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_1_1_44810
    );
  register_module_imp_registers_imp_read_data1_11_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_t(11),
      ADR1 => register_module_imp_registers_imp_ih(11),
      ADR2 => read_reg_1_from_id(1),
      ADR3 => read_reg_1_from_id_0_0,
      O => register_module_imp_registers_imp_read_data1_11_9_O_pack_1
    );
  VGA_bt_mux0000_0_1294 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => VGA_bt_mux0000_0_1271_0,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => VGA_bt_mux0000_0_1262_0,
      ADR3 => VGA_bt_mux0000_0_1249_O,
      O => VGA_N115
    );
  register_module_imp_controller_imp_operand2_src_cmp_eq00021 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_11_3_17920,
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => register_module_imp_N23,
      ADR3 => VCC,
      O => register_module_imp_controller_imp_operand2_src_cmp_eq0002
    );
  VGA_bt_mux0000_0_1217 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => VGA_bt_mux0000_0_129_0,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_bt_mux0000_0_125_0,
      ADR3 => VGA_N407,
      O => VGA_bt_mux0000_0_1217_44738
    );
  register_module_imp_registers_imp_read_data1_0_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      ADR3 => register_module_imp_registers_imp_read_data1_0_4_SW0_O,
      O => register_module_imp_registers_imp_read_data1_0_1_44786
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_or00001 : X_LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      O => is_hazard_2_to_id_tmp_pack_1
    );
  VGA_bt_mux0000_0_12111 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => VGA_romData_mux0001,
      ADR1 => VGA_bt_and01431,
      ADR2 => VGA_bt_and0147,
      ADR3 => VCC,
      O => VGA_N407_pack_1
    );
  register_module_imp_registers_imp_read_data1_0_4_SW0 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(0),
      ADR1 => N612_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data1_0_4_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_11_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(11),
      ADR1 => register_module_imp_registers_imp_read_data1_11_9_O,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_11_17_44834
    );
  register_module_imp_controller_imp_operand1_src_cmp_eq000311 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_15_1_18147,
      ADR1 => IF_ID_regs_imp_instruction_out_12_1_16564,
      ADR2 => IF_ID_regs_imp_instruction_out_13_1_17792,
      ADR3 => VCC,
      O => register_module_imp_N23_pack_1
    );
  register_module_imp_registers_imp_read_data1_11_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_11_17_0,
      ADR1 => register_module_imp_registers_imp_read_data1_11_53,
      ADR2 => N1443,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(11)
    );
  register_module_imp_registers_imp_read_data1_12_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_12_17_0,
      ADR1 => register_module_imp_registers_imp_read_data1_12_53,
      ADR2 => N1445,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(12)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_DXMUX_44892,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_CEINV_44874,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_CLKINV_44875,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_FFX_RSTAND_44898,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(10)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_10_FFX_RSTAND_44898
    );
  register_module_imp_registers_imp_read_data1_12_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(12),
      ADR1 => register_module_imp_registers_imp_varindex0000(12),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1445_pack_1
    );
  register_module_imp_registers_imp_read_data1_13_59_SW1 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(13),
      ADR1 => register_module_imp_registers_imp_varindex0000(13),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1328_pack_1
    );
  register_module_imp_registers_imp_read_data1_12_9 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_t(12),
      ADR1 => register_module_imp_registers_imp_ih(12),
      ADR2 => read_reg_1_from_id(1),
      ADR3 => read_reg_1_from_id_0_0,
      O => register_module_imp_registers_imp_read_data1_12_9_O_pack_1
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_DXMUX_45033,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_CEINV_45015,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_CLKINV_45016,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_FFX_RSTAND_45039,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(13)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_13_FFX_RSTAND_45039
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_DXMUX_44994,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_CEINV_44976,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_CLKINV_44977,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_FFX_RSTAND_45000,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(12)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_12_FFX_RSTAND_45000
    );
  register_module_imp_registers_imp_read_data1_12_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(12),
      ADR1 => register_module_imp_registers_imp_read_data1_12_9_O,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_12_17_44921
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_DXMUX_44955,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_CEINV_44937,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_CLKINV_44938,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_FFX_RSTAND_44961,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(11)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_11_FFX_RSTAND_44961
    );
  register_module_imp_registers_imp_read_data1_13_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_13_17_17441,
      ADR1 => register_module_imp_registers_imp_read_data1_13_53,
      ADR2 => N1328,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(13)
    );
  register_module_imp_registers_imp_read_data1_11_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(11),
      ADR1 => register_module_imp_registers_imp_varindex0000(11),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1443_pack_1
    );
  register_module_imp_registers_imp_read_data1_14_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_14_17_17436,
      ADR1 => register_module_imp_registers_imp_read_data1_14_53,
      ADR2 => N1330,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(14)
    );
  register_module_imp_registers_imp_read_data1_15_59_SW1 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(15),
      ADR1 => register_module_imp_registers_imp_varindex0000(15),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1332_pack_1
    );
  register_module_imp_registers_imp_read_data2_12_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_12_33_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(12),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_12_41_O_pack_2
    );
  register_module_imp_registers_imp_read_data2_12_53 : X_LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => register_module_imp_registers_imp_read_data2_12_41_O,
      ADR3 => write_back_data_from_alu_tmp_12_0,
      O => register_module_imp_registers_imp_read_data2_12_53_45188
    );
  register_module_imp_registers_imp_read_data1_14_59_SW1 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(14),
      ADR1 => register_module_imp_registers_imp_varindex0000(14),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1330_pack_1
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_DXMUX_45072,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_CEINV_45054,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_CLKINV_45055,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_FFX_RSTAND_45078,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(14)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_14_FFX_RSTAND_45078
    );
  register_module_imp_registers_imp_read_data2_13_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_13_33_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(13),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_13_41_O_pack_2
    );
  register_module_imp_registers_imp_read_data2_13_53 : X_LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => register_module_imp_registers_imp_read_data2_13_41_O,
      ADR3 => write_back_data_from_alu_tmp_13_0,
      O => register_module_imp_registers_imp_read_data2_13_53_45212
    );
  ALU_imp_tmp_cmp_eq00041 : X_LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(2),
      ADR2 => ID_ALU_regs_imp_op_code_out(0),
      ADR3 => ID_ALU_regs_imp_op_code_out(1),
      O => ALU_imp_tmp_cmp_eq0004_pack_1
    );
  ALU_imp_tmp_0_49_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(0),
      ADR1 => ALU_imp_tmp_cmp_eq0006,
      ADR2 => ALU_imp_tmp_cmp_eq0004,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => N1016
    );
  register_module_imp_registers_imp_read_data1_15_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_15_17_17431,
      ADR1 => register_module_imp_registers_imp_read_data1_15_53,
      ADR2 => N1332,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(15)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_DXMUX_45135,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_CEINV_45117,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_CLKINV_45118,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_FFX_RSTAND_45141,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(15)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_15_FFX_RSTAND_45141
    );
  register_module_imp_registers_imp_read_data2_11_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_11_33_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(11),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_11_41_O_pack_2
    );
  register_module_imp_registers_imp_read_data2_11_53 : X_LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => register_module_imp_registers_imp_read_data2_11_41_O,
      ADR3 => write_back_data_from_alu_tmp_11_0,
      O => register_module_imp_registers_imp_read_data2_11_53_45164
    );
  RAW_hazard_detector_and_forward_unit_imp_forward_data_2_0_11 : X_LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      O => RAW_hazard_detector_and_forward_unit_imp_N01_pack_1
    );
  register_module_imp_registers_imp_read_data2_0_411 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_0_33_O,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(0),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_0_41_45308
    );
  register_module_imp_registers_imp_read_data1_5_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(5),
      ADR1 => register_module_imp_registers_imp_read_data1_5_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_5_17_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_10_1 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_5_53,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data1_5_17_18166,
      ADR3 => N1180,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(10)
    );
  register_module_imp_registers_imp_read_data2_14_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_14_33_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(14),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_14_41_O_pack_2
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_11_1 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_4_53,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data1_4_17_18170,
      ADR3 => N1178,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(11)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_4_DXMUX_45374,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_4_CLKINV_45358,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_4_FFX_RSTAND_45379,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(4)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_4_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_4_FFX_RSTAND_45379
    );
  register_module_imp_registers_imp_read_data1_4_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(4),
      ADR1 => register_module_imp_registers_imp_read_data1_4_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_4_17_pack_1
    );
  register_module_imp_registers_imp_read_data2_0_231 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => read_reg_2_from_id(0),
      ADR1 => read_reg_2_from_id(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_N47
    );
  register_module_imp_decoder_imp_read_reg_2_0_1 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand2_src_cmp_eq0002_0,
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => IF_ID_regs_imp_instruction_out(5),
      ADR3 => read_reg_2_from_id_3_0,
      O => read_reg_2_from_id_0_pack_1
    );
  register_module_imp_registers_imp_read_data2_14_53 : X_LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => register_module_imp_registers_imp_read_data2_14_41_O,
      ADR3 => write_back_data_from_alu_tmp_14_0,
      O => register_module_imp_registers_imp_read_data2_14_53_45236
    );
  register_module_imp_registers_imp_read_data2_0_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_0_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_0_33_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_15_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_15_33_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(15),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_15_41_45260
    );
  VGA_romAddr_mux0054_5_411 : X_LUT4
    generic map(
      INIT => X"1010"
    )
    port map (
      ADR0 => VGA_bt_and0003,
      ADR1 => VGA_bt_and0148_16012,
      ADR2 => VGA_N272,
      ADR3 => VCC,
      O => VGA_N412
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_5_DXMUX_45339,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_5_CLKINV_45323,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_5_FFX_RSTAND_45344,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(5)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_5_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_5_FFX_RSTAND_45344
    );
  register_module_imp_registers_imp_read_data2_10_60_SW0 : X_LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => N766_0,
      ADR3 => register_module_imp_registers_imp_read_data2_10_17_17918,
      O => N951
    );
  register_module_imp_registers_imp_read_data1_15_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(15),
      ADR1 => register_module_imp_registers_imp_N40,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data1_15_1_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_11_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(11),
      ADR1 => register_module_imp_registers_imp_t(11),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_11_9_pack_1
    );
  register_module_imp_registers_imp_read_data1_15_59_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"0013"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_varindex0000(15),
      ADR1 => register_module_imp_registers_imp_read_data1_15_53,
      ADR2 => register_module_imp_registers_imp_N46_0,
      ADR3 => register_module_imp_registers_imp_read_data1_15_1_O,
      O => N1322
    );
  register_module_imp_registers_imp_read_data2_10_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(10),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_10_9_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_10_17_pack_1
    );
  register_module_imp_registers_imp_read_data2_10_53_SW0 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_10_26_17396,
      ADR1 => N819_0,
      ADR2 => N818_0,
      ADR3 => register_module_imp_registers_imp_read_data2_10_41_O,
      O => N766
    );
  register_module_imp_registers_imp_read_data1_1_59_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      ADR3 => register_module_imp_registers_imp_read_data1_0_4_SW2_O,
      O => N824
    );
  register_module_imp_registers_imp_read_data1_3_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(3),
      ADR1 => register_module_imp_registers_imp_read_data1_3_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_3_17_pack_1
    );
  ALU_imp_tmp_13_62_SW0 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(13),
      ADR1 => ALU_imp_tmp_cmp_eq0006,
      ADR2 => ALU_imp_tmp_cmp_eq0004,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => N1360
    );
  register_module_imp_registers_imp_read_data2_15_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(15),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_15_9_17927,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_15_17_pack_1
    );
  register_module_imp_registers_imp_read_data2_11_17_SW0 : X_LUT4
    generic map(
      INIT => X"337F"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(11),
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => register_module_imp_registers_imp_N42_0,
      ADR3 => register_module_imp_registers_imp_read_data2_11_9_17928,
      O => N1262
    );
  register_module_imp_registers_imp_read_data2_11_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(11),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_11_9_17928,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_11_17_pack_1
    );
  register_module_imp_registers_imp_read_data1_0_4_SW2 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(1),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR2 => N612_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data1_0_4_SW2_O_pack_1
    );
  register_module_imp_decoder_imp_immediate_or000231 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_14_1_17922,
      ADR1 => IF_ID_regs_imp_instruction_out_12_1_16564,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_decoder_imp_immediate_or000231_O_pack_1
    );
  register_module_imp_controller_imp_reg_write_enable_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_15_2_17789,
      ADR1 => IF_ID_regs_imp_instruction_out_11_3_17920,
      ADR2 => IF_ID_regs_imp_instruction_out_13_2_17797,
      ADR3 => register_module_imp_decoder_imp_immediate_or000231_O,
      O => register_module_imp_controller_imp_reg_write_enable_cmp_eq0001
    );
  register_module_imp_registers_imp_read_data2_10_41 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data2_10_33_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => MEM_WB_regs_imp_write_back_data_out(10),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_N01,
      O => register_module_imp_registers_imp_read_data2_10_41_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_0_SW3_SW0 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_registers_imp_read_data2_15_53_0,
      ADR2 => register_module_imp_registers_imp_read_data2_15_17_17428,
      ADR3 => VCC,
      O => N1349
    );
  ALU_imp_tmp_15_8 : X_LUT4
    generic map(
      INIT => X"3230"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(15),
      ADR1 => ID_ALU_regs_imp_operand1_out(15),
      ADR2 => ALU_imp_tmp_cmp_eq0006,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_15_8_O_pack_2
    );
  VGA_romAddr_mux0054_6_1802_SW0 : X_LUT4
    generic map(
      INIT => X"AAB8"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_6_1702_0,
      ADR1 => N1167,
      ADR2 => N1223,
      ADR3 => N600,
      O => N643
    );
  register_module_imp_registers_imp_read_data2_12_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(12),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_12_9_17941,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_12_17_pack_1
    );
  VGA_bt_and014111 : X_LUT4
    generic map(
      INIT => X"1F1E"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(3),
      ADR3 => VGA_x(0),
      O => VGA_N12_pack_1
    );
  register_module_imp_registers_imp_read_data2_12_17_SW0 : X_LUT4
    generic map(
      INIT => X"337F"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(12),
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => register_module_imp_registers_imp_N42_0,
      ADR3 => register_module_imp_registers_imp_read_data2_12_9_17941,
      O => N1260
    );
  register_module_imp_registers_imp_read_data2_12_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(12),
      ADR1 => register_module_imp_registers_imp_t(12),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_12_9_pack_1
    );
  VGA_bt_and01511_SW0 : X_LUT4
    generic map(
      INIT => X"007F"
    )
    port map (
      ADR0 => VGA_x_0_1_16789,
      ADR1 => VGA_x_1_1_16790,
      ADR2 => VGA_x_2_1_16791,
      ADR3 => VGA_x_3_2_16792,
      O => N1167_pack_1
    );
  VGA_bt_mux0000_0_125 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => VGA_N12,
      ADR1 => VGA_x(4),
      ADR2 => VGA_N4311,
      ADR3 => VGA_bt_and0151_0,
      O => VGA_bt_mux0000_0_125_42328
    );
  VGA_romAddr_mux0054_6_1357_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"009A"
    )
    port map (
      ADR0 => address_in_to_if_tmp(11),
      ADR1 => VGA_romAddr_cmp_le0038_0,
      ADR2 => VGA_N72_0,
      ADR3 => VGA_bt_and0149_0,
      O => VGA_romAddr_mux0054_6_1357_SW0_SW1_O_pack_1
    );
  ALU_imp_tmp_0_143_SW0 : X_LUT4
    generic map(
      INIT => X"0415"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(0),
      ADR2 => ALU_imp_tmp_0_143_SW0_SW1_O,
      ADR3 => N1421_0,
      O => N736
    );
  register_module_imp_registers_imp_read_data2_12_60_SW2 : X_LUT4
    generic map(
      INIT => X"F3D1"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp_10_0,
      ADR3 => register_module_imp_registers_imp_read_data2_12_17_17443,
      O => N847
    );
  VGA_romAddr_mux0054_6_1357_SW0 : X_LUT4
    generic map(
      INIT => X"FDF8"
    )
    port map (
      ADR0 => VGA_bt_and0150,
      ADR1 => VGA_romAddr_mux0054_6_1357_SW0_SW1_O,
      ADR2 => VGA_romAddr_mux0054_6_1223_0,
      ADR3 => N1130_0,
      O => N708
    );
  ALU_imp_tmp_0_143_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"3F5F"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(9),
      ADR1 => ID_ALU_regs_imp_operand1_out(11),
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ID_ALU_regs_imp_operand2_out(1),
      O => ALU_imp_tmp_0_143_SW0_SW1_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_11_60_SW2 : X_LUT4
    generic map(
      INIT => X"F3D1"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp_10_0,
      ADR3 => register_module_imp_registers_imp_read_data2_11_17_17448,
      O => N853
    );
  ALU_imp_tmp_15_27_SW0 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(15),
      ADR1 => ALU_imp_tmp_cmp_eq0004,
      ADR2 => ALU_imp_tmp_15_8_O,
      ADR3 => VCC,
      O => N786
    );
  VGA_bt_mux0000_1_120 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => VGA_bt_mux0000_1_86_0,
      ADR1 => VGA_bt_mux0000_1_106_0,
      ADR2 => VGA_bt_mux0000_1_92_0,
      ADR3 => VGA_bt_mux0000_1_76_O,
      O => VGA_bt_mux0000_1_120_42352
    );
  VGA_bt_mux0000_0_1101 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => VGA_bt_and0149_0,
      ADR1 => VGA_bt_and0150,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_mux0000_0_1101_O_pack_1
    );
  VGA_bt_mux0000_1_186 : X_LUT4
    generic map(
      INIT => X"5755"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0147,
      ADR2 => VGA_bt_and0148_16012,
      ADR3 => VGA_bt_mux0000_0_1101_O,
      O => VGA_bt_mux0000_1_186_42400
    );
  VGA_bt_mux0000_1_145 : X_LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => VGA_N115_0,
      ADR3 => VGA_bt_mux0000_1_120_0,
      O => VGA_bt_mux0000_1_145_O_pack_1
    );
  VGA_bt_mux0000_1_297 : X_LUT4
    generic map(
      INIT => X"AAAC"
    )
    port map (
      ADR0 => N1141_0,
      ADR1 => N1140,
      ADR2 => VGA_bt_mux0000_1_225_0,
      ADR3 => VGA_bt_mux0000_1_145_O,
      O => VGA_bt_mux0000(1)
    );
  VGA_bt_mux0000_1_76 : X_LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => VGA_N276,
      ADR3 => N1677_0,
      O => VGA_bt_mux0000_1_76_O_pack_1
    );
  VGA_romAddr_mux0054_7_1016_SW1 : X_LUT4
    generic map(
      INIT => X"2733"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_904,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW0_SW1_O,
      ADR2 => N1213_0,
      ADR3 => N909_0,
      O => N705
    );
  VGA_romAddr_mux0054_7_1016_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"7377"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VGA_bt_and0147,
      ADR3 => VGA_bt_and0148_16012,
      O => VGA_romAddr_mux0054_7_1016_SW0_SW1_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_13_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(13),
      ADR1 => register_module_imp_registers_imp_t(13),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_13_9_pack_1
    );
  VGA_bt_mux0000_1_225 : X_LUT4
    generic map(
      INIT => X"C4C0"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_bt_mux0000_1_173_0,
      ADR2 => VGA_bt_mux0000_1_202_O,
      ADR3 => VGA_N115_0,
      O => VGA_bt_mux0000_1_225_42376
    );
  register_module_imp_registers_imp_read_data2_13_17_SW0 : X_LUT4
    generic map(
      INIT => X"337F"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(13),
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => register_module_imp_registers_imp_N42_0,
      ADR3 => register_module_imp_registers_imp_read_data2_13_9_17965,
      O => N1258
    );
  ALU_imp_tmp_0_183_SW0 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => ALU_imp_tmp_0_157_SW0_O,
      ADR1 => ALU_imp_tmp_0_91_0,
      ADR2 => N736_0,
      ADR3 => N748_0,
      O => N1086
    );
  VGA_bt_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_bt_0_DXMUX_42457,
      CE => VGA_bt_0_CEINV_42440,
      CLK => VGA_bt_0_CLKINV_42441,
      SET => GND,
      RST => VGA_bt_0_FFX_RSTAND_42463,
      O => VGA_bt(0)
    );
  VGA_bt_0_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_bt_0_FFX_RSTAND_42463
    );
  ALU_imp_tmp_0_157_SW0 : X_LUT4
    generic map(
      INIT => X"FEDC"
    )
    port map (
      ADR0 => ALU_imp_Sh12,
      ADR1 => ALU_imp_tmp_0_132_0,
      ADR2 => N968_0,
      ADR3 => N969_0,
      O => ALU_imp_tmp_0_157_SW0_O_pack_1
    );
  VGA_bt_mux0000_1_202 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_romData_mux0002,
      ADR1 => VGA_bt_and0142_0,
      ADR2 => VGA_N317_0,
      ADR3 => VGA_bt_mux0000_1_186_0,
      O => VGA_bt_mux0000_1_202_O_pack_2
    );
  VGA_romAddr_mux0054_6_1768_SW0 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => VGA_x(9),
      ADR1 => VGA_bt_and01511_SW3_O,
      ADR2 => N1167,
      ADR3 => N600,
      O => N653
    );
  VGA_romAddr_mux0054_3_727_SW0 : X_LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_reg_write_enable_out_15702,
      ADR1 => VGA_N15_0,
      ADR2 => VGA_N126,
      ADR3 => VGA_romAddr_mux0054_3_727_SW0_SW0_O,
      O => N486
    );
  register_module_imp_registers_imp_read_data2_14_60_SW2 : X_LUT4
    generic map(
      INIT => X"F3D1"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp_10_0,
      ADR3 => register_module_imp_registers_imp_read_data2_14_17_17433,
      O => N835
    );
  VGA_romAddr_mux0054_3_727_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"BFBF"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_x(5),
      ADR2 => VGA_x(6),
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_3_727_SW0_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_13_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(13),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_13_9_17965,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_13_17_pack_1
    );
  VGA_SF281211 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => VGA_N276,
      ADR3 => VCC,
      O => VGA_bt_and0005
    );
  register_module_imp_decoder_imp_read_reg_2_or00001 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => register_module_imp_controller_imp_mem_write_cmp_eq0000,
      ADR2 => register_module_imp_controller_imp_mem_write_cmp_eq0001_0,
      ADR3 => register_module_imp_controller_imp_operand2_src_cmp_eq0003,
      O => read_reg_2_from_id(3)
    );
  register_module_imp_registers_imp_read_data2_0_31 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => N1208_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem,
      O => register_module_imp_registers_imp_N35_pack_1
    );
  VGA_bt_and01511_SW3 : X_LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(5),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(6),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(7),
      ADR3 => VGA_x(8),
      O => VGA_bt_and01511_SW3_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_13_60_SW2 : X_LUT4
    generic map(
      INIT => X"F3D1"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => register_module_imp_operand2_src_tmp_1_0,
      ADR2 => immediate_from_id_tmp_10_0,
      ADR3 => register_module_imp_registers_imp_read_data2_13_17_17438,
      O => N841
    );
  register_module_imp_controller_imp_operand2_src_cmp_eq00031 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_11_3_17920,
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => register_module_imp_N23,
      ADR3 => VCC,
      O => register_module_imp_controller_imp_operand2_src_cmp_eq0003_pack_2
    );
  register_module_imp_registers_imp_read_data2_14_17_SW0 : X_LUT4
    generic map(
      INIT => X"337F"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(14),
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => register_module_imp_registers_imp_N42_0,
      ADR3 => register_module_imp_registers_imp_read_data2_14_9_17976,
      O => N1256
    );
  register_module_imp_registers_imp_read_data2_14_60_SW0 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_10_0,
      ADR2 => register_module_imp_registers_imp_N35,
      ADR3 => N1256_0,
      O => N832
    );
  register_module_imp_registers_imp_read_data2_14_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(14),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_14_9_17976,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_14_17_pack_1
    );
  VGA_romAddr_and00001121 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => VGA_y(3),
      ADR1 => VGA_y_6_1_16188,
      ADR2 => VGA_y_7_2_16853,
      ADR3 => VGA_y(8),
      O => VGA_N276_pack_1
    );
  register_module_imp_registers_imp_read_data2_14_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(14),
      ADR1 => register_module_imp_registers_imp_t(14),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_14_9_pack_1
    );
  VGA_romAddr_mux0054_7_240 : X_LUT4
    generic map(
      INIT => X"ACA0"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0002_0,
      ADR1 => VGA_N336_0,
      ADR2 => VGA_bt_and0142_0,
      ADR3 => VGA_bt_and0143_15783,
      O => VGA_romAddr_mux0054_7_240_pack_1
    );
  VGA_bt_not00012411 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_x_7_2_16846,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N311_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_12_1 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_3_53,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data1_3_17_18174,
      ADR3 => N1176,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(12)
    );
  VGA_romAddr_mux0054_7_425_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"FBF3"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0018_0,
      ADR1 => VGA_bt_and0002_0,
      ADR2 => VGA_romAddr_mux0054_7_240_17987,
      ADR3 => VGA_N274,
      O => N1387
    );
  register_module_imp_controller_imp_operand2_src_0_102 : X_LUT4
    generic map(
      INIT => X"FFBE"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand2_src_0_76_0,
      ADR1 => IF_ID_regs_imp_instruction_out(12),
      ADR2 => N1731_0,
      ADR3 => register_module_imp_controller_imp_operand2_src_0_24_0,
      O => register_module_imp_operand2_src_tmp_0_pack_1
    );
  register_module_imp_controller_imp_is_jump_cmp_eq00002 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => register_module_imp_N26,
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => IF_ID_regs_imp_instruction_out(12),
      ADR3 => IF_ID_regs_imp_instruction_out(13),
      O => register_module_imp_controller_imp_is_jump_cmp_eq0000_pack_1
    );
  VGA_romAddr_mux0054_3_837_SW0 : X_LUT4
    generic map(
      INIT => X"AAEF"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_bt_and0143_15783,
      ADR2 => VGA_romAddr_mux0054_3_593_0,
      ADR3 => VGA_romAddr_mux0054_3_499_17297,
      O => N1243
    );
  VGA_SF691128 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_y(7),
      ADR2 => N1795_0,
      ADR3 => VGA_SF691116_SW0_O,
      O => VGA_SF691128_42846
    );
  VGA_bt_cmp_le0020211 : X_LUT4
    generic map(
      INIT => X"FF45"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_N298,
      ADR2 => VGA_N267,
      ADR3 => VGA_N311,
      O => VGA_N30
    );
  VGA_romAddr_mux0054_6_1942 : X_LUT4
    generic map(
      INIT => X"5450"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_N413,
      ADR2 => VGA_romAddr_mux0054_6_1175_0,
      ADR3 => VGA_romAddr_mux0054_6_1905_0,
      O => VGA_romAddr_mux0054_6_1942_O_pack_1
    );
  VGA_romAddr_mux0054_6_1998_SW0 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => VGA_romAddr_mux0054_6_166_0,
      ADR2 => VGA_romAddr_mux0054_6_885_0,
      ADR3 => VGA_romAddr_mux0054_6_1942_O,
      O => N1845
    );
  register_module_imp_registers_imp_read_data2_14_60_SW3 : X_LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR2 => IF_ID_regs_imp_instruction_out(10),
      ADR3 => register_module_imp_N63,
      O => N836
    );
  register_module_imp_registers_imp_read_data2_15_17_SW0 : X_LUT4
    generic map(
      INIT => X"337F"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(15),
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => register_module_imp_registers_imp_N42_0,
      ADR3 => register_module_imp_registers_imp_read_data2_15_9_17927,
      O => N1254
    );
  VGA_romAddr_mux0054_3_499 : X_LUT4
    generic map(
      INIT => X"F010"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => N1821_0,
      ADR2 => VGA_bt_and0143_15783,
      ADR3 => N1021,
      O => VGA_romAddr_mux0054_3_499_pack_2
    );
  VGA_SF691116_SW0 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => VGA_y(3),
      ADR1 => VGA_y(8),
      ADR2 => VGA_N277,
      ADR3 => VGA_N110_0,
      O => VGA_SF691116_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_15_60_SW1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp_10_0,
      ADR3 => VCC,
      O => N827
    );
  register_module_imp_registers_imp_read_data2_15_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(15),
      ADR1 => register_module_imp_registers_imp_t(15),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_15_9_pack_1
    );
  VGA_romAddr_and0000312 : X_LUT4
    generic map(
      INIT => X"8F88"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0017_0,
      ADR1 => VGA_bt_cmp_ge0017,
      ADR2 => VGA_bt_not0001212_0,
      ADR3 => VGA_romAddr_and0000312_SW1_O,
      O => VGA_romAddr_and0000312_42990
    );
  VGA_romAddr_and0000145 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => VGA_N2391,
      ADR1 => VGA_N267,
      ADR2 => VGA_x(5),
      ADR3 => VGA_N260,
      O => VGA_romAddr_and0000145_43014
    );
  VGA_bt_cmp_ge00142 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_x(6),
      ADR2 => VGA_N219,
      ADR3 => N139_0,
      O => VGA_bt_cmp_ge0014_pack_1
    );
  VGA_SF3331 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_x(8),
      ADR2 => VGA_x(9),
      ADR3 => VGA_x(7),
      O => VGA_N2391_pack_1
    );
  VGA_romAddr_and0000201 : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => VGA_x(2),
      ADR1 => N1679,
      ADR2 => VGA_N126,
      ADR3 => VGA_romAddr_and0000201_SW1_O,
      O => VGA_bt_not000171
    );
  VGA_bt_cmp_ge00182 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_x(6),
      ADR2 => VGA_N219,
      ADR3 => N547_0,
      O => VGA_bt_cmp_ge0018_pack_2
    );
  VGA_SF2931 : X_LUT4
    generic map(
      INIT => X"DBDB"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(5),
      ADR2 => VGA_x(4),
      ADR3 => VCC,
      O => VGA_N260_pack_2
    );
  VGA_romAddr_and0000201_SW1 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(0),
      ADR2 => VGA_x(1),
      ADR3 => VGA_x(4),
      O => VGA_romAddr_and0000201_SW1_O_pack_1
    );
  VGA_romAddr_and0000118 : X_LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      ADR0 => VGA_N2391,
      ADR1 => VGA_x(5),
      ADR2 => VGA_romAddr_and000098_0,
      ADR3 => VGA_x(4),
      O => VGA_romAddr_and0000118_O_pack_2
    );
  VGA_romAddr_and0000218 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0014_0,
      ADR1 => VGA_bt_cmp_ge0014,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_not0001104
    );
  VGA_romAddr_and0000312_SW1 : X_LUT4
    generic map(
      INIT => X"FB00"
    )
    port map (
      ADR0 => VGA_N386,
      ADR1 => VGA_N156_0,
      ADR2 => VGA_N3311_0,
      ADR3 => VGA_bt_cmp_eq0010_0,
      O => VGA_romAddr_and0000312_SW1_O_pack_1
    );
  VGA_romAddr_and0000215 : X_LUT4
    generic map(
      INIT => X"F777"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0014_0,
      ADR1 => VGA_bt_cmp_ge0014,
      ADR2 => VGA_bt_cmp_eq0006_0,
      ADR3 => VGA_romAddr_and0000215_SW0_O,
      O => VGA_romAddr_and0000215_42966
    );
  VGA_romAddr_and0000226 : X_LUT4
    generic map(
      INIT => X"FDFC"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_N260,
      ADR2 => VGA_N327,
      ADR3 => VGA_N289,
      O => VGA_romAddr_and0000226_43062
    );
  VGA_romAddr_and0000121 : X_LUT4
    generic map(
      INIT => X"CDFF"
    )
    port map (
      ADR0 => VGA_N311,
      ADR1 => VGA_N219,
      ADR2 => VGA_N438_0,
      ADR3 => VGA_bt_cmp_ge0018,
      O => VGA_bt_not0001212
    );
  VGA_romAddr_and0000215_SW0 : X_LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      ADR0 => VGA_N247,
      ADR1 => VGA_y(5),
      ADR2 => N1417_0,
      ADR3 => VGA_N3311_0,
      O => VGA_romAddr_and0000215_SW0_O_pack_1
    );
  VGA_romAddr_and0000129 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(4),
      ADR2 => VGA_romAddr_and0000118_O,
      ADR3 => VGA_N202,
      O => VGA_romAddr_and0000129_43038
    );
  VGA_romAddr_and00001131 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => N1417_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N386_pack_1
    );
  VGA_SF323 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => VGA_y(8),
      ADR1 => VGA_y(3),
      ADR2 => N163_0,
      ADR3 => VGA_N2381_0,
      O => VGA_N202_pack_1
    );
  VGA_bt_cmp_ge00152 : X_LUT4
    generic map(
      INIT => X"FBF8"
    )
    port map (
      ADR0 => N274_0,
      ADR1 => VGA_N289,
      ADR2 => VGA_N219,
      ADR3 => N273_0,
      O => VGA_bt_cmp_ge0015_pack_1
    );
  VGA_romAddr_and0000172 : X_LUT4
    generic map(
      INIT => X"080A"
    )
    port map (
      ADR0 => VGA_romAddr_and0000172_SW0_O,
      ADR1 => VGA_x(5),
      ADR2 => VGA_N126,
      ADR3 => N74_0,
      O => VGA_bt_not000151
    );
  VGA_romAddr_and0000180 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => VGA_N313,
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(3),
      ADR3 => N1799_0,
      O => VGA_romAddr_and0000180_O_pack_1
    );
  VGA_romAddr_and0000172_SW0 : X_LUT4
    generic map(
      INIT => X"44C4"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_x(6),
      ADR2 => VGA_N420,
      ADR3 => VGA_x(4),
      O => VGA_romAddr_and0000172_SW0_O_pack_2
    );
  VGA_romAddr_and0000340_SW0 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => VGA_N156_0,
      ADR1 => VGA_N278,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_and0000340_SW0_O_pack_1
    );
  VGA_romAddr_and0000406 : X_LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      ADR0 => VGA_N1051,
      ADR1 => VGA_N386,
      ADR2 => VGA_N156_0,
      ADR3 => VGA_bt_and0004_0,
      O => VGA_romAddr_and0000406_43206
    );
  VGA_romAddr_and0000194 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => VGA_romAddr_and0000187_0,
      ADR1 => VGA_N307_0,
      ADR2 => VGA_romAddr_and0000180_O,
      ADR3 => VGA_N202,
      O => VGA_romAddr_and0000194_43254
    );
  VGA_romAddr_and0000243 : X_LUT4
    generic map(
      INIT => X"EEEA"
    )
    port map (
      ADR0 => VGA_romAddr_and0000226_0,
      ADR1 => VGA_bt_cmp_eq0007_0,
      ADR2 => VGA_N2381_0,
      ADR3 => VGA_romAddr_and0000231_O,
      O => VGA_romAddr_and0000243_43134
    );
  VGA_romAddr_and0000340 : X_LUT4
    generic map(
      INIT => X"CCC4"
    )
    port map (
      ADR0 => VGA_N247,
      ADR1 => VGA_bt_cmp_eq0012_0,
      ADR2 => VGA_N3311_0,
      ADR3 => VGA_romAddr_and0000340_SW0_O,
      O => VGA_romAddr_and0000340_43182
    );
  VGA_romAddr_and0000159 : X_LUT4
    generic map(
      INIT => X"3222"
    )
    port map (
      ADR0 => VGA_romAddr_and0000150_0,
      ADR1 => VGA_N267,
      ADR2 => VGA_x(3),
      ADR3 => VGA_N202,
      O => VGA_romAddr_and0000159_43230
    );
  VGA_romAddr_and0000251 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0015_0,
      ADR1 => VGA_bt_cmp_ge0015,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_not0001128
    );
  VGA_romAddr_and0000231 : X_LUT4
    generic map(
      INIT => X"70FF"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => VGA_N400,
      ADR3 => VGA_N1051,
      O => VGA_romAddr_and0000231_O_pack_1
    );
  VGA_romAddr_and0000282 : X_LUT4
    generic map(
      INIT => X"0301"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_N267,
      ADR2 => VGA_x(4),
      ADR3 => VGA_bt_and0005_0,
      O => VGA_romAddr_and0000282_O_pack_1
    );
  VGA_romAddr_and0000471 : X_LUT4
    generic map(
      INIT => X"F777"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0017_0,
      ADR1 => VGA_bt_cmp_ge0017,
      ADR2 => VGA_bt_cmp_eq0009_0,
      ADR3 => VGA_romAddr_and0000471_SW0_O,
      O => VGA_romAddr_and0000471_43350
    );
  VGA_romAddr_and0000608 : X_LUT4
    generic map(
      INIT => X"A088"
    )
    port map (
      ADR0 => VGA_romAddr_and0000129_0,
      ADR1 => N541,
      ADR2 => N542_0,
      ADR3 => VGA_romAddr_and0000542_0,
      O => VGA_romAddr_and0000608_O_pack_1
    );
  VGA_romAddr_and0000471_SW0 : X_LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      ADR0 => VGA_N156_0,
      ADR1 => VGA_y(5),
      ADR2 => N1417_0,
      ADR3 => VGA_N3311_0,
      O => VGA_romAddr_and0000471_SW0_O_pack_1
    );
  VGA_bt_cmp_ge00172 : X_LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VGA_x(6),
      ADR2 => VGA_N219,
      ADR3 => N1797_0,
      O => VGA_bt_cmp_ge0017_pack_1
    );
  VGA_romAddr_and0000424 : X_LUT4
    generic map(
      INIT => X"4555"
    )
    port map (
      ADR0 => N536,
      ADR1 => VGA_N219,
      ADR2 => VGA_N438_0,
      ADR3 => VGA_bt_cmp_ge0018,
      O => VGA_romAddr_and0000424_O_pack_1
    );
  VGA_romAddr_and0000542 : X_LUT4
    generic map(
      INIT => X"A088"
    )
    port map (
      ADR0 => VGA_romAddr_and0000215_0,
      ADR1 => N544,
      ADR2 => VGA_romAddr_and0000509_SW1_O,
      ADR3 => VGA_romAddr_and0000476_0,
      O => VGA_romAddr_and0000542_43326
    );
  VGA_romAddr_and0000382 : X_LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      ADR0 => VGA_N37_0,
      ADR1 => VGA_N306,
      ADR2 => VGA_romAddr_and0000365_0,
      ADR3 => VGA_romAddr_and0000340_0,
      O => VGA_romAddr_and0000382_O_pack_1
    );
  VGA_romAddr_and0000283 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_N126,
      ADR1 => N1395_0,
      ADR2 => VGA_romAddr_and0000258_0,
      ADR3 => VGA_romAddr_and0000282_O,
      O => VGA_romAddr_and0000283_43278
    );
  VGA_romAddr_and0000297 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => VGA_bt_cmp_le0017_0,
      ADR1 => VGA_bt_cmp_ge0017,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_bt_not0001208
    );
  VGA_romAddr_and0000509_SW1 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => VGA_romAddr_and0000243_0,
      ADR1 => VGA_bt_not0001104_0,
      ADR2 => VGA_bt_not0001128_0,
      ADR3 => VGA_romAddr_and0000283_0,
      O => VGA_romAddr_and0000509_SW1_O_pack_1
    );
  VGA_romAddr_and0000427 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => VGA_bt_cmp_eq0011_0,
      ADR1 => VGA_romAddr_and0000406_0,
      ADR2 => VGA_N148_0,
      ADR3 => VGA_romAddr_and0000424_O,
      O => VGA_romAddr_and0000427_43302
    );
  VGA_romAddr_and0000717 : X_LUT4
    generic map(
      INIT => X"A088"
    )
    port map (
      ADR0 => VGA_romAddr_and0000709_0,
      ADR1 => N538,
      ADR2 => N539_0,
      ADR3 => VGA_romAddr_and0000608_O,
      O => VGA_romAddr_and0000
    );
  VGA_romAddr_and0000476 : X_LUT4
    generic map(
      INIT => X"CC80"
    )
    port map (
      ADR0 => VGA_romAddr_and0000427_0,
      ADR1 => VGA_romAddr_and0000471_0,
      ADR2 => VGA_romAddr_and0000382_O,
      ADR3 => VGA_romAddr_and0000312_0,
      O => VGA_romAddr_and0000476_43398
    );
  VGA_bt_and015211_SW0 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => VGA_x_4_2_16842,
      ADR1 => VGA_x_7_2_16846,
      ADR2 => VGA_x_6_2_16844,
      ADR3 => VGA_x(5),
      O => N600_pack_1
    );
  register_module_imp_decoder_imp_read_reg_1_0_223_SW0_SW2 : X_LUT4
    generic map(
      INIT => X"DBDB"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_11_3_17920,
      ADR1 => IF_ID_regs_imp_instruction_out_12_3_17788,
      ADR2 => IF_ID_regs_imp_instruction_out_13_2_17797,
      ADR3 => VCC,
      O => register_module_imp_decoder_imp_read_reg_1_0_223_SW0_SW2_O_pack_1
    );
  VGA_bt_and00021 : X_LUT4
    generic map(
      INIT => X"2020"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_y(4),
      ADR2 => VGA_N400,
      ADR3 => VCC,
      O => VGA_bt_and0002
    );
  VGA_bt_and015023 : X_LUT4
    generic map(
      INIT => X"1010"
    )
    port map (
      ADR0 => VGA_x_8_2_16848,
      ADR1 => VGA_x_9_2_16850,
      ADR2 => VGA_x(7),
      ADR3 => VCC,
      O => VGA_bt_and015023_pack_1
    );
  VGA_bt_and01511 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => VGA_x(9),
      ADR2 => N1167,
      ADR3 => N600,
      O => VGA_bt_and0151
    );
  ID_ALU_regs_imp_operand2_out_mux0001_11_SW2 : X_LUT4
    generic map(
      INIT => X"5553"
    )
    port map (
      ADR0 => N1057_0,
      ADR1 => N1056,
      ADR2 => register_module_imp_registers_imp_read_data2_4_17_17617,
      ADR3 => register_module_imp_registers_imp_read_data2_4_4_17618,
      O => N531
    );
  register_module_imp_registers_imp_read_data2_5_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(5),
      ADR1 => register_module_imp_registers_imp_varindex0001_5_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_5_4_pack_1
    );
  VGA_SF29521 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => VGA_y_3_1_16871,
      ADR1 => VGA_y_7_2_16853,
      ADR2 => VGA_y_6_1_16188,
      ADR3 => VGA_y(8),
      O => VGA_N400_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_10_SW2 : X_LUT4
    generic map(
      INIT => X"5553"
    )
    port map (
      ADR0 => N1048_0,
      ADR1 => N1047,
      ADR2 => register_module_imp_registers_imp_read_data2_5_17_17613,
      ADR3 => register_module_imp_registers_imp_read_data2_5_4_17614,
      O => N498
    );
  register_module_imp_decoder_imp_read_reg_1_0_223_SW0 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => register_module_imp_decoder_imp_read_reg_1_0_223_SW0_SW2_O,
      ADR3 => VCC,
      O => N637
    );
  VGA_bt_and01412 : X_LUT4
    generic map(
      INIT => X"2020"
    )
    port map (
      ADR0 => VGA_N12,
      ADR1 => VGA_N109,
      ADR2 => VGA_N315,
      ADR3 => VCC,
      O => VGA_bt_and0141
    );
  ID_ALU_regs_imp_immediate_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_mem_write_out_DYMUX_54377,
      CE => VCC,
      CLK => ID_ALU_regs_imp_mem_write_out_CLKINV_54368,
      SET => GND,
      RST => ID_ALU_regs_imp_mem_write_out_SRINVNOT,
      O => ID_ALU_regs_imp_immediate_out_15_Q
    );
  VGA_bt_and014711 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => VGA_x_8_2_16848,
      ADR1 => VGA_x_9_2_16850,
      ADR2 => VGA_x_6_2_16844,
      ADR3 => VCC,
      O => VGA_N273_pack_1
    );
  VGA_bt_and015026_SW2 : X_LUT4
    generic map(
      INIT => X"D200"
    )
    port map (
      ADR0 => VGA_N70_0,
      ADR1 => VGA_romAddr_cmp_le0037,
      ADR2 => pc_from_if_tmp_11_0,
      ADR3 => VGA_bt_and015023_15981,
      O => N1217
    );
  VGA_bt_not0001113_SW0 : X_LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => N598,
      ADR2 => VGA_N298,
      ADR3 => VGA_N273,
      O => N1301
    );
  register_module_imp_registers_imp_read_data2_4_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(4),
      ADR1 => register_module_imp_registers_imp_varindex0001_4_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_4_4_pack_1
    );
  VGA_SF3621 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VGA_x(8),
      ADR2 => VGA_x(9),
      ADR3 => VGA_x(7),
      O => VGA_N315_pack_1
    );
  VGA_bt_not0001308_SW0 : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => N536,
      ADR1 => VGA_N29_0,
      ADR2 => VGA_bt_cmp_eq0012_0,
      ADR3 => VGA_N30_0,
      O => N1172
    );
  VGA_bt_and01491 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => VGA_x(9),
      ADR2 => VGA_N15_0,
      ADR3 => N1165,
      O => VGA_bt_and0149
    );
  register_module_imp_decoder_imp_immediate_8_21 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(7),
      ADR1 => register_module_imp_decoder_imp_immediate_or0000_0,
      ADR2 => register_module_imp_N12_0,
      ADR3 => VCC,
      O => register_module_imp_N63_pack_1
    );
  register_module_imp_registers_imp_read_data1_1_59_SW3_SW0 : X_LUT4
    generic map(
      INIT => X"0013"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_varindex0000(1),
      ADR1 => N824_0,
      ADR2 => register_module_imp_registers_imp_N46_0,
      ADR3 => register_module_imp_registers_imp_read_data1_1_53,
      O => register_module_imp_registers_imp_read_data1_1_59_SW3_SW0_O_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_15_SW0 : X_LUT4
    generic map(
      INIT => X"5547"
    )
    port map (
      ADR0 => N430,
      ADR1 => register_module_imp_registers_imp_read_data1_0_17_18522,
      ADR2 => N1293,
      ADR3 => register_module_imp_registers_imp_read_data1_0_53,
      O => N290
    );
  register_module_imp_registers_imp_read_data1_0_59_SW2_SW2 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR1 => register_module_imp_controller_imp_operand2_src_cmp_eq0001,
      ADR2 => register_module_imp_controller_imp_operand2_src_or000014_16210,
      ADR3 => immediate_from_id_tmp_0_0,
      O => register_module_imp_registers_imp_read_data1_0_59_SW2_SW2_O_pack_1
    );
  register_module_imp_registers_imp_read_data2_3_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(3),
      ADR1 => register_module_imp_registers_imp_varindex0001_3_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_3_4_pack_1
    );
  ID_ALU_regs_imp_operand2_out_mux0001_14_SW1 : X_LUT4
    generic map(
      INIT => X"2722"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_1_0,
      ADR2 => register_module_imp_registers_imp_read_data1_1_17_0,
      ADR3 => register_module_imp_registers_imp_read_data1_1_59_SW3_SW0_O,
      O => N144
    );
  ID_ALU_regs_imp_operand2_out_mux0001_15_SW1 : X_LUT4
    generic map(
      INIT => X"5547"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_0_59_SW2_SW2_O,
      ADR1 => register_module_imp_registers_imp_read_data1_0_17_18522,
      ADR2 => N1290,
      ADR3 => register_module_imp_registers_imp_read_data1_0_53,
      O => N291
    );
  VGA_romAddr_and0000424_SW0 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => VGA_x(7),
      ADR2 => VGA_x(9),
      ADR3 => VGA_x(6),
      O => N536_pack_1
    );
  register_module_imp_registers_imp_read_data1_0_59_SW1 : X_LUT4
    generic map(
      INIT => X"B1B1"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => register_module_imp_operand2_src_tmp(0),
      ADR2 => immediate_from_id_tmp_0_0,
      ADR3 => VCC,
      O => N430_pack_1
    );
  register_module_imp_immediate_tmp_10_1 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => register_module_imp_N63,
      ADR3 => VCC,
      O => immediate_from_id_tmp(10)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_13_SW2 : X_LUT4
    generic map(
      INIT => X"5553"
    )
    port map (
      ADR0 => N1042_0,
      ADR1 => N1041,
      ADR2 => register_module_imp_registers_imp_read_data2_2_17_0,
      ADR3 => register_module_imp_registers_imp_read_data2_2_4_17625,
      O => N492
    );
  ID_ALU_regs_imp_operand2_out_mux0001_12_SW2 : X_LUT4
    generic map(
      INIT => X"5457"
    )
    port map (
      ADR0 => N1045_0,
      ADR1 => register_module_imp_registers_imp_read_data2_3_17_17621,
      ADR2 => register_module_imp_registers_imp_read_data2_3_4_17622,
      ADR3 => N1044,
      O => N495
    );
  register_module_imp_registers_imp_read_data2_2_4 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(2),
      ADR1 => register_module_imp_registers_imp_varindex0001_2_Q,
      ADR2 => register_module_imp_registers_imp_N43_0,
      ADR3 => register_module_imp_registers_imp_N39,
      O => register_module_imp_registers_imp_read_data2_2_4_pack_1
    );
  VGA_bt_and01491_SW0 : X_LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      ADR0 => VGA_x_4_2_16842,
      ADR1 => VGA_x_7_2_16846,
      ADR2 => VGA_x_6_2_16844,
      ADR3 => VGA_x(5),
      O => N1165_pack_1
    );
  ALU_imp_Sh16160_SW1 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_Sh16128_17651,
      ADR3 => ALU_imp_Sh16113_17650,
      O => N969
    );
  VGA_bt_not000123211 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => VGA_N110_0,
      ADR1 => VGA_N156_0,
      ADR2 => VGA_N247,
      ADR3 => VGA_N1051,
      O => VGA_N416
    );
  register_module_imp_registers_imp_read_data1_0_59_SW2_SW0 : X_LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp(0),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_alu,
      ADR3 => register_module_imp_registers_imp_read_data1_0_4_SW1_O,
      O => N723
    );
  VGA_bt_and014211 : X_LUT4
    generic map(
      INIT => X"7C78"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(3),
      ADR3 => VGA_x(0),
      O => VGA_N13_pack_1
    );
  register_module_imp_registers_imp_read_data1_14_59_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"0013"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_varindex0000(14),
      ADR1 => register_module_imp_registers_imp_read_data1_14_53,
      ADR2 => register_module_imp_registers_imp_N46_0,
      ADR3 => register_module_imp_registers_imp_read_data1_14_1_O,
      O => N1324
    );
  VGA_bt_not00012311 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_y(7),
      ADR1 => VGA_y(8),
      ADR2 => VGA_y(5),
      ADR3 => N1264_0,
      O => VGA_N247_pack_1
    );
  VGA_bt_not0001416_SW1 : X_LUT4
    generic map(
      INIT => X"FECC"
    )
    port map (
      ADR0 => VGA_bt_not0001175_0,
      ADR1 => VGA_bt_not0001104_0,
      ADR2 => VGA_bt_not0001128_0,
      ADR3 => VGA_bt_not0001123_16830,
      O => N427
    );
  ALU_imp_Sh16128 : X_LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(6),
      ADR1 => ID_ALU_regs_imp_operand1_out(4),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => ID_ALU_regs_imp_operand2_out(0),
      O => ALU_imp_Sh16128_pack_1
    );
  VGA_bt_and0142 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => VGA_x(9),
      ADR2 => N584_0,
      ADR3 => VGA_N13,
      O => VGA_bt_and0142_52585
    );
  register_module_imp_registers_imp_read_data1_0_4_SW1 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(0),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_from_mem_0,
      ADR2 => N612_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data1_0_4_SW1_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_14_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(14),
      ADR1 => register_module_imp_registers_imp_N40,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data1_14_1_O_pack_1
    );
  ALU_imp_Sh16160_SW0 : X_LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_Sh16128_17651,
      ADR3 => ALU_imp_Sh16113_17650,
      O => N968
    );
  ALU_imp_Sh16113 : X_LUT4
    generic map(
      INIT => X"CA00"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(5),
      ADR1 => ID_ALU_regs_imp_operand1_out(7),
      ADR2 => ID_ALU_regs_imp_operand2_out(1),
      ADR3 => ID_ALU_regs_imp_operand2_out(0),
      O => ALU_imp_Sh16113_pack_1
    );
  VGA_bt_not0001553_SW1 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_bt_not000114_0,
      ADR1 => VGA_N339_0,
      ADR2 => VGA_bt_not000125_0,
      ADR3 => VGA_bt_not0001553_SW1_SW0_O,
      O => N418
    );
  VGA_bt_not0001123 : X_LUT4
    generic map(
      INIT => X"EFCF"
    )
    port map (
      ADR0 => VGA_N278,
      ADR1 => N1301_0,
      ADR2 => VGA_bt_cmp_ge0015,
      ADR3 => VGA_N416_0,
      O => VGA_bt_not0001123_pack_1
    );
  VGA_bt_not0001553_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(3),
      ADR2 => VGA_bt_not000128_0,
      ADR3 => VGA_N105,
      O => VGA_bt_not0001553_SW1_SW0_O_pack_1
    );
  register_module_imp_jump_target_out_0_1 : X_LUT4
    generic map(
      INIT => X"DDD8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(0),
      ADR2 => register_module_imp_registers_imp_read_data1_0_53,
      ADR3 => register_module_imp_registers_imp_read_data1_0_24_0,
      O => jump_target_from_id_tmp(0)
    );
  ID_forward_IF_regs_imp_jump_target_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_0_DYMUX_52731,
      CE => ID_forward_IF_regs_imp_jump_target_out_0_CEINV_52720,
      CLK => ID_forward_IF_regs_imp_jump_target_out_0_CLKINV_52721,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_0_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(10)
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_1_Q : X_LUT4
    generic map(
      INIT => X"00F8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(10),
      ADR1 => register_module_imp_N2,
      ADR2 => N58_0,
      ADR3 => bubble_to_id_alu_tmp,
      O => ID_ALU_regs_imp_write_back_reg_out_mux0001(1)
    );
  ID_ALU_regs_imp_write_back_reg_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out_3_DXMUX_52831,
      CE => VCC,
      CLK => ID_ALU_regs_imp_write_back_reg_out_3_CLKINV_52808,
      SET => GND,
      RST => ID_ALU_regs_imp_write_back_reg_out_3_SRINVNOT,
      O => ID_ALU_regs_imp_write_back_reg_out(3)
    );
  write_back_data_from_alu_tmp_0_217 : X_LUT4
    generic map(
      INIT => X"EFEA"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_0_5_0,
      ADR1 => N421_0,
      ADR2 => write_back_data_from_alu_tmp_0_47_0,
      ADR3 => N689,
      O => write_back_data_from_alu_tmp(0)
    );
  ID_forward_IF_regs_imp_jump_target_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_0_DXMUX_52746,
      CE => ID_forward_IF_regs_imp_jump_target_out_0_CEINV_52720,
      CLK => ID_forward_IF_regs_imp_jump_target_out_0_CLKINV_52721,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_0_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(0)
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_0_Q : X_LUT4
    generic map(
      INIT => X"00F8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(0),
      ADR1 => register_module_imp_controller_imp_reg_write_enable_cmp_eq0001_0,
      ADR2 => N60_0,
      ADR3 => bubble_to_id_alu_tmp,
      O => ID_ALU_regs_imp_write_back_reg_out_mux0001(0)
    );
  register_module_imp_jump_target_out_10_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(10),
      ADR2 => branch_relative_reg_data_from_id_tmp_10_0,
      ADR3 => VCC,
      O => jump_target_from_id_tmp(10)
    );
  ID_ALU_regs_imp_write_back_reg_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out_1_DXMUX_52789,
      CE => VCC,
      CLK => ID_ALU_regs_imp_write_back_reg_out_1_CLKINV_52766,
      SET => GND,
      RST => ID_ALU_regs_imp_write_back_reg_out_1_SRINVNOT,
      O => ID_ALU_regs_imp_write_back_reg_out(1)
    );
  ID_ALU_regs_imp_write_back_reg_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out_1_DYMUX_52775,
      CE => VCC,
      CLK => ID_ALU_regs_imp_write_back_reg_out_1_CLKINV_52766,
      SET => GND,
      RST => ID_ALU_regs_imp_write_back_reg_out_1_SRINVNOT,
      O => ID_ALU_regs_imp_write_back_reg_out(0)
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_2_42 : X_LUT4
    generic map(
      INIT => X"0054"
    )
    port map (
      ADR0 => is_structural_hazard_to_if_tmp_0,
      ADR1 => ID_ALU_regs_imp_write_back_reg_out_mux0001_2_14_0,
      ADR2 => N1783_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_write_back_reg_out_mux0001(2)
    );
  ID_ALU_regs_imp_write_back_reg_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_write_back_reg_out_3_DYMUX_52817,
      CE => VCC,
      CLK => ID_ALU_regs_imp_write_back_reg_out_3_CLKINV_52808,
      SET => GND,
      RST => ID_ALU_regs_imp_write_back_reg_out_3_SRINVNOT,
      O => ID_ALU_regs_imp_write_back_reg_out(2)
    );
  ID_ALU_regs_imp_write_back_reg_out_mux0001_3_19 : X_LUT4
    generic map(
      INIT => X"000B"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => N1929_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_write_back_reg_out_mux0001(3)
    );
  IF_ID_regs_imp_instruction_out_13_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_13_1_DXMUX_52990,
      CE => IF_ID_regs_imp_instruction_out_13_1_CEINV_52978,
      CLK => IF_ID_regs_imp_instruction_out_13_1_CLKINV_52979,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_13_1_FFX_RSTAND_52996,
      O => IF_ID_regs_imp_instruction_out_13_1_17792
    );
  IF_ID_regs_imp_instruction_out_13_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_13_1_FFX_RSTAND_52996
    );
  IF_ID_regs_imp_instruction_out_11_1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_11_1_DYMUX_52957,
      CE => IF_ID_regs_imp_instruction_out_11_1_CEINV_52945,
      CLK => IF_ID_regs_imp_instruction_out_11_1_CLKINV_52946,
      SET => IF_ID_regs_imp_instruction_out_11_1_FFY_SET,
      RST => GND,
      O => IF_ID_regs_imp_instruction_out_11_1_17791
    );
  IF_ID_regs_imp_instruction_out_11_1_FFY_SETOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_11_1_FFY_SET
    );
  ID_ALU_regs_imp_mem_write_out_mux00011 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => mem_write_from_id_tmp_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_mem_write_out_mux0001
    );
  ALU_MEM_regs_imp_write_back_data_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_0_DXMUX_52855,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_0_CLKINV_52846,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_0_FFX_RSTAND_52860,
      O => ALU_MEM_regs_imp_write_back_data_out(0)
    );
  ALU_MEM_regs_imp_write_back_data_out_0_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_0_FFX_RSTAND_52860
    );
  instruction_fetch_module_imp_u_InstOut_13_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N334,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp(13)
    );
  write_back_data_from_alu_tmp_6_53 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_6_26_0,
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_6_111_0,
      ADR3 => write_back_data_from_alu_tmp_6_5_17587,
      O => write_back_data_from_alu_tmp(6)
    );
  register_module_imp_registers_imp_read_data2_1_53 : X_LUT4
    generic map(
      INIT => X"C8C0"
    )
    port map (
      ADR0 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR1 => is_hazard_2_to_id_tmp,
      ADR2 => register_module_imp_registers_imp_read_data2_1_41_0,
      ADR3 => write_back_data_from_alu_tmp(1),
      O => register_module_imp_registers_imp_read_data2_1_53_52895
    );
  write_back_data_from_alu_tmp_11_5 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(11),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_11_5_52930
    );
  ALU_MEM_regs_imp_write_back_data_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_1_DYMUX_52884,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_1_CLKINV_52875,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_1_FFY_RSTAND_52889,
      O => ALU_MEM_regs_imp_write_back_data_out(1)
    );
  ALU_MEM_regs_imp_write_back_data_out_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_1_FFY_RSTAND_52889
    );
  ALU_MEM_regs_imp_write_back_data_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_6_DYMUX_52918,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_6_CLKINV_52909,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_6_FFY_RSTAND_52923,
      O => ALU_MEM_regs_imp_write_back_data_out(6)
    );
  ALU_MEM_regs_imp_write_back_data_out_6_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_6_FFY_RSTAND_52923
    );
  VGA_romAddr_mux0054_5_1121 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => instruction_from_if_tmp_10_0,
      ADR1 => instruction_from_if_tmp_8_0,
      ADR2 => instruction_from_if_tmp_9_0,
      ADR3 => instruction_from_if_tmp(11),
      O => VGA_N270
    );
  write_back_data_from_alu_tmp_1_53 : X_LUT4
    generic map(
      INIT => X"F5F4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_1_111_0,
      ADR2 => write_back_data_from_alu_tmp_1_5_0,
      ADR3 => write_back_data_from_alu_tmp_1_26_0,
      O => write_back_data_from_alu_tmp_1_pack_1
    );
  instruction_fetch_module_imp_u_InstOut_11_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N336,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp_11_pack_2
    );
  instruction_fetch_module_imp_u_InstOut_15_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N332,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp_15_pack_2
    );
  keyboard_imp_keyboard_drv_obj_count_not00021 : X_LUT4
    generic map(
      INIT => X"02FF"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      ADR2 => keyboard_imp_keyboard_drv_obj_last_kclk_18577,
      ADR3 => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000,
      O => keyboard_imp_keyboard_drv_obj_count_not0002
    );
  VGA_romAddr_mux0054_5_2311 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => instruction_from_if_tmp_14_0,
      ADR1 => instruction_from_if_tmp_12_0,
      ADR2 => instruction_from_if_tmp_13_0,
      ADR3 => instruction_from_if_tmp(15),
      O => VGA_N251
    );
  keyboard_imp_keyboard_drv_obj_last_kclk : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_last_kclk_DYMUX_53087,
      CE => VCC,
      CLK => keyboard_imp_keyboard_drv_obj_last_kclk_CLKINV_53075,
      SET => keyboard_imp_keyboard_drv_obj_last_kclk_FFY_SET,
      RST => keyboard_imp_keyboard_drv_obj_last_kclk_FFY_RSTAND_53094,
      O => keyboard_imp_keyboard_drv_obj_last_kclk_18577
    );
  keyboard_imp_keyboard_drv_obj_last_kclk_FFY_SETOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_last_kclk_and0001,
      O => keyboard_imp_keyboard_drv_obj_last_kclk_FFY_SET
    );
  keyboard_imp_keyboard_drv_obj_last_kclk_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_last_kclk_and0000,
      O => keyboard_imp_keyboard_drv_obj_last_kclk_FFY_RSTAND_53094
    );
  ALU_MEM_regs_imp_mem_address_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_0_DYMUX_53126,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_0_CLKINV_53117,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_0_FFY_RSTAND_53131,
      O => ALU_MEM_regs_imp_mem_address_out(0)
    );
  ALU_MEM_regs_imp_mem_address_out_0_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_0_FFY_RSTAND_53131
    );
  ALU_imp_tmp_1_278 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_addsub0000(1),
      ADR2 => ALU_imp_tmp_1_255_0,
      ADR3 => ALU_imp_tmp_1_191_0,
      O => alu_result_from_alu_tmp_1_pack_1
    );
  instruction_fetch_module_imp_u_InstOut_14_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N333,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp(14)
    );
  IF_ID_regs_imp_instruction_out_14_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_14_1_DXMUX_53017,
      CE => IF_ID_regs_imp_instruction_out_14_1_CEINV_53005,
      CLK => IF_ID_regs_imp_instruction_out_14_1_CLKINV_53006,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_14_1_FFX_RSTAND_53023,
      O => IF_ID_regs_imp_instruction_out_14_1_17922
    );
  IF_ID_regs_imp_instruction_out_14_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_14_1_FFX_RSTAND_53023
    );
  IF_ID_regs_imp_instruction_out_15_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_15_1_DYMUX_53049,
      CE => IF_ID_regs_imp_instruction_out_15_1_CEINV_53037,
      CLK => IF_ID_regs_imp_instruction_out_15_1_CLKINV_53038,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_15_1_FFY_RSTAND_53055,
      O => IF_ID_regs_imp_instruction_out_15_1_18147
    );
  IF_ID_regs_imp_instruction_out_15_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_15_1_FFY_RSTAND_53055
    );
  ALU_imp_tmp_0_207 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_0_86_0,
      ADR1 => ALU_imp_N13,
      ADR2 => N1074_0,
      ADR3 => N1086_0,
      O => alu_result_from_alu_tmp_0_pack_1
    );
  keyboard_imp_keyboard_drv_obj_kclk1 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_kclk
    );
  write_back_data_from_alu_tmp_0_166_SW1 : X_LUT4
    generic map(
      INIT => X"1105"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => N964,
      ADR2 => N963,
      ADR3 => alu_result_from_alu_tmp(0),
      O => N421
    );
  write_back_data_from_alu_tmp_3_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(3),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp(3),
      O => write_back_data_from_alu_tmp_3_26_53245
    );
  ALU_imp_tmp_5_162 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => ALU_imp_tmp_or0000_17674,
      ADR1 => ALU_imp_tmp_addsub0000(5),
      ADR2 => ALU_imp_tmp_5_86_18103,
      ADR3 => ALU_imp_tmp_5_136_0,
      O => alu_result_from_alu_tmp_5_pack_1
    );
  write_back_data_from_alu_tmp_4_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(4),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp(4),
      O => write_back_data_from_alu_tmp_4_26_53281
    );
  ALU_MEM_regs_imp_mem_address_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_2_DYMUX_53198,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_2_CLKINV_53189,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_2_FFY_RSTAND_53203,
      O => ALU_MEM_regs_imp_mem_address_out(2)
    );
  ALU_MEM_regs_imp_mem_address_out_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_2_FFY_RSTAND_53203
    );
  write_back_data_from_alu_tmp_2_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(2),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp(2),
      O => write_back_data_from_alu_tmp_2_26_53209
    );
  ALU_imp_tmp_3_272 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_N13,
      ADR1 => ALU_imp_tmp_3_247_0,
      ADR2 => N1437_0,
      ADR3 => N382_0,
      O => alu_result_from_alu_tmp_3_pack_1
    );
  ALU_MEM_regs_imp_mem_address_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_1_DYMUX_53162,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_1_CLKINV_53153,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_1_FFY_RSTAND_53167,
      O => ALU_MEM_regs_imp_mem_address_out(1)
    );
  ALU_MEM_regs_imp_mem_address_out_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_1_FFY_RSTAND_53167
    );
  ALU_imp_tmp_4_189 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_N13,
      ADR1 => N1009_0,
      ADR2 => N1481_0,
      ADR3 => N1159_0,
      O => alu_result_from_alu_tmp_4_pack_1
    );
  ALU_MEM_regs_imp_mem_address_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_4_DYMUX_53270,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_4_CLKINV_53261,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_4_FFY_RSTAND_53275,
      O => ALU_MEM_regs_imp_mem_address_out(4)
    );
  ALU_MEM_regs_imp_mem_address_out_4_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_4_FFY_RSTAND_53275
    );
  write_back_data_from_alu_tmp_1_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(1),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp(1),
      O => write_back_data_from_alu_tmp_1_26_53173
    );
  ALU_MEM_regs_imp_mem_address_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_3_DYMUX_53234,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_3_CLKINV_53225,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_3_FFY_RSTAND_53239,
      O => ALU_MEM_regs_imp_mem_address_out(3)
    );
  ALU_MEM_regs_imp_mem_address_out_3_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_3_FFY_RSTAND_53239
    );
  ALU_imp_tmp_2_156 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => N396,
      ADR1 => ALU_imp_N13,
      ADR2 => N1441_0,
      ADR3 => ALU_imp_tmp_2_137_0,
      O => alu_result_from_alu_tmp_2_pack_1
    );
  ALU_imp_tmp_8_153 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => ALU_imp_tmp_8_130_0,
      ADR1 => ALU_imp_tmp_addsub0000(8),
      ADR2 => ALU_imp_tmp_or0000_17674,
      ADR3 => N793_0,
      O => alu_result_from_alu_tmp(8)
    );
  ALU_MEM_regs_imp_mem_address_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_5_DYMUX_53306,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_5_CLKINV_53297,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_5_FFY_RSTAND_53311,
      O => ALU_MEM_regs_imp_mem_address_out(5)
    );
  ALU_MEM_regs_imp_mem_address_out_5_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_5_FFY_RSTAND_53311
    );
  ALU_imp_tmp_6_163 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_6_79_18398,
      ADR1 => ALU_imp_N13,
      ADR2 => N1439_0,
      ADR3 => ALU_imp_tmp_6_136,
      O => alu_result_from_alu_tmp_6_pack_1
    );
  keyboard_imp_keyboard_drv_obj_count_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_11_DYMUX_53403,
      CE => keyboard_imp_keyboard_drv_obj_count_11_CEINV_53393,
      CLK => keyboard_imp_keyboard_drv_obj_count_11_CLKINV_53394,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_11_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count(10)
    );
  write_back_data_from_alu_tmp_5_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(5),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp(5),
      O => write_back_data_from_alu_tmp_5_26_53317
    );
  write_back_data_from_alu_tmp_6_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(6),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp(6),
      O => write_back_data_from_alu_tmp_6_26_53353
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_11_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(11),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(11),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(11)
    );
  ALU_MEM_regs_imp_mem_address_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_6_DYMUX_53342,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_6_CLKINV_53333,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_6_FFY_RSTAND_53347,
      O => ALU_MEM_regs_imp_mem_address_out(6)
    );
  ALU_MEM_regs_imp_mem_address_out_6_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_6_FFY_RSTAND_53347
    );
  ALU_MEM_regs_imp_mem_address_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_address_out_8_DXMUX_53373,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_address_out_8_CLKINV_53364,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_address_out_8_FFX_RSTAND_53378,
      O => ALU_MEM_regs_imp_mem_address_out(8)
    );
  ALU_MEM_regs_imp_mem_address_out_8_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_address_out_8_FFX_RSTAND_53378
    );
  keyboard_imp_keyboard_drv_obj_count_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_11_DXMUX_53418,
      CE => keyboard_imp_keyboard_drv_obj_count_11_CEINV_53393,
      CLK => keyboard_imp_keyboard_drv_obj_count_11_CLKINV_53394,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_11_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count(11)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_10_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(10),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(10),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(10)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_12_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(12),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(12),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(12)
    );
  keyboard_imp_keyboard_drv_obj_count_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_13_DYMUX_53449,
      CE => keyboard_imp_keyboard_drv_obj_count_13_CEINV_53439,
      CLK => keyboard_imp_keyboard_drv_obj_count_13_CLKINV_53440,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_13_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count(12)
    );
  keyboard_imp_keyboard_drv_obj_count_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_19_DYMUX_53587,
      CE => keyboard_imp_keyboard_drv_obj_count_19_CEINV_53577,
      CLK => keyboard_imp_keyboard_drv_obj_count_19_CLKINV_53578,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_19_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count(18)
    );
  keyboard_imp_keyboard_drv_obj_count_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_15_DXMUX_53510,
      CE => keyboard_imp_keyboard_drv_obj_count_15_CEINV_53485,
      CLK => keyboard_imp_keyboard_drv_obj_count_15_CLKINV_53486,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_15_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count(15)
    );
  keyboard_imp_keyboard_drv_obj_count_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_15_DYMUX_53495,
      CE => keyboard_imp_keyboard_drv_obj_count_15_CEINV_53485,
      CLK => keyboard_imp_keyboard_drv_obj_count_15_CLKINV_53486,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_15_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count(14)
    );
  ID_ALU_regs_imp_mem_write_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_mem_write_out_DXMUX_54391,
      CE => VCC,
      CLK => ID_ALU_regs_imp_mem_write_out_CLKINV_54368,
      SET => GND,
      RST => ID_ALU_regs_imp_mem_write_out_SRINVNOT,
      O => ID_ALU_regs_imp_mem_write_out_18596
    );
  keyboard_imp_keyboard_drv_obj_count_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_17_DXMUX_53556,
      CE => keyboard_imp_keyboard_drv_obj_count_17_CEINV_53531,
      CLK => keyboard_imp_keyboard_drv_obj_count_17_CLKINV_53532,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_17_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count(17)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_17_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(17),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(17),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(17)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_13_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(13),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(13),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(13)
    );
  keyboard_imp_keyboard_drv_obj_count_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_13_DXMUX_53464,
      CE => keyboard_imp_keyboard_drv_obj_count_13_CEINV_53439,
      CLK => keyboard_imp_keyboard_drv_obj_count_13_CLKINV_53440,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_13_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count(13)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_18_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(18),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(18),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(18)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_14_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(14),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(14),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(14)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_19_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(19),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(19),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(19)
    );
  keyboard_imp_keyboard_drv_obj_count_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_19_DXMUX_53602,
      CE => keyboard_imp_keyboard_drv_obj_count_19_CEINV_53577,
      CLK => keyboard_imp_keyboard_drv_obj_count_19_CLKINV_53578,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_19_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count(19)
    );
  keyboard_imp_keyboard_drv_obj_count_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_count_17_DYMUX_53541,
      CE => keyboard_imp_keyboard_drv_obj_count_17_CEINV_53531,
      CLK => keyboard_imp_keyboard_drv_obj_count_17_CLKINV_53532,
      SET => GND,
      RST => keyboard_imp_keyboard_drv_obj_count_17_SRINVNOT,
      O => keyboard_imp_keyboard_drv_obj_count(16)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_16_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(16),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(16),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(16)
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_15_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(15),
      ADR1 => keyboard_imp_keyboard_drv_obj_N8_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_count_addsub0000(15),
      ADR3 => keyboard_imp_keyboard_drv_obj_N10,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001(15)
    );
  ID_forward_IF_regs_imp_jump_target_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_5_DXMUX_53694,
      CE => ID_forward_IF_regs_imp_jump_target_out_5_CEINV_53667,
      CLK => ID_forward_IF_regs_imp_jump_target_out_5_CLKINV_53668,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_5_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(5)
    );
  ID_forward_IF_regs_imp_jump_target_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_5_DYMUX_53678,
      CE => ID_forward_IF_regs_imp_jump_target_out_5_CEINV_53667,
      CLK => ID_forward_IF_regs_imp_jump_target_out_5_CLKINV_53668,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_5_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(4)
    );
  register_module_imp_jump_target_out_6_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(6),
      ADR2 => branch_relative_reg_data_from_id_tmp_6_0,
      ADR3 => VCC,
      O => jump_target_from_id_tmp(6)
    );
  ID_forward_IF_regs_imp_jump_target_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_3_DXMUX_53648,
      CE => ID_forward_IF_regs_imp_jump_target_out_3_CEINV_53621,
      CLK => ID_forward_IF_regs_imp_jump_target_out_3_CLKINV_53622,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_3_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(3)
    );
  ID_forward_IF_regs_imp_jump_target_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_7_DYMUX_53724,
      CE => ID_forward_IF_regs_imp_jump_target_out_7_CEINV_53713,
      CLK => ID_forward_IF_regs_imp_jump_target_out_7_CLKINV_53714,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_7_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(6)
    );
  register_module_imp_jump_target_out_5_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(5),
      ADR2 => branch_relative_reg_data_from_id_tmp_5_0,
      ADR3 => VCC,
      O => jump_target_from_id_tmp(5)
    );
  register_module_imp_jump_target_out_3_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(3),
      ADR2 => branch_relative_reg_data_from_id_tmp_3_0,
      ADR3 => VCC,
      O => jump_target_from_id_tmp(3)
    );
  register_module_imp_jump_target_out_2_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(2),
      ADR2 => branch_relative_reg_data_from_id_tmp_2_0,
      ADR3 => VCC,
      O => jump_target_from_id_tmp(2)
    );
  ID_forward_IF_regs_imp_jump_target_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_7_DXMUX_53740,
      CE => ID_forward_IF_regs_imp_jump_target_out_7_CEINV_53713,
      CLK => ID_forward_IF_regs_imp_jump_target_out_7_CLKINV_53714,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_7_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(7)
    );
  register_module_imp_jump_target_out_7_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(7),
      ADR2 => branch_relative_reg_data_from_id_tmp_7_0,
      ADR3 => VCC,
      O => jump_target_from_id_tmp(7)
    );
  ID_forward_IF_regs_imp_jump_target_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_3_DYMUX_53632,
      CE => ID_forward_IF_regs_imp_jump_target_out_3_CEINV_53621,
      CLK => ID_forward_IF_regs_imp_jump_target_out_3_CLKINV_53622,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_3_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(2)
    );
  register_module_imp_jump_target_out_4_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(4),
      ADR2 => branch_relative_reg_data_from_id_tmp_4_0,
      ADR3 => VCC,
      O => jump_target_from_id_tmp(4)
    );
  ID_forward_IF_regs_imp_jump_target_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_9_DXMUX_53786,
      CE => ID_forward_IF_regs_imp_jump_target_out_9_CEINV_53759,
      CLK => ID_forward_IF_regs_imp_jump_target_out_9_CLKINV_53760,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_9_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(9)
    );
  instruction_fetch_module_imp_u_InstOut_9_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N338,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp(9)
    );
  ID_ALU_regs_imp_op_code_out_mux0001_3_48 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(13),
      ADR1 => is_structural_hazard_to_if_tmp_0,
      ADR2 => N1791_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_op_code_out_mux0001(3)
    );
  register_module_imp_jump_target_out_8_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(8),
      ADR2 => branch_relative_reg_data_from_id_tmp_8_0,
      ADR3 => VCC,
      O => jump_target_from_id_tmp(8)
    );
  instruction_fetch_module_imp_u_InstOut_3_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N344,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp_3_pack_2
    );
  IF_ID_regs_imp_instruction_out_9_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_9_1_DXMUX_53891,
      CE => IF_ID_regs_imp_instruction_out_9_1_CEINV_53879,
      CLK => IF_ID_regs_imp_instruction_out_9_1_CLKINV_53880,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_9_1_FFX_RSTAND_53897,
      O => IF_ID_regs_imp_instruction_out_9_1_18587
    );
  IF_ID_regs_imp_instruction_out_9_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_9_1_FFX_RSTAND_53897
    );
  instruction_fetch_module_imp_u_InstOut_2_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N345,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp_2_pack_2
    );
  Mrom_disp011 : X_LUT4
    generic map(
      INIT => X"BDEE"
    )
    port map (
      ADR0 => instruction_from_if_tmp(3),
      ADR1 => instruction_from_if_tmp(1),
      ADR2 => instruction_from_if_tmp(0),
      ADR3 => instruction_from_if_tmp(2),
      O => disp0_0_OBUF_53830
    );
  ID_forward_IF_regs_imp_jump_target_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_9_DYMUX_53770,
      CE => ID_forward_IF_regs_imp_jump_target_out_9_CEINV_53759,
      CLK => ID_forward_IF_regs_imp_jump_target_out_9_CLKINV_53760,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_9_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(8)
    );
  IF_ID_regs_imp_instruction_out_2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_2_1_DYMUX_53818,
      CE => IF_ID_regs_imp_instruction_out_2_1_CEINV_53806,
      CLK => IF_ID_regs_imp_instruction_out_2_1_CLKINV_53807,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_2_1_FFY_RSTAND_53824,
      O => IF_ID_regs_imp_instruction_out_2_1_18404
    );
  IF_ID_regs_imp_instruction_out_2_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_2_1_FFY_RSTAND_53824
    );
  register_module_imp_jump_target_out_9_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(9),
      ADR2 => branch_relative_reg_data_from_id_tmp_9_0,
      ADR3 => VCC,
      O => jump_target_from_id_tmp(9)
    );
  IF_ID_regs_imp_instruction_out_3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_3_1_DYMUX_53857,
      CE => IF_ID_regs_imp_instruction_out_3_1_CEINV_53845,
      CLK => IF_ID_regs_imp_instruction_out_3_1_CLKINV_53846,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_3_1_FFY_RSTAND_53863,
      O => IF_ID_regs_imp_instruction_out_3_1_18405
    );
  IF_ID_regs_imp_instruction_out_3_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_3_1_FFY_RSTAND_53863
    );
  VGA_romAddr_mux0054_5_21111 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => instruction_from_if_tmp(2),
      ADR1 => instruction_from_if_tmp(0),
      ADR2 => instruction_from_if_tmp(1),
      ADR3 => instruction_from_if_tmp(3),
      O => VGA_N224
    );
  ID_ALU_regs_imp_op_code_out_mux0001_1_21 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => ID_ALU_regs_imp_op_code_out_mux0001_1_15_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_op_code_out_mux0001(1)
    );
  ID_ALU_regs_imp_op_code_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_3_DXMUX_53977,
      CE => VCC,
      CLK => ID_ALU_regs_imp_op_code_out_3_CLKINV_53954,
      SET => GND,
      RST => ID_ALU_regs_imp_op_code_out_3_SRINVNOT,
      O => ID_ALU_regs_imp_op_code_out(3)
    );
  ID_ALU_regs_imp_op_code_out_mux0001_0_Q : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => VGA_N1671_0,
      ADR1 => register_module_imp_controller_imp_op_code_cmp_eq0007,
      ADR2 => IF_ID_regs_imp_instruction_out(13),
      ADR3 => bubble_to_id_alu_tmp,
      O => ID_ALU_regs_imp_op_code_out_mux0001(0)
    );
  VGA_romAddr_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_6_DXMUX_54017,
      CE => VGA_romAddr_6_CEINV_53996,
      CLK => VGA_romAddr_6_CLKINV_53997,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(6)
    );
  ID_ALU_regs_imp_op_code_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_1_DYMUX_53920,
      CE => VCC,
      CLK => ID_ALU_regs_imp_op_code_out_1_CLKINV_53911,
      SET => GND,
      RST => ID_ALU_regs_imp_op_code_out_1_SRINVNOT,
      O => ID_ALU_regs_imp_op_code_out(0)
    );
  VGA_romAddr_mux0054_6_1998 : X_LUT4
    generic map(
      INIT => X"5150"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_bt_and0141_0,
      ADR2 => VGA_romAddr_mux0054_6_100,
      ADR3 => N1845_0,
      O => VGA_romAddr_mux0054(6)
    );
  ID_ALU_regs_imp_op_code_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_1_DXMUX_53934,
      CE => VCC,
      CLK => ID_ALU_regs_imp_op_code_out_1_CLKINV_53911,
      SET => GND,
      RST => ID_ALU_regs_imp_op_code_out_1_SRINVNOT,
      O => ID_ALU_regs_imp_op_code_out(1)
    );
  VGA_romAddr_mux0054_5_2123 : X_LUT4
    generic map(
      INIT => X"5150"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_bt_and0141_0,
      ADR2 => VGA_romAddr_mux0054_5_90_0,
      ADR3 => N1847_0,
      O => VGA_romAddr_mux0054(5)
    );
  register_module_imp_registers_imp_read_data1_1_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_1_53,
      ADR1 => register_module_imp_registers_imp_read_data1_1_17_0,
      ADR2 => N580_0,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp_1_pack_1
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_1_DYMUX_54045,
      CE => ID_forward_IF_regs_imp_jump_target_out_1_CEINV_54034,
      CLK => ID_forward_IF_regs_imp_jump_target_out_1_CLKINV_54035,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_1_SRINVNOT,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(1)
    );
  ID_ALU_regs_imp_op_code_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_op_code_out_3_DYMUX_53963,
      CE => VCC,
      CLK => ID_ALU_regs_imp_op_code_out_3_CLKINV_53954,
      SET => GND,
      RST => ID_ALU_regs_imp_op_code_out_3_SRINVNOT,
      O => ID_ALU_regs_imp_op_code_out(2)
    );
  VGA_romAddr_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_6_DYMUX_54005,
      CE => VGA_romAddr_6_CEINV_53996,
      CLK => VGA_romAddr_6_CLKINV_53997,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(5)
    );
  register_module_imp_jump_target_out_1_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_is_jump_cmp_eq0000,
      ADR1 => branch_target_from_id_tmp(1),
      ADR2 => branch_relative_reg_data_from_id_tmp(1),
      ADR3 => VCC,
      O => jump_target_from_id_tmp(1)
    );
  ID_ALU_regs_imp_op_code_out_mux0001_2_27 : X_LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(13),
      ADR1 => is_structural_hazard_to_if_tmp_0,
      ADR2 => N1789_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_op_code_out_mux0001(2)
    );
  ID_ALU_regs_imp_mem_read_out_mux00011 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => is_structural_hazard_to_if_tmp_0,
      ADR2 => register_module_imp_N23,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_mem_read_out_mux0001
    );
  instruction_fetch_module_imp_u_InstOut_0_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N347,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp_0_pack_2
    );
  IF_ID_regs_imp_instruction_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_1_DYMUX_54174,
      CE => IF_ID_regs_imp_instruction_out_1_CEINV_54162,
      CLK => IF_ID_regs_imp_instruction_out_1_CLKINV_54163,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_1_FFY_RSTAND_54180,
      O => IF_ID_regs_imp_instruction_out(1)
    );
  IF_ID_regs_imp_instruction_out_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_1_FFY_RSTAND_54180
    );
  IF_ID_regs_imp_instruction_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_0_DYMUX_54135,
      CE => IF_ID_regs_imp_instruction_out_0_CEINV_54123,
      CLK => IF_ID_regs_imp_instruction_out_0_CLKINV_54124,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_0_FFY_RSTAND_54141,
      O => IF_ID_regs_imp_instruction_out(0)
    );
  IF_ID_regs_imp_instruction_out_0_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_0_FFY_RSTAND_54141
    );
  ID_ALU_regs_imp_mem_enable_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_mem_enable_out_DXMUX_54104,
      CE => VCC,
      CLK => ID_ALU_regs_imp_mem_enable_out_CLKINV_54081,
      SET => GND,
      RST => ID_ALU_regs_imp_mem_enable_out_SRINVNOT,
      O => ID_ALU_regs_imp_mem_enable_out_16777
    );
  ID_forward_IF_regs_imp_jump_target_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_jump_target_out_1_DXMUX_54061,
      CE => ID_forward_IF_regs_imp_jump_target_out_1_CEINV_54034,
      CLK => ID_forward_IF_regs_imp_jump_target_out_1_CLKINV_54035,
      SET => GND,
      RST => ID_forward_IF_regs_imp_jump_target_out_1_SRINVNOT,
      O => ID_forward_IF_regs_imp_jump_target_out(1)
    );
  Mrom_disp0111 : X_LUT4
    generic map(
      INIT => X"A6EF"
    )
    port map (
      ADR0 => instruction_from_if_tmp(3),
      ADR1 => instruction_from_if_tmp(2),
      ADR2 => instruction_from_if_tmp(1),
      ADR3 => instruction_from_if_tmp(0),
      O => disp0_1_OBUF_54147
    );
  Mrom_disp041 : X_LUT4
    generic map(
      INIT => X"76F7"
    )
    port map (
      ADR0 => instruction_from_if_tmp(3),
      ADR1 => instruction_from_if_tmp(2),
      ADR2 => instruction_from_if_tmp(0),
      ADR3 => instruction_from_if_tmp(1),
      O => disp0_4_OBUF_54186
    );
  instruction_fetch_module_imp_u_InstOut_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N346,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp_1_pack_2
    );
  ID_ALU_regs_imp_mem_enable_out_mux00011 : X_LUT4
    generic map(
      INIT => X"00F4"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => register_module_imp_N23,
      ADR2 => mem_write_from_id_tmp_0,
      ADR3 => bubble_to_id_alu_tmp,
      O => ID_ALU_regs_imp_mem_enable_out_mux0001
    );
  ID_ALU_regs_imp_mem_read_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_mem_enable_out_DYMUX_54090,
      CE => VCC,
      CLK => ID_ALU_regs_imp_mem_enable_out_CLKINV_54081,
      SET => GND,
      RST => ID_ALU_regs_imp_mem_enable_out_SRINVNOT,
      O => ID_ALU_regs_imp_mem_read_out_16644
    );
  instruction_fetch_module_imp_u_InstOut_4_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N343,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp(4)
    );
  VGA_Mcount_x_eqn_41 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_Result(4),
      ADR1 => VGA_x_cmp_eq0000_16852,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_eqn_4
    );
  ID_forward_IF_regs_imp_branch_type_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_type_out_DYMUX_54299,
      CE => ID_forward_IF_regs_imp_branch_type_out_CEINV_54288,
      CLK => ID_forward_IF_regs_imp_branch_type_out_CLKINV_54289,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_type_out_FFY_RSTAND_54305,
      O => ID_forward_IF_regs_imp_branch_type_out_18595
    );
  ID_forward_IF_regs_imp_branch_type_out_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_type_out_FFY_RSTAND_54305
    );
  ID_ALU_regs_imp_operand1_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_0_DYMUX_54335,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_0_CLKINV_54326,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_0_SRINVNOT,
      O => ID_ALU_regs_imp_operand1_out(1)
    );
  instruction_fetch_module_imp_u_InstOut_5_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N342,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp(5)
    );
  IF_ID_regs_imp_instruction_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_7_DYMUX_54261,
      CE => IF_ID_regs_imp_instruction_out_7_CEINV_54249,
      CLK => IF_ID_regs_imp_instruction_out_7_CLKINV_54250,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_7_FFY_RSTAND_54267,
      O => IF_ID_regs_imp_instruction_out(7)
    );
  IF_ID_regs_imp_instruction_out_7_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_7_FFY_RSTAND_54267
    );
  IF_ID_regs_imp_instruction_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_5_DXMUX_54229,
      CE => IF_ID_regs_imp_instruction_out_5_CEINV_54200,
      CLK => IF_ID_regs_imp_instruction_out_5_CLKINV_54201,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_5_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out(5)
    );
  VGA_romAddr_mux0054_5_21121 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => instruction_from_if_tmp_6_0,
      ADR1 => instruction_from_if_tmp_4_0,
      ADR2 => instruction_from_if_tmp_5_0,
      ADR3 => instruction_from_if_tmp(7),
      O => VGA_N262
    );
  register_module_imp_controller_imp_mem_write2 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => register_module_imp_N23,
      ADR2 => register_module_imp_controller_imp_mem_write_cmp_eq0001_0,
      ADR3 => register_module_imp_controller_imp_mem_write_cmp_eq0000,
      O => mem_write_from_id_tmp
    );
  ID_ALU_regs_imp_operand1_out_mux0001_14_1 : X_LUT4
    generic map(
      INIT => X"3210"
    )
    port map (
      ADR0 => register_module_imp_operand1_src_tmp,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => branch_relative_reg_data_from_id_tmp(1),
      ADR3 => register_module_imp_read_data2_tmp_1_Q,
      O => ID_ALU_regs_imp_operand1_out_mux0001(14)
    );
  ID_ALU_regs_imp_operand2_out_mux0001_15_Q : X_LUT4
    generic map(
      INIT => X"1105"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => N291_0,
      ADR2 => N290_0,
      ADR3 => register_module_imp_read_data2_tmp_0_Q,
      O => ID_ALU_regs_imp_operand2_out_mux0001(15)
    );
  IF_ID_regs_imp_instruction_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_5_DYMUX_54212,
      CE => IF_ID_regs_imp_instruction_out_5_CEINV_54200,
      CLK => IF_ID_regs_imp_instruction_out_5_CLKINV_54201,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_5_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out(4)
    );
  ID_ALU_regs_imp_operand2_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_operand2_out_0_DXMUX_54349,
      CE => VCC,
      CLK => ID_ALU_regs_imp_operand2_out_0_CLKINV_54326,
      SET => GND,
      RST => ID_ALU_regs_imp_operand2_out_0_SRINVNOT,
      O => ID_ALU_regs_imp_operand2_out(0)
    );
  register_module_imp_controller_imp_branch_type1 : X_LUT4
    generic map(
      INIT => X"8F8F"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => register_module_imp_controller_imp_mem_write_cmp_eq0000,
      ADR3 => VCC,
      O => branch_type_from_id_tmp
    );
  instruction_fetch_module_imp_u_InstOut_7_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N340,
      ADR2 => VCC,
      ADR3 => VCC,
      O => instruction_from_if_tmp_7_pack_2
    );
  register_module_imp_registers_imp_read_data1_5_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(5),
      ADR1 => register_module_imp_registers_imp_varindex0000(5),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1180_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_13_DXMUX_51436,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_13_CLKINV_51420,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_13_FFX_RSTAND_51441,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(13)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_13_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_13_FFX_RSTAND_51441
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_12_DXMUX_51471,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_12_CLKINV_51455,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_12_FFX_RSTAND_51476,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(12)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_12_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_12_FFX_RSTAND_51476
    );
  register_module_imp_registers_imp_read_data1_13_59_SW0 : X_LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(13),
      ADR1 => register_module_imp_registers_imp_varindex0000(13),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => register_module_imp_registers_imp_read_data1_13_59_SW0_O_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(12),
      ADR1 => register_module_imp_registers_imp_varindex0000(12),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_3_1_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_5_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_5_53,
      ADR1 => register_module_imp_registers_imp_read_data1_5_17_18166,
      ADR2 => N1180,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(5)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_DXMUX_51400,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_CEINV_51382,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_CLKINV_51383,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_FFX_RSTAND_51406,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(5)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_5_FFX_RSTAND_51406
    );
  register_module_imp_registers_imp_read_data1_6_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(6),
      ADR1 => register_module_imp_registers_imp_varindex0000(6),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1182_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_14_DXMUX_51338,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_14_CLKINV_51322,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_14_FFX_RSTAND_51343,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(14)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_14_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_14_FFX_RSTAND_51343
    );
  register_module_imp_registers_imp_read_data2_2_17 : X_LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(2),
      ADR1 => register_module_imp_registers_imp_N42_0,
      ADR2 => register_module_imp_registers_imp_read_data2_2_9_0,
      ADR3 => register_module_imp_registers_imp_read_data2_0_31_17581,
      O => register_module_imp_registers_imp_read_data2_2_17_51366
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_2_1 : X_LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_13_53,
      ADR2 => register_module_imp_registers_imp_read_data1_13_17_17441,
      ADR3 => register_module_imp_registers_imp_read_data1_13_59_SW0_O,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(2)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_3_1 : X_LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_12_53,
      ADR2 => register_module_imp_registers_imp_read_data1_12_17_0,
      ADR3 => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_3_1_SW0_O,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(3)
    );
  register_module_imp_registers_imp_read_data2_0_31_1 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => N1208_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem,
      O => register_module_imp_registers_imp_read_data2_0_31_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_4_1 : X_LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      ADR0 => bubble_to_id_alu_tmp,
      ADR1 => register_module_imp_registers_imp_read_data1_11_53,
      ADR2 => register_module_imp_registers_imp_read_data1_11_17_0,
      ADR3 => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_4_1_SW0_O,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(4)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_4_1_SW0 : X_LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(11),
      ADR1 => register_module_imp_registers_imp_varindex0000(11),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_4_1_SW0_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_9_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(9),
      ADR1 => register_module_imp_registers_imp_read_data1_9_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_9_17_pack_1
    );
  register_module_imp_registers_imp_read_data1_7_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_7_53,
      ADR1 => register_module_imp_registers_imp_read_data1_7_17_18544,
      ADR2 => N1184,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(7)
    );
  ID_ALU_regs_imp_immediate_out_mux0001_5_1 : X_LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR1 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR2 => immediate_from_id_tmp_10_0,
      ADR3 => bubble_to_id_alu_tmp150_16664,
      O => ID_ALU_regs_imp_immediate_out_mux0001(5)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_10_DXMUX_51580,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_10_CLKINV_51564,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_10_FFX_RSTAND_51585,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(10)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_10_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_10_FFX_RSTAND_51585
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_6_1 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_9_53,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data1_9_17_18547,
      ADR3 => N1188,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(6)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_DXMUX_51509,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_CEINV_51491,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_CLKINV_51492,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_FFX_RSTAND_51515,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(6)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_6_FFX_RSTAND_51515
    );
  register_module_imp_registers_imp_read_data1_6_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_6_53,
      ADR1 => register_module_imp_registers_imp_read_data1_6_17_18540,
      ADR2 => N1182,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(6)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_11_DXMUX_51545,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_11_CLKINV_51529,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_11_FFX_RSTAND_51550,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(11)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_11_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_11_FFX_RSTAND_51550
    );
  register_module_imp_registers_imp_read_data1_10_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(10),
      ADR1 => register_module_imp_registers_imp_read_data1_10_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_10_17_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_5_1 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_10_53,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data1_10_17_18148,
      ADR3 => N1190,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(5)
    );
  register_module_imp_registers_imp_read_data1_7_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(7),
      ADR1 => register_module_imp_registers_imp_varindex0000(7),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1184_pack_1
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_DXMUX_51618,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_CEINV_51600,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_CLKINV_51601,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_FFX_RSTAND_51624,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(7)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_7_FFX_RSTAND_51624
    );
  register_module_imp_registers_imp_read_data1_8_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(8),
      ADR1 => register_module_imp_registers_imp_read_data1_8_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_8_17_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_8_1 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_7_53,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data1_7_17_18544,
      ADR3 => N1184,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(8)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_7_1 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_8_53,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data1_8_17_18549,
      ADR3 => N1186,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(7)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_7_DXMUX_51763,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_7_CLKINV_51747,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_7_FFX_RSTAND_51768,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(7)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_7_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_7_FFX_RSTAND_51768
    );
  register_module_imp_registers_imp_read_data1_6_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(6),
      ADR1 => register_module_imp_registers_imp_read_data1_6_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_6_17_pack_1
    );
  register_module_imp_registers_imp_read_data1_8_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(8),
      ADR1 => register_module_imp_registers_imp_varindex0000(8),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1186_pack_1
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_mux0001_9_1 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_6_53,
      ADR1 => bubble_to_id_alu_tmp,
      ADR2 => register_module_imp_registers_imp_read_data1_6_17_18540,
      ADR3 => N1182,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_mux0001(9)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_8_DXMUX_51689,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_8_CLKINV_51673,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_8_FFX_RSTAND_51694,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(8)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_8_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_8_FFX_RSTAND_51694
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_DXMUX_51727,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_CEINV_51709,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_CLKINV_51710,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_FFX_RSTAND_51733,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(8)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_8_FFX_RSTAND_51733
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_9_DXMUX_51654,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_9_CLKINV_51638,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_9_FFX_RSTAND_51659,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(9)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_9_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_9_FFX_RSTAND_51659
    );
  register_module_imp_registers_imp_read_data1_7_17 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ra(7),
      ADR1 => register_module_imp_registers_imp_read_data1_7_9_0,
      ADR2 => register_module_imp_registers_imp_N41_0,
      ADR3 => register_module_imp_registers_imp_N34,
      O => register_module_imp_registers_imp_read_data1_7_17_pack_1
    );
  register_module_imp_registers_imp_read_data1_8_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_8_53,
      ADR1 => register_module_imp_registers_imp_read_data1_8_17_18549,
      ADR2 => N1186,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(8)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_wb_data_from_reg_out_6_DXMUX_51798,
      CE => VCC,
      CLK => ID_ALU_regs_imp_wb_data_from_reg_out_6_CLKINV_51782,
      SET => GND,
      RST => ID_ALU_regs_imp_wb_data_from_reg_out_6_FFX_RSTAND_51803,
      O => ID_ALU_regs_imp_wb_data_from_reg_out(6)
    );
  ID_ALU_regs_imp_wb_data_from_reg_out_6_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_ALU_regs_imp_wb_data_from_reg_out_6_FFX_RSTAND_51803
    );
  ALU_imp_tmp_8_33_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0004,
      ADR1 => ID_ALU_regs_imp_operand2_out(8),
      ADR2 => ALU_imp_tmp_8_12_SW0_O,
      ADR3 => VCC,
      O => N1837
    );
  register_module_imp_registers_imp_read_data1_9_59 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_read_data1_9_53,
      ADR1 => register_module_imp_registers_imp_read_data1_9_17_18547,
      ADR2 => N1188,
      ADR3 => VCC,
      O => branch_relative_reg_data_from_id_tmp(9)
    );
  register_module_imp_controller_imp_operand1_src_cmp_eq00061 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_13_2_17797,
      ADR1 => IF_ID_regs_imp_instruction_out_12_3_17788,
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => register_module_imp_N26,
      O => register_module_imp_controller_imp_operand1_src_cmp_eq0006
    );
  VGA_bt_and01451 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_N126,
      ADR2 => VGA_N15_0,
      ADR3 => VGA_N313,
      O => VGA_bt_and0145_pack_1
    );
  register_module_imp_decoder_imp_immediate_4_32 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(4),
      ADR1 => register_module_imp_decoder_imp_immediate_4_18_O,
      ADR2 => register_module_imp_controller_imp_operand1_src_cmp_eq0000,
      ADR3 => IF_ID_regs_imp_instruction_out(3),
      O => immediate_from_id_tmp(4)
    );
  VGA_bt_mux0000_0_1271_SW0 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR1 => VGA_bt_and0147,
      ADR2 => VGA_bt_and0149_0,
      ADR3 => VGA_bt_and0148_16012,
      O => N1827
    );
  ALU_imp_tmp_8_12_SW0 : X_LUT4
    generic map(
      INIT => X"3230"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(8),
      ADR1 => ID_ALU_regs_imp_operand1_out(8),
      ADR2 => ALU_imp_tmp_cmp_eq0006,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_8_12_SW0_O_pack_2
    );
  VGA_bt_mux0000_0_1251_SW0 : X_LUT4
    generic map(
      INIT => X"BBBB"
    )
    port map (
      ADR0 => VGA_bt_and0145,
      ADR1 => VGA_romAddr_mux0054_7_1016_SW2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1126
    );
  register_module_imp_decoder_imp_immediate_4_18 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(12),
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => register_module_imp_N26,
      ADR3 => N1933_0,
      O => register_module_imp_decoder_imp_immediate_4_18_O_pack_1
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_DXMUX_51836,
      CE => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_CEINV_51818,
      CLK => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_CLKINV_51819,
      SET => GND,
      RST => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_FFX_RSTAND_51842,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out(9)
    );
  ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ID_forward_IF_regs_imp_branch_relative_reg_data_out_9_FFX_RSTAND_51842
    );
  ALU_imp_tmp_9_165_SW0_SW0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => ALU_imp_tmp_9_12_0,
      ADR1 => ALU_imp_tmp_9_76_0,
      ADR2 => ALU_imp_tmp_9_67_O,
      ADR3 => VCC,
      O => N1391
    );
  register_module_imp_controller_imp_operand1_src31 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_11_1_17791,
      ADR1 => IF_ID_regs_imp_instruction_out_15_1_18147,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_N26_pack_1
    );
  VGA_bt_and0148 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => VGA_N273,
      ADR1 => VGA_x(5),
      ADR2 => VGA_x(7),
      ADR3 => N233_0,
      O => VGA_bt_and0148_pack_1
    );
  ALU_imp_tmp_9_67 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => ALU_imp_N28,
      ADR1 => ALU_imp_Sh33,
      ADR2 => ALU_imp_N25,
      ADR3 => ALU_imp_tmp_13_74,
      O => ALU_imp_tmp_9_67_O_pack_1
    );
  register_module_imp_registers_imp_read_data1_9_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_sp(9),
      ADR1 => register_module_imp_registers_imp_varindex0000(9),
      ADR2 => register_module_imp_registers_imp_N40,
      ADR3 => register_module_imp_registers_imp_N46_0,
      O => N1188_pack_1
    );
  ALU_imp_Sh104 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N256,
      ADR2 => N264_0,
      ADR3 => VCC,
      O => ALU_imp_Sh104_52057
    );
  register_module_imp_registers_imp_regs_0_and000011 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_enable_out_16364,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(1),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(3),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_N38_pack_1
    );
  ALU_imp_Sh131 : X_LUT4
    generic map(
      INIT => X"B8B8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => ID_ALU_regs_imp_operand2_out(1),
      ADR2 => ALU_imp_N01,
      ADR3 => VCC,
      O => ALU_imp_Sh13
    );
  ALU_imp_Sh103 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => N259_0,
      ADR2 => N262,
      ADR3 => VCC,
      O => ALU_imp_Sh103_52033
    );
  ALU_imp_Sh103_SW1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(4),
      ADR1 => ID_ALU_regs_imp_operand1_out(5),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N262_pack_1
    );
  VGA_bt_and015011 : X_LUT4
    generic map(
      INIT => X"00C8"
    )
    port map (
      ADR0 => VGA_x_1_1_16790,
      ADR1 => VGA_x_2_1_16791,
      ADR2 => VGA_x_0_1_16789,
      ADR3 => VGA_bt_and015011_SW0_O,
      O => VGA_bt_and015011_52105
    );
  ALU_imp_Sh11101 : X_LUT4
    generic map(
      INIT => X"CACA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(13),
      ADR1 => ID_ALU_regs_imp_operand1_out(14),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => ALU_imp_N01_pack_1
    );
  VGA_romAddr_mux0054_4_756 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_743_0,
      ADR1 => VGA_N278,
      ADR2 => VGA_bt_and0144_15781,
      ADR3 => VGA_y(4),
      O => VGA_romAddr_mux0054_4_756_pack_2
    );
  VGA_romAddr_mux0054_4_1767_SW1_F : X_LUT4
    generic map(
      INIT => X"FF5D"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_4_1779,
      ADR1 => VGA_bt_and0144_15781,
      ADR2 => VGA_romAddr_mux0054_4_756_15991,
      ADR3 => VGA_bt_and0142_0,
      O => N1503
    );
  VGA_bt_and015011_SW0 : X_LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      ADR0 => VGA_x_6_1_18563,
      ADR1 => VGA_x_5_1_18520,
      ADR2 => VGA_x_4_1_18519,
      ADR3 => VGA_x_3_1_18433,
      O => VGA_bt_and015011_SW0_O_pack_1
    );
  register_module_imp_registers_imp_regs_5_and00001 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_N38,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_regs_5_and0000
    );
  ALU_imp_Sh106_SW1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(7),
      ADR1 => ID_ALU_regs_imp_operand1_out(8),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N256_pack_1
    );
  register_module_imp_decoder_imp_read_reg_2_or000011 : X_LUT4
    generic map(
      INIT => X"1010"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_10_1_16608,
      ADR1 => IF_ID_regs_imp_instruction_out_8_1_16112,
      ADR2 => IF_ID_regs_imp_instruction_out_9_1_18587,
      ADR3 => VCC,
      O => register_module_imp_controller_imp_mem_write_cmp_eq0001
    );
  VGA_Madd_romAddr_add0141_xor_2_111 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => ID_forward_IF_regs_imp_branch_target_out(12),
      ADR2 => N26,
      ADR3 => pc_from_if_tmp_13_0,
      O => VGA_N1541
    );
  VGA_Madd_romAddr_add0141_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => pc_from_if_tmp_13_0,
      ADR1 => pc_from_if_tmp_12_0,
      ADR2 => pc_from_if_tmp_14_0,
      ADR3 => VCC,
      O => VGA_N64
    );
  register_module_imp_controller_imp_wb_src_cmp_eq00091 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_10_1_16608,
      ADR1 => IF_ID_regs_imp_instruction_out_9_1_18587,
      ADR2 => IF_ID_regs_imp_instruction_out_8_1_16112,
      ADR3 => VCC,
      O => register_module_imp_controller_imp_wb_src_cmp_eq0009
    );
  keyboard_imp_key_value_3_mux0000161 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => keyboard_imp_key_value_3_mux000076_0,
      ADR1 => keyboard_imp_lock_key_code(2),
      ADR2 => keyboard_imp_key_value_3_mux000083_0,
      ADR3 => N1743,
      O => keyboard_imp_key_value_3_mux0000161_57063
    );
  VGA_Madd_romAddr_add0037_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_9_17107,
      ADR1 => register_module_imp_registers_imp_regs_0_8_17099,
      ADR2 => register_module_imp_registers_imp_regs_0_10_16372,
      ADR3 => VCC,
      O => VGA_N48
    );
  instruction_fetch_module_imp_is_branch_verified_cmp_eq000076 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_cmp_eq000012_0,
      ADR1 => instruction_fetch_module_imp_is_branch_verified_cmp_eq000025_0,
      ADR2 => instruction_fetch_module_imp_is_branch_verified_cmp_eq000049_0,
      ADR3 => instruction_fetch_module_imp_is_branch_verified_cmp_eq000062_0,
      O => instruction_fetch_module_imp_is_branch_verified_cmp_eq0000_pack_1
    );
  VGA_Madd_romAddr_add0037_xor_2_111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_8_17099,
      ADR1 => register_module_imp_registers_imp_regs_0_9_17107,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N1741
    );
  instruction_fetch_module_imp_is_branch_verified_cmp_eq000062 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(11),
      ADR1 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(10),
      ADR2 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(9),
      ADR3 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(8),
      O => instruction_fetch_module_imp_is_branch_verified_cmp_eq000062_56979
    );
  instruction_fetch_module_imp_is_branch_verified1 : X_LUT4
    generic map(
      INIT => X"2828"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_branch_out_16647,
      ADR1 => ID_forward_IF_regs_imp_branch_type_out_18595,
      ADR2 => instruction_fetch_module_imp_is_branch_verified_cmp_eq0000,
      ADR3 => VCC,
      O => instruction_fetch_module_imp_is_branch_verified
    );
  VGA_Madd_romAddr_add0045_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_9_15801,
      ADR1 => register_module_imp_registers_imp_regs_2_8_15800,
      ADR2 => register_module_imp_registers_imp_regs_2_10_15799,
      ADR3 => VCC,
      O => VGA_N49
    );
  VGA_Madd_romAddr_add0053_xor_3_111 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(9),
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => IF_ID_regs_imp_instruction_out(10),
      ADR3 => VCC,
      O => VGA_N51
    );
  instruction_fetch_module_imp_is_branch_verified_cmp_eq000049 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(15),
      ADR1 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(14),
      ADR2 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(13),
      ADR3 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(12),
      O => instruction_fetch_module_imp_is_branch_verified_cmp_eq000049_56991
    );
  keyboard_imp_key_value_3_mux0000161_SW0 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => keyboard_imp_key_value_3_mux0000124_0,
      ADR1 => keyboard_imp_lock_key_code(5),
      ADR2 => keyboard_imp_key_value_3_mux0000137,
      ADR3 => keyboard_imp_N8,
      O => N1743_pack_1
    );
  instruction_fetch_module_imp_is_branch_verified_cmp_eq000025 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(3),
      ADR1 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(2),
      ADR2 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(1),
      ADR3 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(0),
      O => instruction_fetch_module_imp_is_branch_verified_cmp_eq000025_56967
    );
  instruction_fetch_module_imp_is_branch_verified_cmp_eq000012 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(7),
      ADR1 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(6),
      ADR2 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(5),
      ADR3 => ID_forward_IF_regs_imp_branch_relative_reg_data_out(4),
      O => instruction_fetch_module_imp_is_branch_verified_cmp_eq000012_56955
    );
  write_back_data_from_alu_tmp_8_53_SW0 : X_LUT4
    generic map(
      INIT => X"F400"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_8_111_0,
      ADR2 => write_back_data_from_alu_tmp_8_5_0,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      O => N812
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_1_5 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => IF_ID_regs_imp_instruction_out(15),
      ADR3 => IF_ID_regs_imp_instruction_out(3),
      O => ID_ALU_regs_imp_wb_src_out_mux0001_1_5_57162
    );
  VGA_romAddr_mux0054_3_304_SW1 : X_LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_enable_out_16364,
      ADR1 => VGA_N276,
      ADR2 => VGA_y(5),
      ADR3 => VGA_y(4),
      O => N1456
    );
  VGA_romAddr_mux0054_3_157_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_3_125_0,
      ADR1 => VGA_romAddr_mux0054_3_111_0,
      ADR2 => VGA_bt_and0002_0,
      ADR3 => VGA_bt_and0001,
      O => N1689_pack_1
    );
  ID_ALU_regs_imp_op_code_out_mux0001_1_7 : X_LUT4
    generic map(
      INIT => X"0202"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_op_code_cmp_eq0007,
      ADR1 => IF_ID_regs_imp_instruction_out(1),
      ADR2 => IF_ID_regs_imp_instruction_out(0),
      ADR3 => VCC,
      O => ID_ALU_regs_imp_op_code_out_mux0001_1_7_57219
    );
  VGA_Madd_romAddr_add0021_xor_2_111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(12),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N1731
    );
  VGA_romAddr_mux0054_3_157_SW2 : X_LUT4
    generic map(
      INIT => X"EB41"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_romAddr_cmp_le0000_0,
      ADR2 => register_module_imp_registers_imp_regs_0_12_16376,
      ADR3 => N1689,
      O => N1943
    );
  register_module_imp_controller_imp_is_jump_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => IF_ID_regs_imp_instruction_out(12),
      ADR3 => IF_ID_regs_imp_instruction_out(14),
      O => register_module_imp_controller_imp_op_code_cmp_eq0007_pack_1
    );
  register_module_imp_registers_imp_read_data2_11_60_SW0 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_10_0,
      ADR2 => register_module_imp_registers_imp_N35,
      ADR3 => N1262_0,
      O => N850
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000044 : X_LUT4
    generic map(
      INIT => X"AA95"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(3),
      ADR1 => N1411,
      ADR2 => register_module_imp_controller_imp_mem_write_cmp_eq0000,
      ADR3 => register_module_imp_controller_imp_operand2_src_cmp_eq0003,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000044_57279
    );
  register_module_imp_registers_imp_regs_4_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_1_DXMUX_59285,
      CE => register_module_imp_registers_imp_regs_4_1_CEINV_59272,
      CLK => register_module_imp_registers_imp_regs_4_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_1_17144
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000060 : X_LUT4
    generic map(
      INIT => X"2100"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(1),
      ADR1 => N907_0,
      ADR2 => register_module_imp_decoder_imp_read_reg_2_1_1_18207,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_and000055_18208,
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu_pack_1
    );
  keyboard_imp_key_value_3_mux0000179_SW0 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(3),
      ADR1 => keyboard_imp_lock_key_code(4),
      ADR2 => keyboard_imp_lock_key_code(6),
      ADR3 => keyboard_imp_key_value_3_mux0000161_0,
      O => N1745_pack_1
    );
  register_module_imp_registers_imp_read_data2_12_60_SW0 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_10_0,
      ADR2 => register_module_imp_registers_imp_N35,
      ADR3 => N1260_0,
      O => N844
    );
  keyboard_imp_key_value_3_mux0000179 : X_LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      ADR0 => keyboard_imp_key_value_3_mux000021,
      ADR1 => keyboard_imp_lock_key_code(0),
      ADR2 => keyboard_imp_lock_key_code(5),
      ADR3 => N1745,
      O => keyboard_key_value(3)
    );
  VGA_romAddr_mux0054_9_539_SW0 : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_7_15874,
      ADR1 => VGA_y(4),
      ADR2 => register_module_imp_registers_imp_regs_1_5_15872,
      ADR3 => register_module_imp_registers_imp_regs_1_6_15871,
      O => N1825
    );
  VGA_romAddr_mux0054_5_528_SW0 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(10),
      ADR1 => IF_ID_regs_imp_instruction_out(8),
      ADR2 => IF_ID_regs_imp_instruction_out(9),
      ADR3 => IF_ID_regs_imp_instruction_out(11),
      O => N975
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_1_18 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(12),
      ADR2 => register_module_imp_controller_imp_wb_src_and0001,
      ADR3 => IF_ID_regs_imp_instruction_out(1),
      O => ID_ALU_regs_imp_wb_src_out_mux0001_1_18_57387
    );
  keyboard_imp_key_value_2_mux0000191 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => keyboard_imp_key_value_2_mux000090_0,
      ADR1 => keyboard_imp_key_value_2_mux0000156_0,
      ADR2 => keyboard_imp_key_value_2_mux0000189_0,
      ADR3 => VCC,
      O => keyboard_imp_key_value_2_mux0000191_pack_1
    );
  ALU_imp_tmp_0_132_SW0 : X_LUT4
    generic map(
      INIT => X"F3F5"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(0),
      ADR1 => ID_ALU_regs_imp_operand1_out(1),
      ADR2 => ID_ALU_regs_imp_operand2_out(2),
      ADR3 => ID_ALU_regs_imp_operand2_out(0),
      O => N725
    );
  register_module_imp_decoder_imp_write_back_reg_1_256_SW0 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => register_module_imp_N23,
      ADR1 => IF_ID_regs_imp_instruction_out(11),
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => register_module_imp_controller_imp_operand1_src_cmp_eq0000,
      O => N1723_pack_1
    );
  register_module_imp_registers_imp_read_data2_13_60_SW0 : X_LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      ADR0 => register_module_imp_operand2_src_tmp_1_0,
      ADR1 => immediate_from_id_tmp_10_0,
      ADR2 => register_module_imp_registers_imp_N35,
      ADR3 => N1258_0,
      O => N838
    );
  VGA_romAddr_mux0054_7_1112_SW0 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(3),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(1),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(2),
      ADR3 => VCC,
      O => N230
    );
  ALU_imp_Sh35_SW1 : X_LUT4
    generic map(
      INIT => X"ACAC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(0),
      ADR1 => ID_ALU_regs_imp_operand1_out(1),
      ADR2 => ID_ALU_regs_imp_operand2_out(0),
      ADR3 => VCC,
      O => N203
    );
  register_module_imp_decoder_imp_write_back_reg_1_256 : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => register_module_imp_decoder_imp_write_back_reg_1_229_0,
      ADR1 => register_module_imp_controller_imp_operand1_src_cmp_eq0007_0,
      ADR2 => register_module_imp_decoder_imp_write_back_reg_1_26_0,
      ADR3 => N1723,
      O => register_module_imp_N13
    );
  write_back_data_from_alu_tmp_15_5_SW0 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => write_back_data_from_alu_tmp_addsub0000(15),
      ADR1 => ID_ALU_regs_imp_wb_src_out(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1274
    );
  keyboard_imp_key_value_2_mux0000208 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => keyboard_imp_key_value_2_mux000027_0,
      ADR1 => keyboard_imp_lock_key_code(4),
      ADR2 => keyboard_imp_key_value_2_mux00009_0,
      ADR3 => keyboard_imp_key_value_2_mux0000191_18642,
      O => keyboard_key_value(2)
    );
  keyboard_imp_key_value_0_mux0000193_SW0 : X_LUT4
    generic map(
      INIT => X"444E"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(0),
      ADR1 => keyboard_imp_key_value_0_mux0000108,
      ADR2 => keyboard_imp_lock_key_code(5),
      ADR3 => keyboard_imp_lock_key_code(6),
      O => N1749
    );
  keyboard_imp_key_value_2_mux0000189 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(5),
      ADR1 => keyboard_imp_lock_key_code(6),
      ADR2 => keyboard_imp_N8,
      ADR3 => VCC,
      O => keyboard_imp_key_value_2_mux0000189_57464
    );
  VGA_romAddr_mux0054_9_501_SW0 : X_LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_11_16371,
      ADR1 => register_module_imp_registers_imp_regs_0_10_16372,
      ADR2 => VGA_y(4),
      ADR3 => register_module_imp_registers_imp_regs_0_9_17107,
      O => N1793
    );
  write_back_data_from_alu_tmp_8_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_immediate_out_8_Q,
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_8_111_57495
    );
  register_module_imp_controller_imp_wb_src_and00011 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(2),
      ADR1 => IF_ID_regs_imp_instruction_out(0),
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => VCC,
      O => register_module_imp_controller_imp_wb_src_and0001_pack_1
    );
  VGA_hst_mux0001_SW0 : X_LUT4
    generic map(
      INIT => X"8181"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(6),
      ADR3 => VCC,
      O => N31_pack_1
    );
  register_module_imp_decoder_imp_read_reg_1_2_1_SW0 : X_LUT4
    generic map(
      INIT => X"840C"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(7),
      ADR1 => MEM_WB_regs_imp_write_enable_out_16364,
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR3 => register_module_imp_N6,
      O => N623
    );
  write_back_data_from_alu_tmp_0_35_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => alu_result_from_alu_tmp_9_0,
      ADR1 => alu_result_from_alu_tmp_8_0,
      ADR2 => write_back_data_from_alu_tmp_0_27_0,
      ADR3 => alu_result_from_alu_tmp_10_0,
      O => N446
    );
  VGA_romAddr_and0000575_SW1 : X_LUT4
    generic map(
      INIT => X"FECC"
    )
    port map (
      ADR0 => VGA_bt_not000151_0,
      ADR1 => VGA_bt_not000140,
      ADR2 => VGA_romAddr_and0000194_0,
      ADR3 => VGA_romAddr_and0000162_17566,
      O => N542
    );
  VGA_romAddr_and0000684 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VGA_x(4),
      ADR2 => VGA_bt_or0000,
      ADR3 => VGA_romAddr_and0000674_0,
      O => VGA_romAddr_and0000684_pack_1
    );
  register_module_imp_decoder_imp_read_reg_1_2_1_SW2 : X_LUT4
    generic map(
      INIT => X"840C"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(7),
      ADR1 => ALU_MEM_regs_imp_reg_write_enable_out_15704,
      ADR2 => ALU_MEM_regs_imp_write_back_reg_out(2),
      ADR3 => register_module_imp_N6,
      O => N626
    );
  VGA_romAddr_and0000365 : X_LUT4
    generic map(
      INIT => X"EC00"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_x(5),
      ADR2 => VGA_N175,
      ADR3 => VGA_N30_0,
      O => VGA_romAddr_and0000365_57637
    );
  VGA_hst : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => VGA_hst_DXMUX_57526,
      CE => VCC,
      CLK => VGA_hst_CLKINV_57509,
      SET => VGA_hst_FFX_SET,
      RST => GND,
      O => VGA_hst_15723
    );
  VGA_hst_FFX_SETOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_hst_FFX_SET
    );
  VGA_romAddr_mux0054_8_2111_SW0 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(1),
      ADR1 => IF_ID_regs_imp_instruction_out(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N179
    );
  VGA_romAddr_and0000709 : X_LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => VGA_N315,
      ADR2 => VGA_bt_cmp_ge0008,
      ADR3 => VGA_romAddr_and0000684_18645,
      O => VGA_romAddr_and0000709_57661
    );
  register_module_imp_controller_imp_operand1_src92_SW0 : X_LUT4
    generic map(
      INIT => X"FDF9"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(2),
      ADR1 => IF_ID_regs_imp_instruction_out(1),
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => IF_ID_regs_imp_instruction_out(0),
      O => N1733
    );
  VGA_romAddr_mux0054_5_10 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => keyboard_key_value_5_0,
      ADR1 => keyboard_key_value_3_0,
      ADR2 => keyboard_imp_key_value_4_mux000034_0,
      ADR3 => keyboard_imp_key_value_4_mux0000262_16233,
      O => VGA_romAddr_mux0054_5_10_57702
    );
  VGA_romAddr_mux0054_4_652_SW0 : X_LUT4
    generic map(
      INIT => X"6755"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_9_17107,
      ADR1 => register_module_imp_registers_imp_regs_0_8_17099,
      ADR2 => register_module_imp_registers_imp_regs_0_10_16372,
      ADR3 => register_module_imp_registers_imp_regs_0_11_16371,
      O => N1771
    );
  VGA_hst_mux0001 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => N31,
      ADR1 => VGA_x(9),
      ADR2 => VGA_x(8),
      ADR3 => VGA_x(7),
      O => VGA_hst_mux0001_57523
    );
  VGA_romAddr_mux0054_8_661_SW0 : X_LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_11_16371,
      ADR1 => register_module_imp_registers_imp_regs_0_9_17107,
      ADR2 => register_module_imp_registers_imp_regs_0_8_17099,
      ADR3 => register_module_imp_registers_imp_regs_0_10_16372,
      O => N1487
    );
  VGA_romAddr_and0000258 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VGA_x(5),
      ADR2 => VGA_N420,
      ADR3 => VCC,
      O => VGA_romAddr_and0000258_57630
    );
  VGA_romAddr_and0000162 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => VGA_romAddr_and0000145_0,
      ADR1 => VGA_romAddr_and0000159_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_and0000162_pack_1
    );
  keyboard_imp_stat_FSM_FFd1_In15 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_paral_data(7),
      ADR1 => keyboard_imp_keyboard_drv_obj_paral_data(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_stat_FSM_FFd1_In15_57841
    );
  VGA_romAddr_mux0054_6_71 : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => VGA_N150_0,
      ADR1 => keyboard_key_value_2_0,
      ADR2 => VGA_romAddr_mux0054_6_64_18649,
      ADR3 => keyboard_key_value_3_0,
      O => VGA_romAddr_mux0054_6_71_57769
    );
  VGA_romAddr_mux0054_9_22 : X_LUT4
    generic map(
      INIT => X"13FF"
    )
    port map (
      ADR0 => keyboard_key_value_0_0,
      ADR1 => keyboard_key_value_2_0,
      ADR2 => keyboard_key_value_1_0,
      ADR3 => keyboard_key_value_3_0,
      O => VGA_romAddr_mux0054_9_22_57709
    );
  VGA_romAddr_mux0054_8_24 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => keyboard_key_value_3_0,
      ADR1 => keyboard_key_value_1_0,
      ADR2 => keyboard_key_value_0_0,
      ADR3 => keyboard_key_value_2_0,
      O => VGA_romAddr_mux0054_8_24_57785
    );
  VGA_romAddr_mux0054_9_108 : X_LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      ADR0 => VGA_romAddr_mux0054_9_44_0,
      ADR1 => keyboard_key_value_5_0,
      ADR2 => VGA_bt_and0141_0,
      ADR3 => VGA_romAddr_mux0054_9_83_18652,
      O => VGA_romAddr_mux0054_9_108_57817
    );
  VGA_romAddr_mux0054_9_11111_SW0 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(4),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N602
    );
  keyboard_imp_lock_key_code_not00014 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_paral_data(1),
      ADR1 => keyboard_imp_keyboard_drv_obj_paral_data(0),
      ADR2 => keyboard_imp_keyboard_drv_obj_paral_data(3),
      ADR3 => keyboard_imp_keyboard_drv_obj_paral_data(2),
      O => keyboard_imp_lock_key_code_not00014_57865
    );
  write_back_data_from_alu_tmp_3_53_SW0 : X_LUT4
    generic map(
      INIT => X"F400"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_3_111_0,
      ADR2 => write_back_data_from_alu_tmp_3_5_16361,
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      O => N883
    );
  write_back_data_from_alu_tmp_8_53_SW1 : X_LUT4
    generic map(
      INIT => X"44C4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => write_back_data_from_alu_tmp_addsub0000(8),
      ADR3 => ID_ALU_regs_imp_wb_src_out(2),
      O => N813
    );
  VGA_romAddr_mux0054_4_58 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => keyboard_key_value_1_0,
      ADR1 => VGA_romAddr_mux0054_4_29_0,
      ADR2 => VGA_bt_and0141_0,
      ADR3 => VGA_N293_0,
      O => VGA_romAddr_mux0054_4_58_57724
    );
  VGA_romAddr_mux0055_6_21 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => keyboard_key_value_0_0,
      ADR1 => keyboard_key_value_1_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_N150
    );
  keyboard_imp_stat_FSM_FFd1_In44 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_paral_data(0),
      ADR1 => keyboard_imp_keyboard_drv_obj_paral_data(1),
      ADR2 => keyboard_imp_keyboard_drv_obj_paral_data(2),
      ADR3 => keyboard_imp_keyboard_drv_obj_paral_data(3),
      O => keyboard_imp_stat_FSM_FFd1_In44_57858
    );
  VGA_romAddr_mux0054_8_139_SW0 : X_LUT4
    generic map(
      INIT => X"1818"
    )
    port map (
      ADR0 => keyboard_key_value_1_0,
      ADR1 => keyboard_key_value_0_0,
      ADR2 => keyboard_key_value_2_0,
      ADR3 => VCC,
      O => N1785
    );
  VGA_romAddr_mux0054_5_63 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => VGA_N12,
      ADR1 => VGA_N109,
      ADR2 => VGA_N315,
      ADR3 => VGA_y(6),
      O => VGA_romAddr_mux0054_5_63_57745
    );
  VGA_romAddr_mux0054_9_83 : X_LUT4
    generic map(
      INIT => X"0302"
    )
    port map (
      ADR0 => keyboard_key_value_3_0,
      ADR1 => keyboard_imp_key_value_4_mux0000262_16233,
      ADR2 => keyboard_imp_key_value_4_mux000034_0,
      ADR3 => N1873_0,
      O => VGA_romAddr_mux0054_9_83_pack_1
    );
  VGA_romAddr_mux0054_6_64 : X_LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      ADR0 => keyboard_imp_key_value_5_mux000064_0,
      ADR1 => keyboard_key_value_4_0,
      ADR2 => keyboard_imp_key_value_5_mux0000168_16675,
      ADR3 => keyboard_imp_key_value_5_mux000035_0,
      O => VGA_romAddr_mux0054_6_64_pack_1
    );
  ALU_imp_tmp_or00049 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(9),
      ADR1 => ID_ALU_regs_imp_operand2_out(8),
      ADR2 => ID_ALU_regs_imp_operand2_out(7),
      ADR3 => ID_ALU_regs_imp_operand2_out(6),
      O => ALU_imp_tmp_or00049_57973
    );
  VGA_romAddr_mux0054_4_91 : X_LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => N1915,
      ADR2 => VGA_romAddr_add0001(5),
      ADR3 => VGA_Madd_romAddr_addsub0000_Madd_lut(0),
      O => VGA_romAddr_mux0054_4_91_57997
    );
  write_back_data_from_alu_tmp_0_103 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(9),
      ADR1 => ID_ALU_regs_imp_operand1_out(10),
      ADR2 => ID_ALU_regs_imp_operand1_out(11),
      ADR3 => ID_ALU_regs_imp_operand1_out(12),
      O => write_back_data_from_alu_tmp_0_103_58026
    );
  register_module_imp_registers_imp_sp_not00011 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_N36,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(1),
      ADR2 => MEM_WB_regs_imp_write_back_reg_out(0),
      ADR3 => VCC,
      O => register_module_imp_registers_imp_sp_not0001
    );
  ALU_imp_tmp_0_143_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"3F5F"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(8),
      ADR1 => ID_ALU_regs_imp_operand1_out(10),
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ID_ALU_regs_imp_operand2_out(1),
      O => N1421
    );
  write_back_data_from_alu_tmp_6_53_SW1 : X_LUT4
    generic map(
      INIT => X"44C4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => write_back_data_from_alu_tmp_addsub0000(6),
      ADR3 => ID_ALU_regs_imp_wb_src_out(2),
      O => N810
    );
  VGA_romAddr_mux0054_4_29_SW0 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => keyboard_imp_key_value_5_mux000064_0,
      ADR1 => keyboard_key_value_3_0,
      ADR2 => keyboard_imp_key_value_5_mux000035_0,
      ADR3 => keyboard_key_value_4_0,
      O => N1927_pack_1
    );
  write_back_data_from_alu_tmp_15_26 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_data_from_reg_out(15),
      ADR2 => ID_ALU_regs_imp_wb_src_out(0),
      ADR3 => alu_result_from_alu_tmp_15_0,
      O => write_back_data_from_alu_tmp_15_26_pack_1
    );
  ALU_imp_tmp_or00044 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(13),
      ADR1 => ID_ALU_regs_imp_operand2_out(12),
      ADR2 => ID_ALU_regs_imp_operand2_out(11),
      ADR3 => ID_ALU_regs_imp_operand2_out(10),
      O => ALU_imp_tmp_or00044_57961
    );
  VGA_romAddr_mux0054_4_29 : X_LUT4
    generic map(
      INIT => X"FFEB"
    )
    port map (
      ADR0 => keyboard_imp_key_value_5_mux0000168_16675,
      ADR1 => keyboard_key_value_0_0,
      ADR2 => keyboard_key_value_2_0,
      ADR3 => N1927,
      O => VGA_romAddr_mux0054_4_29_57937
    );
  VGA_romAddr_mux0054_4_91_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VGA_y(7),
      ADR2 => VGA_y(8),
      ADR3 => VCC,
      O => N1915_pack_1
    );
  write_back_data_from_alu_tmp_0_111 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(3),
      ADR1 => ID_ALU_regs_imp_operand1_out(0),
      ADR2 => ID_ALU_regs_imp_operand1_out(1),
      ADR3 => ID_ALU_regs_imp_operand1_out(13),
      O => write_back_data_from_alu_tmp_0_111_58009
    );
  ALU_MEM_regs_imp_write_back_data_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_write_back_data_out_15_DXMUX_58065,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_write_back_data_out_15_CLKINV_58049,
      SET => GND,
      RST => ALU_MEM_regs_imp_write_back_data_out_15_FFX_RSTAND_58070,
      O => ALU_MEM_regs_imp_write_back_data_out(15)
    );
  ALU_MEM_regs_imp_write_back_data_out_15_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_write_back_data_out_15_FFX_RSTAND_58070
    );
  write_back_data_from_alu_tmp_3_53_SW1 : X_LUT4
    generic map(
      INIT => X"44C4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => write_back_data_from_alu_tmp_addsub0000(3),
      ADR3 => ID_ALU_regs_imp_wb_src_out(2),
      O => N884
    );
  write_back_data_from_alu_tmp_15_53 : X_LUT4
    generic map(
      INIT => X"5F4E"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => write_back_data_from_alu_tmp_10_111_0,
      ADR2 => N1274_0,
      ADR3 => write_back_data_from_alu_tmp_15_26_17412,
      O => write_back_data_from_alu_tmp(15)
    );
  write_back_data_from_alu_tmp_6_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_immediate_out_6_Q,
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_6_111_58117
    );
  VGA_romAddr_mux0054_8_302 : X_LUT4
    generic map(
      INIT => X"0A08"
    )
    port map (
      ADR0 => VGA_bt_and0142_0,
      ADR1 => VGA_romAddr_mux0054_8_263,
      ADR2 => VGA_N278,
      ADR3 => N1773,
      O => VGA_romAddr_mux0054_8_302_58177
    );
  VGA_romAddr_mux0054_9_1141_SW0 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => pc_from_if_tmp_3_0,
      ADR1 => pc_from_if_tmp_1_0,
      ADR2 => pc_from_if_tmp_2_0,
      ADR3 => VCC,
      O => N665
    );
  VGA_romAddr_mux0054_9_1141_SW1 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => pc_from_if_tmp_3_0,
      ADR1 => pc_from_if_tmp_1_0,
      ADR2 => pc_from_if_tmp_2_0,
      ADR3 => pc_from_if_tmp_0_0,
      O => N1099_pack_2
    );
  write_back_data_from_alu_tmp_4_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_immediate_out_4_Q,
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_4_111_58153
    );
  Mrom_disp161 : X_LUT4
    generic map(
      INIT => X"B6DD"
    )
    port map (
      ADR0 => pc_from_if_tmp_2_0,
      ADR1 => pc_from_if_tmp_3_0,
      ADR2 => pc_from_if_tmp_1_0,
      ADR3 => pc_from_if_tmp_0_0,
      O => disp1_6_OBUF_58225
    );
  VGA_romAddr_mux0054_5_1872 : X_LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      ADR0 => N1099,
      ADR1 => pc_from_if_tmp_2_0,
      ADR2 => VGA_bt_and0151_0,
      ADR3 => VGA_bt_and0150,
      O => VGA_romAddr_mux0054_5_1872_58249
    );
  VGA_romAddr_mux0054_8_302_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VGA_romAddr_cmp_le0000_0,
      ADR2 => VGA_romAddr_cmp_le0001_0,
      ADR3 => VCC,
      O => N1773_pack_1
    );
  VGA_romAddr_mux0054_8_50_SW0 : X_LUT4
    generic map(
      INIT => X"A8AB"
    )
    port map (
      ADR0 => keyboard_key_value_3_0,
      ADR1 => keyboard_imp_key_value_4_mux0000262_16233,
      ADR2 => keyboard_imp_key_value_4_mux000034_0,
      ADR3 => VGA_romAddr_mux0054_8_24_0,
      O => N1869_pack_1
    );
  write_back_data_from_alu_tmp_2_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_immediate_out_2_Q,
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_2_111_58109
    );
  write_back_data_from_alu_tmp_3_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_immediate_out_3_Q,
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_3_111_58133
    );
  write_back_data_from_alu_tmp_7_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_immediate_out_7_Q,
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_7_111_58093
    );
  write_back_data_from_alu_tmp_1_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_immediate_out_1_Q,
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_1_111_58085
    );
  write_back_data_from_alu_tmp_5_111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_immediate_out_5_Q,
      ADR1 => ID_ALU_regs_imp_wb_src_out(0),
      ADR2 => ID_ALU_regs_imp_wb_src_out(2),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_5_111_58141
    );
  VGA_romAddr_mux0054_6_1357_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0600"
    )
    port map (
      ADR0 => address_in_to_if_tmp_7_0,
      ADR1 => N663_0,
      ADR2 => VGA_bt_and0149_0,
      ADR3 => VGA_bt_and01511_16688,
      O => N1130
    );
  VGA_bt_mux0000_0_1234 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => VGA_bt_and0150,
      ADR1 => VGA_bt_and0148_16012,
      ADR2 => VGA_bt_and0149_0,
      ADR3 => N1126_0,
      O => VGA_bt_mux0000_0_1234_58201
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_1_or00001_SW1 : X_LUT4
    generic map(
      INIT => X"557F"
    )
    port map (
      ADR0 => read_reg_1_from_id_3_0,
      ADR1 => read_reg_1_from_id(1),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => read_reg_1_from_id(2),
      O => N612
    );
  ID_ALU_regs_imp_pc_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_9_DYMUX_58562,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_9_CLKINV_58559,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_9_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(8)
    );
  register_module_imp_decoder_imp_read_reg_2_1_1 : X_LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand2_src_cmp_eq0002_0,
      ADR1 => IF_ID_regs_imp_instruction_out(9),
      ADR2 => IF_ID_regs_imp_instruction_out(6),
      ADR3 => read_reg_2_from_id_3_0,
      O => read_reg_2_from_id_1_pack_1
    );
  register_module_imp_decoder_imp_read_reg_1_2_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(7),
      ADR1 => register_module_imp_N6,
      ADR2 => IF_ID_regs_imp_instruction_out(10),
      ADR3 => register_module_imp_N15,
      O => read_reg_1_from_id_2_pack_1
    );
  register_module_imp_registers_imp_read_data2_0_211 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => read_reg_2_from_id(0),
      ADR1 => read_reg_2_from_id(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_N42
    );
  VGA_romAddr_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_1_DYMUX_58285,
      CE => VGA_romAddr_1_CEINV_58282,
      CLK => VGA_romAddr_1_CLKINV_58283,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(0)
    );
  VGA_romAddr_mux0054_3_1676_SW1 : X_LUT4
    generic map(
      INIT => X"2223"
    )
    port map (
      ADR0 => VGA_bt_and0141_0,
      ADR1 => VGA_romAddr_mux0054_3_85_0,
      ADR2 => VGA_romAddr_mux0054_3_422_0,
      ADR3 => N621,
      O => VGA_romAddr_mux0054_3_1676_SW1_O_pack_1
    );
  VGA_romAddr_mux0054_8_50 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => N1869,
      ADR1 => keyboard_key_value_1_0,
      ADR2 => keyboard_key_value_2_0,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_8_50_58273
    );
  VGA_romAddr_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_1_DXMUX_58291,
      CE => VGA_romAddr_1_CEINV_58282,
      CLK => VGA_romAddr_1_CLKINV_58283,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(1)
    );
  VGA_romAddr_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_3_DYMUX_58320,
      CE => VGA_romAddr_3_CEINV_58310,
      CLK => VGA_romAddr_3_CLKINV_58311,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(2)
    );
  VGA_romAddr_mux0054_3_1676 : X_LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      ADR0 => VGA_bt_and0140_17454,
      ADR1 => VGA_romAddr_mux0054_3_1536_0,
      ADR2 => N1351_0,
      ADR3 => VGA_romAddr_mux0054_3_1676_SW1_O,
      O => VGA_romAddr_mux0054(3)
    );
  VGA_romAddr_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_romAddr_3_DXMUX_58332,
      CE => VGA_romAddr_3_CEINV_58310,
      CLK => VGA_romAddr_3_CLKINV_58311,
      SET => GND,
      RST => GND,
      O => VGA_romAddr(3)
    );
  VGA_romAddr_mux0054_7_78_SW0 : X_LUT4
    generic map(
      INIT => X"DE8A"
    )
    port map (
      ADR0 => keyboard_key_value_2_0,
      ADR1 => keyboard_key_value_5_0,
      ADR2 => keyboard_key_value_0_0,
      ADR3 => keyboard_key_value_1_0,
      O => N1865_pack_1
    );
  VGA_romAddr_mux0054_7_180_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"5F4C"
    )
    port map (
      ADR0 => N1865,
      ADR1 => keyboard_imp_key_value_4_mux0000262_16233,
      ADR2 => keyboard_key_value_3_0,
      ADR3 => keyboard_imp_key_value_4_mux000034_0,
      O => N1925
    );
  register_module_imp_decoder_imp_read_reg_1_0_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(8),
      ADR1 => IF_ID_regs_imp_instruction_out(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_decoder_imp_read_reg_1_0_0_58375
    );
  register_module_imp_controller_imp_reg_write_enable74 : X_LUT4
    generic map(
      INIT => X"0280"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand1_src_cmp_eq0006_0,
      ADR1 => IF_ID_regs_imp_instruction_out(9),
      ADR2 => IF_ID_regs_imp_instruction_out(8),
      ADR3 => IF_ID_regs_imp_instruction_out(10),
      O => register_module_imp_controller_imp_reg_write_enable74_58382
    );
  register_module_imp_decoder_imp_read_reg_2_2_1 : X_LUT4
    generic map(
      INIT => X"0A03"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(10),
      ADR1 => N1305_0,
      ADR2 => register_module_imp_controller_imp_operand2_src_cmp_eq0003,
      ADR3 => register_module_imp_controller_imp_operand2_src_cmp_eq0002_0,
      O => read_reg_2_from_id_2_pack_1
    );
  ID_ALU_regs_imp_pc_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_3_DXMUX_58498,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_3_CLKINV_58487,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_3_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(3)
    );
  ID_ALU_regs_imp_pc_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_5_DXMUX_58522,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_5_CLKINV_58511,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_5_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(5)
    );
  ID_ALU_regs_imp_pc_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_7_DYMUX_58538,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_7_CLKINV_58535,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_7_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(6)
    );
  ID_ALU_regs_imp_pc_out_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_1_DYMUX_58466,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_1_CLKINV_58463,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_1_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(0)
    );
  ID_ALU_regs_imp_pc_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_5_DYMUX_58514,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_5_CLKINV_58511,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_5_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(4)
    );
  ID_ALU_regs_imp_pc_out_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_1_DXMUX_58474,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_1_CLKINV_58463,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_1_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(1)
    );
  ID_ALU_regs_imp_pc_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_7_DXMUX_58546,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_7_CLKINV_58535,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_7_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(7)
    );
  ID_ALU_regs_imp_pc_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_3_DYMUX_58490,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_3_CLKINV_58487,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_3_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(2)
    );
  RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000055 : X_LUT4
    generic map(
      INIT => X"8020"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_enable_out_16364,
      ADR1 => MEM_WB_regs_imp_write_back_reg_out(2),
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000044_0,
      ADR3 => read_reg_2_from_id(2),
      O => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_and000055_58454
    );
  VGA_Mcount_x_eqn_81 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_Result(8),
      ADR1 => VGA_x_cmp_eq0000_16852,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_eqn_8
    );
  VGA_x_4_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_4_1_DYMUX_55308,
      CE => VCC,
      CLK => VGA_x_4_1_CLKINV_55297,
      SET => GND,
      RST => VGA_x_4_1_FFY_RSTAND_55313,
      O => VGA_x_4_1_18519
    );
  VGA_x_4_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_4_1_FFY_RSTAND_55313
    );
  VGA_x_8_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_8_1_DYMUX_55404,
      CE => VCC,
      CLK => VGA_x_8_1_CLKINV_55393,
      SET => GND,
      RST => VGA_x_8_1_FFY_RSTAND_55409,
      O => VGA_x_8_1_18191
    );
  VGA_x_8_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_8_1_FFY_RSTAND_55409
    );
  VGA_x_5_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_5_1_DYMUX_55332,
      CE => VCC,
      CLK => VGA_x_5_1_CLKINV_55321,
      SET => GND,
      RST => VGA_x_5_1_FFY_RSTAND_55337,
      O => VGA_x_5_1_18520
    );
  VGA_x_5_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_5_1_FFY_RSTAND_55337
    );
  VGA_Mcount_x_eqn_91 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_Result(9),
      ADR1 => VGA_x_cmp_eq0000_16852,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_eqn_9
    );
  VGA_Mcount_x_eqn_51 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_Result(5),
      ADR1 => VGA_x_cmp_eq0000_16852,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_eqn_5
    );
  VGA_Mcount_x_eqn_71 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_Result(7),
      ADR1 => VGA_x_cmp_eq0000_16852,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_eqn_7
    );
  VGA_x_9_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_9_1_DYMUX_55428,
      CE => VCC,
      CLK => VGA_x_9_1_CLKINV_55417,
      SET => GND,
      RST => VGA_x_9_1_FFY_RSTAND_55433,
      O => VGA_x_9_1_18192
    );
  VGA_x_9_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_9_1_FFY_RSTAND_55433
    );
  VGA_Mcount_x_eqn_61 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_Result(6),
      ADR1 => VGA_x_cmp_eq0000_16852,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_eqn_6
    );
  VGA_x_6_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_6_1_DYMUX_55356,
      CE => VCC,
      CLK => VGA_x_6_1_CLKINV_55345,
      SET => GND,
      RST => VGA_x_6_1_FFY_RSTAND_55361,
      O => VGA_x_6_1_18563
    );
  VGA_x_6_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_6_1_FFY_RSTAND_55361
    );
  VGA_x_7_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_7_1_DYMUX_55380,
      CE => VCC,
      CLK => VGA_x_7_1_CLKINV_55369,
      SET => GND,
      RST => VGA_x_7_1_FFY_RSTAND_55385,
      O => VGA_x_7_1_18193
    );
  VGA_x_7_1_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_7_1_FFY_RSTAND_55385
    );
  write_back_data_from_mem_tmp_4_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(4),
      ADR2 => N1709,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(4)
    );
  write_back_data_from_mem_tmp_5_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(5),
      ADR2 => N1707,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(5)
    );
  register_module_imp_controller_imp_op_code_cmp_eq00061 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(0),
      ADR1 => IF_ID_regs_imp_instruction_out(1),
      ADR2 => IF_ID_regs_imp_instruction_out(2),
      ADR3 => IF_ID_regs_imp_instruction_out(3),
      O => register_module_imp_controller_imp_op_code_cmp_eq0006_pack_1
    );
  MEM_WB_regs_imp_write_back_data_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_3_DXMUX_55464,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_3_CLKINV_55447,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_3_FFX_RSTAND_55469,
      O => MEM_WB_regs_imp_write_back_data_out(3)
    );
  MEM_WB_regs_imp_write_back_data_out_3_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_3_FFX_RSTAND_55469
    );
  write_back_data_from_mem_tmp_5_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N326,
      ADR3 => N342,
      O => N1707_pack_2
    );
  write_back_data_from_mem_tmp_3_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N328,
      ADR3 => N344,
      O => N1699_pack_2
    );
  register_module_imp_controller_imp_operand2_src_0_65 : X_LUT4
    generic map(
      INIT => X"FDFD"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(2),
      ADR1 => IF_ID_regs_imp_instruction_out(0),
      ADR2 => IF_ID_regs_imp_instruction_out(1),
      ADR3 => VCC,
      O => register_module_imp_controller_imp_operand2_src_0_65_55492
    );
  write_back_data_from_mem_tmp_3_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(3),
      ADR2 => N1699,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(3)
    );
  write_back_data_from_mem_tmp_4_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N327,
      ADR3 => N343,
      O => N1709_pack_2
    );
  register_module_imp_controller_imp_op_code_cmp_eq00041 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(1),
      ADR1 => IF_ID_regs_imp_instruction_out(2),
      ADR2 => IF_ID_regs_imp_instruction_out(3),
      ADR3 => IF_ID_regs_imp_instruction_out(0),
      O => register_module_imp_controller_imp_op_code_cmp_eq0004
    );
  MEM_WB_regs_imp_write_back_data_out_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_4_DXMUX_55548,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_4_CLKINV_55531,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_4_FFX_RSTAND_55553,
      O => MEM_WB_regs_imp_write_back_data_out(4)
    );
  MEM_WB_regs_imp_write_back_data_out_4_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_4_FFX_RSTAND_55553
    );
  MEM_WB_regs_imp_write_back_data_out_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_5_DXMUX_55584,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_5_CLKINV_55567,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_5_FFX_RSTAND_55589,
      O => MEM_WB_regs_imp_write_back_data_out(5)
    );
  MEM_WB_regs_imp_write_back_data_out_5_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_5_FFX_RSTAND_55589
    );
  ID_ALU_regs_imp_op_code_out_mux0001_2_27_SW0 : X_LUT4
    generic map(
      INIT => X"1113"
    )
    port map (
      ADR0 => register_module_imp_N61,
      ADR1 => ID_ALU_regs_imp_op_code_out_mux0001_1_7_0,
      ADR2 => register_module_imp_N64_0,
      ADR3 => register_module_imp_controller_imp_op_code_cmp_eq0006,
      O => N1789
    );
  write_back_data_from_mem_tmp_6_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N325,
      ADR3 => N341,
      O => N1697_pack_2
    );
  write_back_data_from_mem_tmp_8_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(8),
      ADR2 => N1695,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(8)
    );
  MEM_WB_regs_imp_write_back_data_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_8_DXMUX_55716,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_8_CLKINV_55699,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_8_FFX_RSTAND_55721,
      O => MEM_WB_regs_imp_write_back_data_out(8)
    );
  MEM_WB_regs_imp_write_back_data_out_8_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_8_FFX_RSTAND_55721
    );
  ALU_imp_tmp_1_0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => ALU_imp_tmp_cmp_eq0004,
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_tmp_1_0_55640
    );
  register_module_imp_registers_imp_read_data2_4_53_SW0_F_SW0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(4),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1809
    );
  write_back_data_from_mem_tmp_6_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(6),
      ADR2 => N1697,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(6)
    );
  MEM_WB_regs_imp_write_back_data_out_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_7_DXMUX_55680,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_7_CLKINV_55663,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_7_FFX_RSTAND_55685,
      O => MEM_WB_regs_imp_write_back_data_out(7)
    );
  MEM_WB_regs_imp_write_back_data_out_7_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_7_FFX_RSTAND_55685
    );
  write_back_data_from_mem_tmp_7_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N324,
      ADR3 => N340,
      O => N1705_pack_2
    );
  register_module_imp_registers_imp_read_data2_7_53_SW0_F_SW0 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => MEM_WB_regs_imp_write_back_data_out(7),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_wb_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1805
    );
  MEM_WB_regs_imp_write_back_data_out_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_6_DXMUX_55620,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_6_CLKINV_55603,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_6_FFX_RSTAND_55625,
      O => MEM_WB_regs_imp_write_back_data_out(6)
    );
  MEM_WB_regs_imp_write_back_data_out_6_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_6_FFX_RSTAND_55625
    );
  write_back_data_from_mem_tmp_8_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N323,
      ADR3 => N339,
      O => N1695_pack_2
    );
  write_back_data_from_mem_tmp_9_SW2 : X_LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(15),
      ADR2 => N322,
      ADR3 => N338,
      O => N1693_pack_2
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_1_SW0 : X_LUT4
    generic map(
      INIT => X"0909"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => ID_ALU_regs_imp_op_code_out(0),
      ADR2 => ID_ALU_regs_imp_op_code_out(3),
      ADR3 => VCC,
      O => N1070
    );
  write_back_data_from_mem_tmp_7_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(7),
      ADR2 => N1705,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(7)
    );
  ALU_imp_tmp_15_90 : X_LUT4
    generic map(
      INIT => X"3120"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_Sh107,
      ADR3 => ALU_imp_Sh111,
      O => ALU_imp_tmp_15_90_55900
    );
  ALU_imp_Sh18195_SW0 : X_LUT4
    generic map(
      INIT => X"7272"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(3),
      ADR1 => ALU_imp_Sh10,
      ADR2 => N925_0,
      ADR3 => VCC,
      O => N388
    );
  ALU_imp_tmp_7_64 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_Sh107,
      ADR3 => ALU_imp_tmp_cmp_eq0010,
      O => ALU_imp_tmp_7_64_55893
    );
  ALU_imp_tmp_9_76 : X_LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      ADR0 => ALU_imp_N12,
      ADR1 => ALU_imp_Sh73,
      ADR2 => ALU_imp_N72,
      ADR3 => ALU_imp_N27_0,
      O => ALU_imp_tmp_9_76_55941
    );
  ALU_imp_tmp_6_103 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => ALU_imp_Sh10,
      ADR1 => ALU_imp_N27_0,
      ADR2 => ALU_imp_N72,
      ADR3 => VCC,
      O => ALU_imp_tmp_6_103_55924
    );
  keyboard_imp_key_value_1_mux0000237 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => keyboard_imp_key_value_1_mux0000101,
      ADR1 => keyboard_imp_lock_key_code(0),
      ADR2 => keyboard_imp_key_value_1_mux000068_0,
      ADR3 => N1751_0,
      O => keyboard_imp_key_value_1_mux0000237_pack_1
    );
  keyboard_imp_key_value_5_mux000035 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(0),
      ADR1 => keyboard_imp_key_value_5_mux000022_0,
      ADR2 => keyboard_imp_lock_key_code(4),
      ADR3 => keyboard_imp_key_value_5_mux00009_18622,
      O => keyboard_imp_key_value_5_mux000035_55828
    );
  ALU_imp_tmp_3_51 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out(0),
      ADR1 => ID_ALU_regs_imp_op_code_out(3),
      ADR2 => ID_ALU_regs_imp_operand2_out(2),
      ADR3 => ALU_imp_N17,
      O => ALU_imp_tmp_3_51_55844
    );
  ALU_imp_Maddsub_tmp_addsub0000_lut_2_SW0 : X_LUT4
    generic map(
      INIT => X"0909"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_op_code_out(0),
      ADR2 => ID_ALU_regs_imp_op_code_out(1),
      ADR3 => VCC,
      O => N1157
    );
  keyboard_imp_key_value_1_mux0000254 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => keyboard_imp_key_value_1_mux000022_0,
      ADR1 => keyboard_imp_lock_key_code(5),
      ADR2 => keyboard_imp_key_value_1_mux00008_0,
      ADR3 => keyboard_imp_key_value_1_mux0000237_18621,
      O => keyboard_key_value(1)
    );
  ALU_imp_tmp_4_80 : X_LUT4
    generic map(
      INIT => X"3230"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(4),
      ADR1 => ID_ALU_regs_imp_operand1_out(4),
      ADR2 => ALU_imp_tmp_cmp_eq0006,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_4_80_55869
    );
  MEM_WB_regs_imp_write_back_data_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => MEM_WB_regs_imp_write_back_data_out_9_DXMUX_55776,
      CE => VCC,
      CLK => MEM_WB_regs_imp_write_back_data_out_9_CLKINV_55759,
      SET => GND,
      RST => MEM_WB_regs_imp_write_back_data_out_9_FFX_RSTAND_55781,
      O => MEM_WB_regs_imp_write_back_data_out(9)
    );
  MEM_WB_regs_imp_write_back_data_out_9_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => MEM_WB_regs_imp_write_back_data_out_9_FFX_RSTAND_55781
    );
  keyboard_imp_key_value_5_mux00009 : X_LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      ADR0 => keyboard_imp_lock_key_code(5),
      ADR1 => keyboard_imp_lock_key_code(3),
      ADR2 => keyboard_imp_lock_key_code(1),
      ADR3 => keyboard_imp_lock_key_code(6),
      O => keyboard_imp_key_value_5_mux00009_pack_1
    );
  ALU_imp_tmp_12_58_SW0 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(12),
      ADR1 => ALU_imp_tmp_cmp_eq0006,
      ADR2 => ALU_imp_tmp_cmp_eq0004,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => N1357
    );
  write_back_data_from_mem_tmp_9_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_read_out_16051,
      ADR1 => ALU_MEM_regs_imp_write_back_data_out(9),
      ADR2 => N1693,
      ADR3 => VCC,
      O => write_back_data_from_mem_tmp(9)
    );
  keyboard_imp_keyboard_drv_obj_check_mux000084 : X_LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_check_mux000057_0,
      ADR1 => keyboard_imp_keyboard_drv_obj_check_mux000070_0,
      ADR2 => keyboard_imp_keyboard_drv_obj_check_16035,
      ADR3 => keyboard_imp_keyboard_drv_obj_N15,
      O => keyboard_imp_keyboard_drv_obj_check_mux000084_pack_2
    );
  VGA_x_1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_x_1_1_DXMUX_55980,
      CE => VCC,
      CLK => VGA_x_1_1_CLKINV_55962,
      SET => GND,
      RST => VGA_x_1_1_FFX_RSTAND_55985,
      O => VGA_x_1_1_16790
    );
  VGA_x_1_1_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_x_1_1_FFX_RSTAND_55985
    );
  keyboard_imp_keyboard_drv_obj_check_mux000012 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3_16679,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_16680,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5_16429,
      ADR3 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_16430,
      O => keyboard_imp_keyboard_drv_obj_check_mux000012_56025
    );
  keyboard_imp_keyboard_drv_obj_check_mux0000115 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_check_mux000033,
      ADR1 => keyboard_imp_keyboard_drv_obj_check_mux000084_18625,
      ADR2 => keyboard_imp_keyboard_drv_obj_check_mux0000113_0,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_check_mux0000
    );
  write_back_data_from_alu_tmp_9_53_SW1 : X_LUT4
    generic map(
      INIT => X"44C4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(1),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      ADR2 => write_back_data_from_alu_tmp_addsub0000(9),
      ADR3 => ID_ALU_regs_imp_wb_src_out(2),
      O => N816
    );
  ALU_imp_tmp_10_76 : X_LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      ADR0 => ALU_imp_N12,
      ADR1 => ALU_imp_Sh10,
      ADR2 => ALU_imp_N72,
      ADR3 => ALU_imp_N27_0,
      O => ALU_imp_tmp_10_76_55948
    );
  keyboard_imp_keyboard_drv_obj_check_mux000057 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd3_16679,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd4_16680,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd5_16429,
      ADR3 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd6_16430,
      O => keyboard_imp_keyboard_drv_obj_check_mux000057_56032
    );
  VGA_x_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => VGA_N289,
      ADR1 => VGA_N298,
      ADR2 => VGA_x(9),
      ADR3 => N9_0,
      O => VGA_x_cmp_eq0000_pack_1
    );
  VGA_Mcount_x_eqn_11 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => VGA_Result(1),
      ADR1 => VGA_x_cmp_eq0000_16852,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Mcount_x_eqn_1
    );
  keyboard_imp_keyboard_drv_obj_count_mux0001_0_5 : X_LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      ADR0 => N111_0,
      ADR1 => keyboard_imp_keyboard_drv_obj_stat_cmp_le0000,
      ADR2 => keyboard_imp_keyboard_drv_obj_stat_FSM_FFd11_16036,
      ADR3 => keyboard_imp_keyboard_drv_obj_N7,
      O => keyboard_imp_keyboard_drv_obj_count_mux0001_0_5_56056
    );
  keyboard_imp_keyboard_drv_obj_check : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_check_DXMUX_56089,
      CE => keyboard_imp_keyboard_drv_obj_check_CEINV_56071,
      CLK => keyboard_imp_keyboard_drv_obj_check_CLKINV_56072,
      SET => keyboard_imp_keyboard_drv_obj_check_FFX_SET,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_check_16035
    );
  keyboard_imp_keyboard_drv_obj_check_FFX_SETOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => keyboard_imp_keyboard_drv_obj_check_FFX_SET
    );
  keyboard_imp_keyboard_drv_obj_check_mux000031 : X_LUT4
    generic map(
      INIT => X"FDFD"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_clk2_16114,
      ADR1 => keyboard_imp_keyboard_drv_obj_last_kclk_18577,
      ADR2 => keyboard_imp_keyboard_drv_obj_clk1_16115,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_N7_pack_1
    );
  ALU_imp_tmp_14_62_SW1 : X_LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(14),
      ADR1 => ALU_imp_tmp_cmp_eq0003,
      ADR2 => ALU_imp_tmp_cmp_eq0004,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => N1355
    );
  ALU_imp_tmp_3_57_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(3),
      ADR1 => ALU_imp_tmp_cmp_eq0003,
      ADR2 => ALU_imp_tmp_cmp_eq0005,
      ADR3 => VCC,
      O => N1369
    );
  write_back_data_from_alu_tmp_10_53_SW1 : X_LUT4
    generic map(
      INIT => X"7300"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_wb_src_out(2),
      ADR1 => ID_ALU_regs_imp_wb_src_out(1),
      ADR2 => write_back_data_from_alu_tmp_addsub0000(10),
      ADR3 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_alu,
      O => N819
    );
  ALU_imp_tmp_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(1),
      ADR1 => ALU_imp_tmp_cmp_eq0005,
      ADR2 => VCC,
      ADR3 => VCC,
      O => ALU_imp_tmp_1_1_56263
    );
  ALU_imp_tmp_14_62_SW0 : X_LUT4
    generic map(
      INIT => X"EEEC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(14),
      ADR1 => ALU_imp_tmp_cmp_eq0006,
      ADR2 => ALU_imp_tmp_cmp_eq0004,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => N1354
    );
  ALU_MEM_regs_imp_mem_write_out : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ALU_MEM_regs_imp_mem_write_out_DYMUX_56211,
      CE => VCC,
      CLK => ALU_MEM_regs_imp_mem_write_out_CLKINV_56208,
      SET => GND,
      RST => ALU_MEM_regs_imp_mem_write_out_FFY_RSTAND_56216,
      O => ALU_MEM_regs_imp_mem_write_out_15705
    );
  ALU_MEM_regs_imp_mem_write_out_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => ALU_MEM_regs_imp_mem_write_out_FFY_RSTAND_56216
    );
  ALU_imp_tmp_6_100 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => ALU_imp_Sh98,
      ADR1 => ALU_imp_tmp_cmp_eq0010,
      ADR2 => ALU_imp_Sh34_0,
      ADR3 => ALU_imp_N25,
      O => ALU_imp_tmp_6_100_56201
    );
  ALU_imp_tmp_14_80 : X_LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      ADR0 => ALU_imp_N24,
      ADR1 => ALU_imp_Sh34_0,
      ADR2 => ALU_imp_N25,
      ADR3 => ALU_imp_tmp_10_61_0,
      O => ALU_imp_tmp_14_80_56194
    );
  IF_ID_regs_imp_instruction_out_11_2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_11_2_DYMUX_56275,
      CE => IF_ID_regs_imp_instruction_out_11_2_CEINV_56271,
      CLK => IF_ID_regs_imp_instruction_out_11_2_CLKINV_56272,
      SET => IF_ID_regs_imp_instruction_out_11_2_FFY_SET,
      RST => GND,
      O => IF_ID_regs_imp_instruction_out_11_2_18076
    );
  IF_ID_regs_imp_instruction_out_11_2_FFY_SETOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_11_2_FFY_SET
    );
  ALU_imp_tmp_10_37 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh106,
      ADR2 => ID_ALU_regs_imp_operand2_out(3),
      ADR3 => ALU_imp_Sh102,
      O => ALU_imp_tmp_10_37_56134
    );
  ALU_imp_tmp_1_255 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0010,
      ADR1 => ALU_imp_tmp_1_224,
      ADR2 => ALU_imp_N24,
      ADR3 => ALU_imp_tmp_13_10_17725,
      O => ALU_imp_tmp_1_255_56231
    );
  ALU_imp_tmp_14_20 : X_LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      ADR0 => ALU_imp_N12,
      ADR1 => ALU_imp_tmp_10_148,
      ADR2 => ALU_imp_tmp_11_2,
      ADR3 => ALU_imp_N13,
      O => ALU_imp_tmp_14_20_56177
    );
  ALU_imp_tmp_11_13_SW0 : X_LUT4
    generic map(
      INIT => X"EEEF"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_N72,
      ADR3 => ALU_imp_N27_0,
      O => N744
    );
  ALU_imp_tmp_11_30 : X_LUT4
    generic map(
      INIT => X"3230"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(11),
      ADR1 => ID_ALU_regs_imp_operand1_out(11),
      ADR2 => ALU_imp_tmp_cmp_eq0006,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_11_30_56158
    );
  ALU_imp_tmp_5_121 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => ALU_imp_Sh101,
      ADR1 => ALU_imp_tmp_cmp_eq0010,
      ADR2 => ALU_imp_N25,
      ADR3 => VCC,
      O => ALU_imp_tmp_5_121_56239
    );
  ALU_imp_tmp_cmp_eq00051 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_op_code_out_3_1_16237,
      ADR1 => ID_ALU_regs_imp_op_code_out(0),
      ADR2 => ID_ALU_regs_imp_op_code_out(2),
      ADR3 => ID_ALU_regs_imp_op_code_out(1),
      O => ALU_imp_tmp_cmp_eq0005_pack_1
    );
  IF_ID_regs_imp_instruction_out_13_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_13_2_DYMUX_56341,
      CE => IF_ID_regs_imp_instruction_out_13_2_CEINV_56337,
      CLK => IF_ID_regs_imp_instruction_out_13_2_CLKINV_56338,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_13_2_FFY_RSTAND_56347,
      O => IF_ID_regs_imp_instruction_out_13_2_17797
    );
  IF_ID_regs_imp_instruction_out_13_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_13_2_FFY_RSTAND_56347
    );
  IF_ID_regs_imp_instruction_out_11_3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_11_3_DYMUX_56291,
      CE => IF_ID_regs_imp_instruction_out_11_3_CEINV_56287,
      CLK => IF_ID_regs_imp_instruction_out_11_3_CLKINV_56288,
      SET => IF_ID_regs_imp_instruction_out_11_3_FFY_SET,
      RST => GND,
      O => IF_ID_regs_imp_instruction_out_11_3_17920
    );
  IF_ID_regs_imp_instruction_out_11_3_FFY_SETOR : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_11_3_FFY_SET
    );
  VGA_romAddr_cmp_le00041 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0004
    );
  IF_ID_regs_imp_instruction_out_12_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_12_2_DYMUX_56307,
      CE => IF_ID_regs_imp_instruction_out_12_2_CEINV_56303,
      CLK => IF_ID_regs_imp_instruction_out_12_2_CLKINV_56304,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_12_2_FFY_RSTAND_56313,
      O => IF_ID_regs_imp_instruction_out_12_2_18077
    );
  IF_ID_regs_imp_instruction_out_12_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_12_2_FFY_RSTAND_56313
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_0_33 : X_LUT4
    generic map(
      INIT => X"A684"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => IF_ID_regs_imp_instruction_out(12),
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => ID_ALU_regs_imp_wb_src_out_mux0001_0_19_18626,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_0_33_56423
    );
  IF_ID_regs_imp_instruction_out_12_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_12_3_DYMUX_56324,
      CE => IF_ID_regs_imp_instruction_out_12_3_CEINV_56320,
      CLK => IF_ID_regs_imp_instruction_out_12_3_CLKINV_56321,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_12_3_FFY_RSTAND_56330,
      O => IF_ID_regs_imp_instruction_out_12_3_17788
    );
  IF_ID_regs_imp_instruction_out_12_3_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_12_3_FFY_RSTAND_56330
    );
  ALU_imp_tmp_4_115 : X_LUT4
    generic map(
      INIT => X"FDEC"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(4),
      ADR1 => ALU_imp_N46,
      ADR2 => ALU_imp_tmp_cmp_eq0003,
      ADR3 => ALU_imp_tmp_cmp_eq0005,
      O => ALU_imp_tmp_4_115_56375
    );
  IF_ID_regs_imp_instruction_out_15_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_15_2_DYMUX_56358,
      CE => IF_ID_regs_imp_instruction_out_15_2_CEINV_56354,
      CLK => IF_ID_regs_imp_instruction_out_15_2_CLKINV_56355,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_15_2_FFY_RSTAND_56364,
      O => IF_ID_regs_imp_instruction_out_15_2_17789
    );
  IF_ID_regs_imp_instruction_out_15_2_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_instruction_out_15_2_FFY_RSTAND_56364
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_0_19 : X_LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(1),
      ADR1 => IF_ID_regs_imp_instruction_out(11),
      ADR2 => IF_ID_regs_imp_instruction_out(3),
      ADR3 => register_module_imp_controller_imp_wb_src_and0001,
      O => ID_ALU_regs_imp_wb_src_out_mux0001_0_19_pack_2
    );
  register_module_imp_decoder_imp_read_reg_1_0_223_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_12_3_17788,
      ADR1 => IF_ID_regs_imp_instruction_out(15),
      ADR2 => IF_ID_regs_imp_instruction_out_13_2_17797,
      ADR3 => IF_ID_regs_imp_instruction_out(14),
      O => N1685
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_2_21 : X_LUT4
    generic map(
      INIT => X"82FF"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_wb_src_and0001,
      ADR1 => IF_ID_regs_imp_instruction_out(1),
      ADR2 => IF_ID_regs_imp_instruction_out(3),
      ADR3 => IF_ID_regs_imp_instruction_out(15),
      O => ID_ALU_regs_imp_wb_src_out_mux0001_2_21_56439
    );
  ALU_imp_tmp_8_111 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh72,
      ADR2 => ALU_imp_Sh12,
      ADR3 => VCC,
      O => ALU_imp_tmp_8_111_56519
    );
  ALU_imp_tmp_9_131 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(15),
      ADR1 => ID_ALU_regs_imp_operand2_out(3),
      ADR2 => ALU_imp_N27_0,
      ADR3 => VCC,
      O => ALU_imp_tmp_10_131
    );
  register_module_imp_decoder_imp_read_reg_1_or000424 : X_LUT4
    generic map(
      INIT => X"004C"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_12_2_18077,
      ADR1 => IF_ID_regs_imp_instruction_out_15_2_17789,
      ADR2 => IF_ID_regs_imp_instruction_out_11_3_17920,
      ADR3 => IF_ID_regs_imp_instruction_out(14),
      O => register_module_imp_decoder_imp_read_reg_1_or000424_56576
    );
  ALU_imp_tmp_6_131_SW0 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => ALU_imp_Sh6,
      ADR1 => ALU_imp_N27_0,
      ADR2 => ALU_imp_N72,
      ADR3 => VCC,
      O => N728
    );
  ALU_imp_tmp_7_111 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand2_out(2),
      ADR1 => ALU_imp_Sh7,
      ADR2 => ALU_imp_Sh11,
      ADR3 => VCC,
      O => ALU_imp_tmp_7_111_56511
    );
  register_module_imp_decoder_imp_read_reg_1_or000454 : X_LUT4
    generic map(
      INIT => X"0607"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out_12_2_18077,
      ADR1 => IF_ID_regs_imp_instruction_out_15_2_17789,
      ADR2 => IF_ID_regs_imp_instruction_out_13_2_17797,
      ADR3 => IF_ID_regs_imp_instruction_out(14),
      O => register_module_imp_decoder_imp_read_reg_1_or000454_56583
    );
  register_module_imp_decoder_imp_write_back_reg_1_26 : X_LUT4
    generic map(
      INIT => X"F2F2"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(1),
      ADR1 => IF_ID_regs_imp_instruction_out(3),
      ADR2 => IF_ID_regs_imp_instruction_out(4),
      ADR3 => VCC,
      O => register_module_imp_decoder_imp_write_back_reg_1_26_56447
    );
  ID_ALU_regs_imp_wb_src_out_mux0001_2_27 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => IF_ID_regs_imp_instruction_out(12),
      O => ID_ALU_regs_imp_wb_src_out_mux0001_2_27_56463
    );
  ID_ALU_regs_imp_pc_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => ID_ALU_regs_imp_pc_out_9_DXMUX_58570,
      CE => VCC,
      CLK => ID_ALU_regs_imp_pc_out_9_CLKINV_58559,
      SET => GND,
      RST => ID_ALU_regs_imp_pc_out_9_SRINVNOT,
      O => ID_ALU_regs_imp_pc_out(9)
    );
  VGA_romAddr_cmp_le00001 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_15_16383,
      ADR1 => register_module_imp_registers_imp_regs_0_13_16375,
      ADR2 => register_module_imp_registers_imp_regs_0_14_16384,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0000
    );
  keyboard_imp_keyboard_drv_obj_clk2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_clk2_DXMUX_56558,
      CE => VCC,
      CLK => keyboard_imp_keyboard_drv_obj_clk2_CLKINV_56551,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_clk2_16114
    );
  ALU_imp_tmp_6_122 : X_LUT4
    generic map(
      INIT => X"A8A8"
    )
    port map (
      ADR0 => ALU_imp_Sh102,
      ADR1 => ALU_imp_tmp_cmp_eq0010,
      ADR2 => ALU_imp_N25,
      ADR3 => VCC,
      O => ALU_imp_tmp_6_122_56487
    );
  keyboard_imp_keyboard_drv_obj_clk1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => keyboard_imp_keyboard_drv_obj_clk2_DYMUX_56553,
      CE => VCC,
      CLK => keyboard_imp_keyboard_drv_obj_clk2_CLKINV_56551,
      SET => GND,
      RST => GND,
      O => keyboard_imp_keyboard_drv_obj_clk1_16115
    );
  VGA_romAddr_mux0054_4_603_SW0 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_13_16375,
      ADR1 => register_module_imp_registers_imp_regs_0_15_16383,
      ADR2 => register_module_imp_registers_imp_regs_0_12_16376,
      ADR3 => register_module_imp_registers_imp_regs_0_14_16384,
      O => N1781
    );
  register_module_imp_controller_imp_operand1_src19_SW1 : X_LUT4
    generic map(
      INIT => X"5D5D"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(11),
      ADR1 => IF_ID_regs_imp_instruction_out(14),
      ADR2 => IF_ID_regs_imp_instruction_out(13),
      ADR3 => VCC,
      O => N1919
    );
  ALU_imp_tmp_8_102 : X_LUT4
    generic map(
      INIT => X"C8C8"
    )
    port map (
      ADR0 => ALU_imp_tmp_cmp_eq0010,
      ADR1 => ALU_imp_N5,
      ADR2 => ALU_imp_N25,
      ADR3 => VCC,
      O => ALU_imp_tmp_8_102_56495
    );
  VGA_romAddr_cmp_le00081 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_11_16371,
      ADR1 => register_module_imp_registers_imp_regs_0_9_17107,
      ADR2 => register_module_imp_registers_imp_regs_0_10_16372,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0008_pack_2
    );
  VGA_romAddr_mux0054_4_21111 : X_LUT4
    generic map(
      INIT => X"88D7"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N338,
      ADR2 => N339,
      ADR3 => VGA_romAddr_cmp_le0013,
      O => VGA_N269
    );
  VGA_romAddr_mux0054_3_499_SW0 : X_LUT4
    generic map(
      INIT => X"2FAF"
    )
    port map (
      ADR0 => VGA_N841_0,
      ADR1 => VGA_romAddr_cmp_le0009,
      ADR2 => VGA_y(4),
      ADR3 => register_module_imp_registers_imp_regs_1_8_15859,
      O => N1821
    );
  VGA_romAddr_cmp_le00321 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => pc_from_if_tmp_15_0,
      ADR1 => pc_from_if_tmp_13_0,
      ADR2 => pc_from_if_tmp_14_0,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0032_pack_1
    );
  VGA_romAddr_cmp_le00261 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_2_3_15867,
      ADR1 => register_module_imp_registers_imp_regs_2_1_15866,
      ADR2 => register_module_imp_registers_imp_regs_2_2_15869,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0026_pack_1
    );
  VGA_romAddr_mux0054_5_1035_SW0 : X_LUT4
    generic map(
      INIT => X"FF56"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_0_10_16372,
      ADR1 => VGA_N1741_0,
      ADR2 => VGA_romAddr_cmp_le0008,
      ADR3 => VGA_y(4),
      O => N1320
    );
  VGA_romAddr_cmp_le00211 : X_LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      ADR0 => N341,
      ADR1 => N342,
      ADR2 => rst_IBUF_15674,
      ADR3 => N340,
      O => VGA_romAddr_cmp_le0021_pack_3
    );
  VGA_SF6211_SW0 : X_LUT4
    generic map(
      INIT => X"569A"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0032,
      ADR1 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR2 => N26,
      ADR3 => ID_forward_IF_regs_imp_branch_target_out(12),
      O => N1206
    );
  VGA_romAddr_cmp_le00091 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_11_15856,
      ADR1 => register_module_imp_registers_imp_regs_1_9_15857,
      ADR2 => register_module_imp_registers_imp_regs_1_10_15858,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0009_pack_1
    );
  VGA_romAddr_cmp_le00251 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_3_15908,
      ADR1 => register_module_imp_registers_imp_regs_1_1_15907,
      ADR2 => register_module_imp_registers_imp_regs_1_2_15910,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0025
    );
  VGA_romAddr_mux0054_4_11111 : X_LUT4
    generic map(
      INIT => X"88D7"
    )
    port map (
      ADR0 => rst_IBUF_15674,
      ADR1 => N342,
      ADR2 => N343,
      ADR3 => VGA_romAddr_cmp_le0021,
      O => VGA_N223
    );
  VGA_romAddr_mux0054_3_890_SW0 : X_LUT4
    generic map(
      INIT => X"0082"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VGA_romAddr_cmp_le0026,
      ADR2 => register_module_imp_registers_imp_regs_2_0_15868,
      ADR3 => VGA_y(4),
      O => N1835
    );
  VGA_romAddr_cmp_le00011 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_regs_1_15_15739,
      ADR1 => register_module_imp_registers_imp_regs_1_13_15738,
      ADR2 => register_module_imp_registers_imp_regs_1_14_15741,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0001
    );
  VGA_romAddr_cmp_le00131 : X_LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      ADR0 => N337,
      ADR1 => N338,
      ADR2 => rst_IBUF_15674,
      ADR3 => N336,
      O => VGA_romAddr_cmp_le0013_pack_3
    );
  VGA_romAddr_cmp_le00051 : X_LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      ADR0 => N333,
      ADR1 => N334,
      ADR2 => rst_IBUF_15674,
      ADR3 => N332,
      O => VGA_romAddr_cmp_le0005_pack_2
    );
  VGA_romAddr_mux0054_3_2111 : X_LUT4
    generic map(
      INIT => X"9393"
    )
    port map (
      ADR0 => N335,
      ADR1 => VGA_romAddr_cmp_le0005,
      ADR2 => rst_IBUF_15674,
      ADR3 => VCC,
      O => VGA_N221
    );
  VGA_romAddr_and0000674 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_x(1),
      ADR2 => VGA_x(2),
      ADR3 => VGA_x(3),
      O => VGA_romAddr_and0000674_56895
    );
  register_module_imp_decoder_imp_immediate_4_18_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_decoder_imp_immediate_4_6_0,
      ADR1 => register_module_imp_decoder_imp_immediate_or0000_0,
      ADR2 => register_module_imp_decoder_imp_immediate_or0002,
      ADR3 => VCC,
      O => N1933
    );
  VGA_romAddr_mux0054_5_1513_SW0 : X_LUT4
    generic map(
      INIT => X"02FF"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(7),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(5),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(4),
      ADR3 => ALU_MEM_regs_imp_mem_data_out(6),
      O => N774
    );
  write_back_data_from_alu_tmp_0_27 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => N415_0,
      ADR1 => ALU_imp_tmp_1_255_0,
      ADR2 => ALU_imp_tmp_1_191_0,
      ADR3 => alu_result_from_alu_tmp(0),
      O => write_back_data_from_alu_tmp_0_27_56931
    );
  write_back_data_from_alu_tmp_0_78 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_operand1_out(6),
      ADR1 => ID_ALU_regs_imp_operand1_out(14),
      ADR2 => ID_ALU_regs_imp_operand1_out(15),
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_0_78_56943
    );
  VGA_romAddr_cmp_le00371 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => pc_from_if_tmp_11_0,
      ADR1 => pc_from_if_tmp_9_0,
      ADR2 => pc_from_if_tmp_10_0,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0037_pack_1
    );
  VGA_romAddr_cmp_le00441 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_data_out(7),
      ADR1 => ALU_MEM_regs_imp_mem_data_out(5),
      ADR2 => ALU_MEM_regs_imp_mem_data_out(6),
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0044
    );
  VGA_romAddr_and000098 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => VGA_x(0),
      ADR1 => VGA_x(1),
      ADR2 => VGA_x(2),
      ADR3 => VGA_x(3),
      O => VGA_romAddr_and000098_56888
    );
  VGA_romAddr_mux0054_3_1123 : X_LUT4
    generic map(
      INIT => X"E14B"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N321,
      ADR2 => VGA_romAddr_cmp_le0037,
      ADR3 => ID_forward_IF_regs_imp_branch_target_out(8),
      O => VGA_romAddr_mux0054_3_1123_56871
    );
  VGA_romAddr_mux0054_3_12111 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => VGA_romAddr_cmp_le0042,
      ADR1 => VGA_bt_and0151_0,
      ADR2 => VGA_bt_and0150,
      ADR3 => VCC,
      O => VGA_N286
    );
  ALU_imp_tmp_11_129 : X_LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      ADR0 => ALU_imp_tmp_11_109,
      ADR1 => ALU_imp_tmp_11_73_0,
      ADR2 => ALU_imp_tmp_11_42_0,
      ADR3 => ALU_imp_tmp_10_22,
      O => ALU_imp_tmp_11_129_56907
    );
  VGA_romAddr_cmp_le00421 : X_LUT4
    generic map(
      INIT => X"5757"
    )
    port map (
      ADR0 => pc_from_if_tmp_7_0,
      ADR1 => pc_from_if_tmp_5_0,
      ADR2 => pc_from_if_tmp_6_0,
      ADR3 => VCC,
      O => VGA_romAddr_cmp_le0042_pack_1
    );
  register_module_imp_registers_imp_regs_4_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_3_DXMUX_59341,
      CE => register_module_imp_registers_imp_regs_4_3_CEINV_59328,
      CLK => register_module_imp_registers_imp_regs_4_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_3_17158
    );
  register_module_imp_registers_imp_regs_5_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_1_DYMUX_59388,
      CE => register_module_imp_registers_imp_regs_5_1_CEINV_59384,
      CLK => register_module_imp_registers_imp_regs_5_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_0_17215
    );
  register_module_imp_registers_imp_regs_3_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_7_DYMUX_59360,
      CE => register_module_imp_registers_imp_regs_3_7_CEINV_59356,
      CLK => register_module_imp_registers_imp_regs_3_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_6_15795
    );
  register_module_imp_registers_imp_regs_4_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_3_DYMUX_59332,
      CE => register_module_imp_registers_imp_regs_4_3_CEINV_59328,
      CLK => register_module_imp_registers_imp_regs_4_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_2_17151
    );
  register_module_imp_registers_imp_regs_3_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_7_DXMUX_59369,
      CE => register_module_imp_registers_imp_regs_3_7_CEINV_59356,
      CLK => register_module_imp_registers_imp_regs_3_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_7_15793
    );
  register_module_imp_registers_imp_regs_3_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_5_DYMUX_59304,
      CE => register_module_imp_registers_imp_regs_3_5_CEINV_59300,
      CLK => register_module_imp_registers_imp_regs_3_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_4_15796
    );
  register_module_imp_registers_imp_regs_5_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_1_DXMUX_59397,
      CE => register_module_imp_registers_imp_regs_5_1_CEINV_59384,
      CLK => register_module_imp_registers_imp_regs_5_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_1_17143
    );
  register_module_imp_registers_imp_regs_3_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_5_DXMUX_59313,
      CE => register_module_imp_registers_imp_regs_3_5_CEINV_59300,
      CLK => register_module_imp_registers_imp_regs_3_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_5_15794
    );
  register_module_imp_registers_imp_regs_4_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_5_DYMUX_59416,
      CE => register_module_imp_registers_imp_regs_4_5_CEINV_59412,
      CLK => register_module_imp_registers_imp_regs_4_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_4_17165
    );
  register_module_imp_registers_imp_regs_4_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_7_DXMUX_59509,
      CE => register_module_imp_registers_imp_regs_4_7_CEINV_59496,
      CLK => register_module_imp_registers_imp_regs_4_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_7_17088
    );
  register_module_imp_registers_imp_regs_3_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_9_DXMUX_59453,
      CE => register_module_imp_registers_imp_regs_3_9_CEINV_59440,
      CLK => register_module_imp_registers_imp_regs_3_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_9_15763
    );
  register_module_imp_registers_imp_regs_5_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_3_DXMUX_59481,
      CE => register_module_imp_registers_imp_regs_5_3_CEINV_59468,
      CLK => register_module_imp_registers_imp_regs_5_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_3_17157
    );
  register_module_imp_registers_imp_regs_3_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_3_9_DYMUX_59444,
      CE => register_module_imp_registers_imp_regs_3_9_CEINV_59440,
      CLK => register_module_imp_registers_imp_regs_3_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_3_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_3_8_15762
    );
  register_module_imp_registers_imp_regs_5_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_3_DYMUX_59472,
      CE => register_module_imp_registers_imp_regs_5_3_CEINV_59468,
      CLK => register_module_imp_registers_imp_regs_5_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_2_17150
    );
  register_module_imp_registers_imp_regs_4_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_7_DYMUX_59500,
      CE => register_module_imp_registers_imp_regs_4_7_CEINV_59496,
      CLK => register_module_imp_registers_imp_regs_4_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_6_17081
    );
  register_module_imp_registers_imp_regs_4_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_5_DXMUX_59425,
      CE => register_module_imp_registers_imp_regs_4_5_CEINV_59412,
      CLK => register_module_imp_registers_imp_regs_4_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_5_17074
    );
  register_module_imp_registers_imp_regs_6_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_3_DYMUX_59640,
      CE => register_module_imp_registers_imp_regs_6_3_CEINV_59636,
      CLK => register_module_imp_registers_imp_regs_6_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_2_17149
    );
  register_module_imp_registers_imp_regs_4_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_9_DYMUX_59556,
      CE => register_module_imp_registers_imp_regs_4_9_CEINV_59552,
      CLK => register_module_imp_registers_imp_regs_4_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_8_17095
    );
  register_module_imp_registers_imp_regs_5_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_5_DXMUX_59537,
      CE => register_module_imp_registers_imp_regs_5_5_CEINV_59524,
      CLK => register_module_imp_registers_imp_regs_5_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_5_17073
    );
  register_module_imp_registers_imp_regs_5_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_5_DYMUX_59528,
      CE => register_module_imp_registers_imp_regs_5_5_CEINV_59524,
      CLK => register_module_imp_registers_imp_regs_5_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_4_17164
    );
  register_module_imp_registers_imp_regs_5_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_7_DYMUX_59612,
      CE => register_module_imp_registers_imp_regs_5_7_CEINV_59608,
      CLK => register_module_imp_registers_imp_regs_5_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_6_17080
    );
  register_module_imp_registers_imp_regs_4_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_4_9_DXMUX_59565,
      CE => register_module_imp_registers_imp_regs_4_9_CEINV_59552,
      CLK => register_module_imp_registers_imp_regs_4_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_4_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_4_9_17103
    );
  register_module_imp_registers_imp_regs_6_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_1_DYMUX_59584,
      CE => register_module_imp_registers_imp_regs_6_1_CEINV_59580,
      CLK => register_module_imp_registers_imp_regs_6_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_0_17214
    );
  register_module_imp_registers_imp_regs_6_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_1_DXMUX_59593,
      CE => register_module_imp_registers_imp_regs_6_1_CEINV_59580,
      CLK => register_module_imp_registers_imp_regs_6_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_1_17142
    );
  register_module_imp_registers_imp_regs_5_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_7_DXMUX_59621,
      CE => register_module_imp_registers_imp_regs_5_7_CEINV_59608,
      CLK => register_module_imp_registers_imp_regs_5_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_7_17087
    );
  register_module_imp_registers_imp_regs_5_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_9_DYMUX_59696,
      CE => register_module_imp_registers_imp_regs_5_9_CEINV_59692,
      CLK => register_module_imp_registers_imp_regs_5_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_8_17094
    );
  register_module_imp_registers_imp_regs_6_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_5_DYMUX_59724,
      CE => register_module_imp_registers_imp_regs_6_5_CEINV_59720,
      CLK => register_module_imp_registers_imp_regs_6_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_4_17163
    );
  register_module_imp_registers_imp_regs_6_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_3_DXMUX_59649,
      CE => register_module_imp_registers_imp_regs_6_3_CEINV_59636,
      CLK => register_module_imp_registers_imp_regs_6_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_3_17156
    );
  register_module_imp_registers_imp_regs_7_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_1_DXMUX_59677,
      CE => register_module_imp_registers_imp_regs_7_1_CEINV_59664,
      CLK => register_module_imp_registers_imp_regs_7_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_1_17141
    );
  register_module_imp_registers_imp_regs_7_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_1_DYMUX_59668,
      CE => register_module_imp_registers_imp_regs_7_1_CEINV_59664,
      CLK => register_module_imp_registers_imp_regs_7_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_1_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_0_17213
    );
  register_module_imp_registers_imp_regs_6_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_5_DXMUX_59733,
      CE => register_module_imp_registers_imp_regs_6_5_CEINV_59720,
      CLK => register_module_imp_registers_imp_regs_6_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_5_17072
    );
  register_module_imp_registers_imp_regs_7_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_3_DYMUX_59752,
      CE => register_module_imp_registers_imp_regs_7_3_CEINV_59748,
      CLK => register_module_imp_registers_imp_regs_7_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_2_17148
    );
  register_module_imp_registers_imp_regs_5_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_5_9_DXMUX_59705,
      CE => register_module_imp_registers_imp_regs_5_9_CEINV_59692,
      CLK => register_module_imp_registers_imp_regs_5_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_5_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_5_9_17102
    );
  register_module_imp_registers_imp_regs_7_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_5_DYMUX_59808,
      CE => register_module_imp_registers_imp_regs_7_5_CEINV_59804,
      CLK => register_module_imp_registers_imp_regs_7_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_4_17162
    );
  register_module_imp_registers_imp_regs_7_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_7_DXMUX_59873,
      CE => register_module_imp_registers_imp_regs_7_7_CEINV_59860,
      CLK => register_module_imp_registers_imp_regs_7_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_7_17085
    );
  register_module_imp_registers_imp_regs_7_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_3_DXMUX_59761,
      CE => register_module_imp_registers_imp_regs_7_3_CEINV_59748,
      CLK => register_module_imp_registers_imp_regs_7_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_3_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_3_17155
    );
  register_module_imp_registers_imp_regs_6_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_9_DXMUX_59845,
      CE => register_module_imp_registers_imp_regs_6_9_CEINV_59832,
      CLK => register_module_imp_registers_imp_regs_6_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_9_17101
    );
  register_module_imp_registers_imp_regs_6_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_9_DYMUX_59836,
      CE => register_module_imp_registers_imp_regs_6_9_CEINV_59832,
      CLK => register_module_imp_registers_imp_regs_6_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_8_17093
    );
  register_module_imp_registers_imp_regs_7_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_7_DYMUX_59864,
      CE => register_module_imp_registers_imp_regs_7_7_CEINV_59860,
      CLK => register_module_imp_registers_imp_regs_7_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_6_17078
    );
  register_module_imp_registers_imp_regs_6_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_7_DYMUX_59780,
      CE => register_module_imp_registers_imp_regs_6_7_CEINV_59776,
      CLK => register_module_imp_registers_imp_regs_6_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_6_17079
    );
  register_module_imp_registers_imp_regs_6_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_6_7_DXMUX_59789,
      CE => register_module_imp_registers_imp_regs_6_7_CEINV_59776,
      CLK => register_module_imp_registers_imp_regs_6_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_6_7_SRINVNOT,
      O => register_module_imp_registers_imp_regs_6_7_17086
    );
  register_module_imp_registers_imp_regs_7_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_5_DXMUX_59817,
      CE => register_module_imp_registers_imp_regs_7_5_CEINV_59804,
      CLK => register_module_imp_registers_imp_regs_7_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_5_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_5_17071
    );
  register_module_imp_registers_imp_t_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_11_DYMUX_59980,
      CE => register_module_imp_registers_imp_t_11_CEINV_59976,
      CLK => register_module_imp_registers_imp_t_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_11_SRINVNOT,
      O => register_module_imp_registers_imp_t(10)
    );
  register_module_imp_registers_imp_regs_7_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_9_DXMUX_59901,
      CE => register_module_imp_registers_imp_regs_7_9_CEINV_59888,
      CLK => register_module_imp_registers_imp_regs_7_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_9_17100
    );
  VGA_bt_not000146 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => VGA_N298,
      ADR1 => VGA_x(1),
      ADR2 => VGA_x(5),
      ADR3 => VGA_x(2),
      O => VGA_bt_not000146_59923
    );
  register_module_imp_registers_imp_regs_7_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_regs_7_9_DYMUX_59892,
      CE => register_module_imp_registers_imp_regs_7_9_CEINV_59888,
      CLK => register_module_imp_registers_imp_regs_7_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_regs_7_9_SRINVNOT,
      O => register_module_imp_registers_imp_regs_7_8_17092
    );
  register_module_imp_registers_imp_t_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_11_DXMUX_59989,
      CE => register_module_imp_registers_imp_t_11_CEINV_59976,
      CLK => register_module_imp_registers_imp_t_11_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_11_SRINVNOT,
      O => register_module_imp_registers_imp_t(11)
    );
  register_module_imp_controller_imp_op_code_0_411 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(15),
      ADR1 => IF_ID_regs_imp_instruction_out(11),
      ADR2 => register_module_imp_N58,
      ADR3 => IF_ID_regs_imp_instruction_out(4),
      O => register_module_imp_N61_pack_1
    );
  VGA_bt_not000168 : X_LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_N294,
      ADR2 => VGA_bt_not000154_0,
      ADR3 => VGA_N206,
      O => VGA_bt_not000168_59942
    );
  VGA_bt_cmp_ge00122_SW0 : X_LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VGA_x(2),
      ADR2 => VGA_x(0),
      ADR3 => VGA_N298,
      O => N74
    );
  ID_ALU_regs_imp_op_code_out_mux0001_1_15 : X_LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(13),
      ADR1 => ID_ALU_regs_imp_op_code_out_mux0001_1_7_0,
      ADR2 => register_module_imp_controller_imp_op_code_cmp_eq0006,
      ADR3 => register_module_imp_N61,
      O => ID_ALU_regs_imp_op_code_out_mux0001_1_15_59966
    );
  register_module_imp_registers_imp_t_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_13_DYMUX_60008,
      CE => register_module_imp_registers_imp_t_13_CEINV_60004,
      CLK => register_module_imp_registers_imp_t_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_13_SRINVNOT,
      O => register_module_imp_registers_imp_t(12)
    );
  register_module_imp_registers_imp_ih_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_3_DXMUX_60101,
      CE => register_module_imp_registers_imp_ih_3_CEINV_60088,
      CLK => register_module_imp_registers_imp_ih_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_3_SRINVNOT,
      O => register_module_imp_registers_imp_ih(3)
    );
  register_module_imp_registers_imp_ih_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_5_DYMUX_60120,
      CE => register_module_imp_registers_imp_ih_5_CEINV_60116,
      CLK => register_module_imp_registers_imp_ih_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_5_SRINVNOT,
      O => register_module_imp_registers_imp_ih(4)
    );
  register_module_imp_registers_imp_ih_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_5_DXMUX_60129,
      CE => register_module_imp_registers_imp_ih_5_CEINV_60116,
      CLK => register_module_imp_registers_imp_ih_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_5_SRINVNOT,
      O => register_module_imp_registers_imp_ih(5)
    );
  register_module_imp_registers_imp_t_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_15_DYMUX_60036,
      CE => register_module_imp_registers_imp_t_15_CEINV_60032,
      CLK => register_module_imp_registers_imp_t_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_15_SRINVNOT,
      O => register_module_imp_registers_imp_t(14)
    );
  register_module_imp_registers_imp_t_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_15_DXMUX_60045,
      CE => register_module_imp_registers_imp_t_15_CEINV_60032,
      CLK => register_module_imp_registers_imp_t_15_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_15_SRINVNOT,
      O => register_module_imp_registers_imp_t(15)
    );
  register_module_imp_registers_imp_t_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_t_13_DXMUX_60017,
      CE => register_module_imp_registers_imp_t_13_CEINV_60004,
      CLK => register_module_imp_registers_imp_t_13_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_t_13_SRINVNOT,
      O => register_module_imp_registers_imp_t(13)
    );
  register_module_imp_registers_imp_ih_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_1_DYMUX_60064,
      CE => register_module_imp_registers_imp_ih_1_CEINV_60060,
      CLK => register_module_imp_registers_imp_ih_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_1_SRINVNOT,
      O => register_module_imp_registers_imp_ih(0)
    );
  register_module_imp_registers_imp_ih_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_1_DXMUX_60073,
      CE => register_module_imp_registers_imp_ih_1_CEINV_60060,
      CLK => register_module_imp_registers_imp_ih_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_1_SRINVNOT,
      O => register_module_imp_registers_imp_ih(1)
    );
  register_module_imp_registers_imp_ih_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_3_DYMUX_60092,
      CE => register_module_imp_registers_imp_ih_3_CEINV_60088,
      CLK => register_module_imp_registers_imp_ih_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_3_SRINVNOT,
      O => register_module_imp_registers_imp_ih(2)
    );
  register_module_imp_registers_imp_ra_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_1_DXMUX_60249,
      CE => register_module_imp_registers_imp_ra_1_CEINV_60236,
      CLK => register_module_imp_registers_imp_ra_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_1_SRINVNOT,
      O => register_module_imp_registers_imp_ra(1)
    );
  register_module_imp_registers_imp_ih_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_7_DXMUX_60157,
      CE => register_module_imp_registers_imp_ih_7_CEINV_60144,
      CLK => register_module_imp_registers_imp_ih_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_7_SRINVNOT,
      O => register_module_imp_registers_imp_ih(7)
    );
  register_module_imp_registers_imp_ih_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_9_DXMUX_60185,
      CE => register_module_imp_registers_imp_ih_9_CEINV_60172,
      CLK => register_module_imp_registers_imp_ih_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_9_SRINVNOT,
      O => register_module_imp_registers_imp_ih(9)
    );
  register_module_imp_controller_imp_reg_write_enable89 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => register_module_imp_N47_0,
      ADR1 => register_module_imp_controller_imp_reg_write_enable10_0,
      ADR2 => register_module_imp_controller_imp_reg_write_enable16_0,
      ADR3 => register_module_imp_controller_imp_reg_write_enable76_18674,
      O => reg_write_enable_from_id_tmp
    );
  register_module_imp_registers_imp_ih_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_7_DYMUX_60148,
      CE => register_module_imp_registers_imp_ih_7_CEINV_60144,
      CLK => register_module_imp_registers_imp_ih_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_7_SRINVNOT,
      O => register_module_imp_registers_imp_ih(6)
    );
  register_module_imp_registers_imp_ih_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ih_9_DYMUX_60176,
      CE => register_module_imp_registers_imp_ih_9_CEINV_60172,
      CLK => register_module_imp_registers_imp_ih_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ih_9_SRINVNOT,
      O => register_module_imp_registers_imp_ih(8)
    );
  register_module_imp_controller_imp_reg_write_enable39 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(14),
      ADR1 => register_module_imp_N20,
      ADR2 => register_module_imp_controller_imp_reg_write_enable_cmp_eq0001_0,
      ADR3 => VCC,
      O => register_module_imp_controller_imp_reg_write_enable39_60202
    );
  register_module_imp_controller_imp_reg_write_enable76 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => register_module_imp_controller_imp_operand2_src_cmp_eq0001,
      ADR1 => register_module_imp_controller_imp_reg_write_enable39_0,
      ADR2 => register_module_imp_controller_imp_reg_write_enable74_0,
      ADR3 => VCC,
      O => register_module_imp_controller_imp_reg_write_enable76_pack_1
    );
  register_module_imp_registers_imp_ra_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_1_DYMUX_60240,
      CE => register_module_imp_registers_imp_ra_1_CEINV_60236,
      CLK => register_module_imp_registers_imp_ra_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_1_SRINVNOT,
      O => register_module_imp_registers_imp_ra(0)
    );
  register_module_imp_registers_imp_ra_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_5_DYMUX_60296,
      CE => register_module_imp_registers_imp_ra_5_CEINV_60292,
      CLK => register_module_imp_registers_imp_ra_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_5_SRINVNOT,
      O => register_module_imp_registers_imp_ra(4)
    );
  register_module_imp_registers_imp_ra_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_9_DXMUX_60361,
      CE => register_module_imp_registers_imp_ra_9_CEINV_60348,
      CLK => register_module_imp_registers_imp_ra_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_9_SRINVNOT,
      O => register_module_imp_registers_imp_ra(9)
    );
  VGA_romAddr_mux0054_4_1102 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => address_in_to_if_tmp_9_0,
      ADR1 => address_in_to_if_tmp(11),
      ADR2 => address_in_to_if_tmp_8_0,
      ADR3 => address_in_to_if_tmp(10),
      O => VGA_romAddr_mux0054_4_1102_60390
    );
  register_module_imp_registers_imp_ra_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_7_DYMUX_60324,
      CE => register_module_imp_registers_imp_ra_7_CEINV_60320,
      CLK => register_module_imp_registers_imp_ra_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_7_SRINVNOT,
      O => register_module_imp_registers_imp_ra(6)
    );
  register_module_imp_registers_imp_ra_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_7_DXMUX_60333,
      CE => register_module_imp_registers_imp_ra_7_CEINV_60320,
      CLK => register_module_imp_registers_imp_ra_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_7_SRINVNOT,
      O => register_module_imp_registers_imp_ra(7)
    );
  register_module_imp_registers_imp_ra_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_9_DYMUX_60352,
      CE => register_module_imp_registers_imp_ra_9_CEINV_60348,
      CLK => register_module_imp_registers_imp_ra_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_9_SRINVNOT,
      O => register_module_imp_registers_imp_ra(8)
    );
  register_module_imp_registers_imp_ra_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_3_DXMUX_60277,
      CE => register_module_imp_registers_imp_ra_3_CEINV_60264,
      CLK => register_module_imp_registers_imp_ra_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_3_SRINVNOT,
      O => register_module_imp_registers_imp_ra(3)
    );
  register_module_imp_registers_imp_ra_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_3_DYMUX_60268,
      CE => register_module_imp_registers_imp_ra_3_CEINV_60264,
      CLK => register_module_imp_registers_imp_ra_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_3_SRINVNOT,
      O => register_module_imp_registers_imp_ra(2)
    );
  structural_hazard_detector_imp_ram2_in_address_10_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp_10_pack_1
    );
  register_module_imp_registers_imp_ra_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_ra_5_DXMUX_60305,
      CE => register_module_imp_registers_imp_ra_5_CEINV_60292,
      CLK => register_module_imp_registers_imp_ra_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_ra_5_SRINVNOT,
      O => register_module_imp_registers_imp_ra(5)
    );
  Mrom_disp141 : X_LUT4
    generic map(
      INIT => X"76F7"
    )
    port map (
      ADR0 => pc_from_if_tmp_3_0,
      ADR1 => pc_from_if_tmp_2_0,
      ADR2 => pc_from_if_tmp_0_0,
      ADR3 => pc_from_if_tmp_1_0,
      O => disp1_4_OBUF_60510
    );
  Mrom_disp031 : X_LUT4
    generic map(
      INIT => X"67D9"
    )
    port map (
      ADR0 => instruction_from_if_tmp(0),
      ADR1 => instruction_from_if_tmp(2),
      ADR2 => instruction_from_if_tmp(3),
      ADR3 => instruction_from_if_tmp(1),
      O => disp0_3_OBUF_60462
    );
  register_module_imp_registers_imp_sp_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_1_DXMUX_60533,
      CE => register_module_imp_registers_imp_sp_1_CEINV_60520,
      CLK => register_module_imp_registers_imp_sp_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_1_SRINVNOT,
      O => register_module_imp_registers_imp_sp(1)
    );
  Mrom_disp021 : X_LUT4
    generic map(
      INIT => X"FD51"
    )
    port map (
      ADR0 => instruction_from_if_tmp(0),
      ADR1 => instruction_from_if_tmp(2),
      ADR2 => instruction_from_if_tmp(1),
      ADR3 => instruction_from_if_tmp(3),
      O => disp0_2_OBUF_60455
    );
  Mrom_disp051 : X_LUT4
    generic map(
      INIT => X"497F"
    )
    port map (
      ADR0 => instruction_from_if_tmp(3),
      ADR1 => instruction_from_if_tmp(0),
      ADR2 => instruction_from_if_tmp(1),
      ADR3 => instruction_from_if_tmp(2),
      O => disp0_5_OBUF_60555
    );
  structural_hazard_detector_imp_ram2_in_address_11_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp_11_pack_1
    );
  Mrom_disp061 : X_LUT4
    generic map(
      INIT => X"B6DD"
    )
    port map (
      ADR0 => instruction_from_if_tmp(2),
      ADR1 => instruction_from_if_tmp(3),
      ADR2 => instruction_from_if_tmp(1),
      ADR3 => instruction_from_if_tmp(0),
      O => disp0_6_OBUF_60562
    );
  Mrom_disp121 : X_LUT4
    generic map(
      INIT => X"FD51"
    )
    port map (
      ADR0 => pc_from_if_tmp_0_0,
      ADR1 => pc_from_if_tmp_2_0,
      ADR2 => pc_from_if_tmp_1_0,
      ADR3 => pc_from_if_tmp_3_0,
      O => disp1_2_OBUF_60503
    );
  structural_hazard_detector_imp_ram2_in_address_14_1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => ALU_MEM_regs_imp_mem_enable_out_15883,
      ADR1 => ALU_MEM_regs_imp_mem_address_out(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => address_in_to_if_tmp_14_pack_1
    );
  VGA_romAddr_mux0054_4_999 : X_LUT4
    generic map(
      INIT => X"A6A2"
    )
    port map (
      ADR0 => address_in_to_if_tmp_13_0,
      ADR1 => ID_forward_IF_regs_imp_stall_inv_0,
      ADR2 => address_in_to_if_tmp_12_0,
      ADR3 => address_in_to_if_tmp(14),
      O => VGA_romAddr_mux0054_4_999_60438
    );
  VGA_romAddr_mux0054_5_1559 : X_LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      ADR0 => address_in_to_if_tmp(10),
      ADR1 => address_in_to_if_tmp_8_0,
      ADR2 => address_in_to_if_tmp_9_0,
      ADR3 => address_in_to_if_tmp(11),
      O => VGA_romAddr_mux0054_5_1559_60414
    );
  Mrom_disp111 : X_LUT4
    generic map(
      INIT => X"BDEE"
    )
    port map (
      ADR0 => pc_from_if_tmp_3_0,
      ADR1 => pc_from_if_tmp_1_0,
      ADR2 => pc_from_if_tmp_0_0,
      ADR3 => pc_from_if_tmp_2_0,
      O => disp1_0_OBUF_60479
    );
  Mrom_disp151 : X_LUT4
    generic map(
      INIT => X"497F"
    )
    port map (
      ADR0 => pc_from_if_tmp_3_0,
      ADR1 => pc_from_if_tmp_0_0,
      ADR2 => pc_from_if_tmp_1_0,
      ADR3 => pc_from_if_tmp_2_0,
      O => disp1_5_OBUF_60486
    );
  register_module_imp_registers_imp_sp_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_1_DYMUX_60524,
      CE => register_module_imp_registers_imp_sp_1_CEINV_60520,
      CLK => register_module_imp_registers_imp_sp_1_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_1_SRINVNOT,
      O => register_module_imp_registers_imp_sp(0)
    );
  register_module_imp_registers_imp_sp_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_7_DYMUX_60632,
      CE => register_module_imp_registers_imp_sp_7_CEINV_60628,
      CLK => register_module_imp_registers_imp_sp_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_7_SRINVNOT,
      O => register_module_imp_registers_imp_sp(6)
    );
  register_module_imp_registers_imp_sp_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_3_DYMUX_60576,
      CE => register_module_imp_registers_imp_sp_3_CEINV_60572,
      CLK => register_module_imp_registers_imp_sp_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_3_SRINVNOT,
      O => register_module_imp_registers_imp_sp(2)
    );
  register_module_imp_registers_imp_sp_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_5_DYMUX_60604,
      CE => register_module_imp_registers_imp_sp_5_CEINV_60600,
      CLK => register_module_imp_registers_imp_sp_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_5_SRINVNOT,
      O => register_module_imp_registers_imp_sp(4)
    );
  register_module_imp_registers_imp_sp_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_9_DXMUX_60669,
      CE => register_module_imp_registers_imp_sp_9_CEINV_60656,
      CLK => register_module_imp_registers_imp_sp_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_9_SRINVNOT,
      O => register_module_imp_registers_imp_sp(9)
    );
  register_module_imp_registers_imp_sp_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_9_DYMUX_60660,
      CE => register_module_imp_registers_imp_sp_9_CEINV_60656,
      CLK => register_module_imp_registers_imp_sp_9_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_9_SRINVNOT,
      O => register_module_imp_registers_imp_sp(8)
    );
  register_module_imp_registers_imp_sp_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_7_DXMUX_60641,
      CE => register_module_imp_registers_imp_sp_7_CEINV_60628,
      CLK => register_module_imp_registers_imp_sp_7_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_7_SRINVNOT,
      O => register_module_imp_registers_imp_sp(7)
    );
  register_module_imp_decoder_imp_read_reg_1_1_39 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(6),
      ADR1 => register_module_imp_N6,
      ADR2 => register_module_imp_decoder_imp_read_reg_1_1_21,
      ADR3 => N919_0,
      O => read_reg_1_from_id_1_pack_1
    );
  register_module_imp_registers_imp_sp_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_3_DXMUX_60585,
      CE => register_module_imp_registers_imp_sp_3_CEINV_60572,
      CLK => register_module_imp_registers_imp_sp_3_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_3_SRINVNOT,
      O => register_module_imp_registers_imp_sp(3)
    );
  register_module_imp_registers_imp_sp_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => register_module_imp_registers_imp_sp_5_DXMUX_60613,
      CE => register_module_imp_registers_imp_sp_5_CEINV_60600,
      CLK => register_module_imp_registers_imp_sp_5_CLKINVNOT,
      SET => GND,
      RST => register_module_imp_registers_imp_sp_5_SRINVNOT,
      O => register_module_imp_registers_imp_sp(5)
    );
  register_module_imp_registers_imp_read_data1_2_9 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => read_reg_1_from_id(1),
      ADR1 => register_module_imp_registers_imp_ih(2),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => register_module_imp_registers_imp_t(2),
      O => register_module_imp_registers_imp_read_data1_2_9_60715
    );
  register_module_imp_registers_imp_read_data1_3_9 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => read_reg_1_from_id(1),
      ADR1 => register_module_imp_registers_imp_ih(3),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => register_module_imp_registers_imp_t(3),
      O => register_module_imp_registers_imp_read_data1_3_9_60739
    );
  register_module_imp_registers_imp_read_data2_2_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(2),
      ADR1 => register_module_imp_registers_imp_t(2),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_2_9_60722
    );
  register_module_imp_registers_imp_read_data2_5_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(5),
      ADR1 => register_module_imp_registers_imp_t(5),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_5_9_60818
    );
  register_module_imp_registers_imp_read_data1_6_9 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => read_reg_1_from_id(1),
      ADR1 => register_module_imp_registers_imp_ih(6),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => register_module_imp_registers_imp_t(6),
      O => register_module_imp_registers_imp_read_data1_6_9_60835
    );
  register_module_imp_registers_imp_read_data1_4_9 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => read_reg_1_from_id(1),
      ADR1 => register_module_imp_registers_imp_ih(4),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => register_module_imp_registers_imp_t(4),
      O => register_module_imp_registers_imp_read_data1_4_9_60763
    );
  register_module_imp_registers_imp_read_data2_6_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(6),
      ADR1 => register_module_imp_registers_imp_t(6),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_6_9_60842
    );
  register_module_imp_registers_imp_read_data1_7_9 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => read_reg_1_from_id(1),
      ADR1 => register_module_imp_registers_imp_ih(7),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => register_module_imp_registers_imp_t(7),
      O => register_module_imp_registers_imp_read_data1_7_9_60859
    );
  register_module_imp_registers_imp_read_data2_7_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(7),
      ADR1 => register_module_imp_registers_imp_t(7),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_7_9_60866
    );
  register_module_imp_registers_imp_read_data2_4_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(4),
      ADR1 => register_module_imp_registers_imp_t(4),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_4_9_60770
    );
  register_module_imp_registers_imp_read_data2_0_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(0),
      ADR1 => register_module_imp_registers_imp_t(0),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_0_9_60787
    );
  register_module_imp_registers_imp_read_data1_8_9 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => read_reg_1_from_id(1),
      ADR1 => register_module_imp_registers_imp_ih(8),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => register_module_imp_registers_imp_t(8),
      O => register_module_imp_registers_imp_read_data1_8_9_60883
    );
  register_module_imp_registers_imp_read_data2_3_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(3),
      ADR1 => register_module_imp_registers_imp_t(3),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_3_9_60746
    );
  register_module_imp_registers_imp_read_data2_9_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(9),
      ADR1 => register_module_imp_registers_imp_t(9),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_9_9_60794
    );
  register_module_imp_registers_imp_read_data1_0_211 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => read_reg_1_from_id_0_0,
      ADR1 => read_reg_1_from_id(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_N41
    );
  register_module_imp_registers_imp_read_data1_5_9 : X_LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      ADR0 => read_reg_1_from_id(1),
      ADR1 => register_module_imp_registers_imp_ih(5),
      ADR2 => read_reg_1_from_id_0_0,
      ADR3 => register_module_imp_registers_imp_t(5),
      O => register_module_imp_registers_imp_read_data1_5_9_60811
    );
  IF_ID_regs_imp_instruction_out_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_9_DYMUX_60932,
      CE => IF_ID_regs_imp_instruction_out_9_CEINV_60928,
      CLK => IF_ID_regs_imp_instruction_out_9_CLKINV_60929,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_9_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out(8)
    );
  register_module_imp_registers_imp_read_data2_8_9 : X_LUT4
    generic map(
      INIT => X"EAC0"
    )
    port map (
      ADR0 => register_module_imp_registers_imp_ih(8),
      ADR1 => register_module_imp_registers_imp_t(8),
      ADR2 => register_module_imp_registers_imp_N44_0,
      ADR3 => register_module_imp_registers_imp_N47_0,
      O => register_module_imp_registers_imp_read_data2_8_9_60890
    );
  IF_ID_regs_imp_instruction_out_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_3_DYMUX_60904,
      CE => IF_ID_regs_imp_instruction_out_3_CEINV_60900,
      CLK => IF_ID_regs_imp_instruction_out_3_CLKINV_60901,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_3_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out(2)
    );
  IF_ID_regs_imp_instruction_out_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_3_DXMUX_60913,
      CE => IF_ID_regs_imp_instruction_out_3_CEINV_60900,
      CLK => IF_ID_regs_imp_instruction_out_3_CLKINV_60901,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_3_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out(3)
    );
  IF_ID_regs_imp_instruction_out_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_instruction_out_9_DXMUX_60941,
      CE => IF_ID_regs_imp_instruction_out_9_CEINV_60928,
      CLK => IF_ID_regs_imp_instruction_out_9_CLKINV_60929,
      SET => GND,
      RST => IF_ID_regs_imp_instruction_out_9_SRINVNOT,
      O => IF_ID_regs_imp_instruction_out(9)
    );
  register_module_imp_decoder_imp_immediate_5_2_SW0 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => register_module_imp_decoder_imp_immediate_or0002,
      ADR1 => register_module_imp_N23,
      ADR2 => IF_ID_regs_imp_instruction_out(11),
      ADR3 => register_module_imp_controller_imp_operand2_src_cmp_eq0001,
      O => N70
    );
  instruction_fetch_module_imp_pc_out_tmp_10_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N30,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(10),
      ADR3 => VCC,
      O => pc_from_if_tmp(10)
    );
  IF_ID_regs_imp_pc_out_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_10_DXMUX_61004,
      CE => IF_ID_regs_imp_pc_out_10_CEINV_60985,
      CLK => IF_ID_regs_imp_pc_out_10_CLKINV_60986,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_10_FFX_RSTAND_61010,
      O => IF_ID_regs_imp_pc_out(10)
    );
  IF_ID_regs_imp_pc_out_10_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_10_FFX_RSTAND_61010
    );
  instruction_fetch_module_imp_pc_out_tmp_10_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(10),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(10),
      ADR3 => VCC,
      O => N30_pack_1
    );
  register_module_imp_controller_imp_operand2_src_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      ADR0 => IF_ID_regs_imp_instruction_out(12),
      ADR1 => IF_ID_regs_imp_instruction_out(13),
      ADR2 => IF_ID_regs_imp_instruction_out(14),
      ADR3 => register_module_imp_N26,
      O => register_module_imp_controller_imp_operand2_src_cmp_eq0001_pack_1
    );
  IF_ID_regs_imp_pc_out_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_13_DXMUX_61145,
      CE => IF_ID_regs_imp_pc_out_13_CEINV_61126,
      CLK => IF_ID_regs_imp_pc_out_13_CLKINV_61127,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_13_FFX_RSTAND_61151,
      O => IF_ID_regs_imp_pc_out(13)
    );
  IF_ID_regs_imp_pc_out_13_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_13_FFX_RSTAND_61151
    );
  instruction_fetch_module_imp_pc_out_tmp_14_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(14),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(14),
      ADR3 => VCC,
      O => N22_pack_1
    );
  IF_ID_regs_imp_pc_out_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_12_DXMUX_61106,
      CE => IF_ID_regs_imp_pc_out_12_CEINV_61087,
      CLK => IF_ID_regs_imp_pc_out_12_CLKINV_61088,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_12_FFX_RSTAND_61112,
      O => IF_ID_regs_imp_pc_out(12)
    );
  IF_ID_regs_imp_pc_out_12_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_12_FFX_RSTAND_61112
    );
  instruction_fetch_module_imp_pc_out_tmp_14_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N22,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(14),
      ADR3 => VCC,
      O => pc_from_if_tmp(14)
    );
  IF_ID_regs_imp_pc_out_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_11_DXMUX_61043,
      CE => IF_ID_regs_imp_pc_out_11_CEINV_61024,
      CLK => IF_ID_regs_imp_pc_out_11_CLKINV_61025,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_11_FFX_RSTAND_61049,
      O => IF_ID_regs_imp_pc_out(11)
    );
  IF_ID_regs_imp_pc_out_11_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_11_FFX_RSTAND_61049
    );
  instruction_fetch_module_imp_pc_out_tmp_12_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N26,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(12),
      ADR3 => VCC,
      O => pc_from_if_tmp(12)
    );
  instruction_fetch_module_imp_pc_out_tmp_11_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N28,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(11),
      ADR3 => VCC,
      O => pc_from_if_tmp(11)
    );
  register_module_imp_registers_imp_read_data2_10_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp_10_0,
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_10_33_61064
    );
  instruction_fetch_module_imp_pc_out_tmp_12_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(12),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(12),
      ADR3 => VCC,
      O => N26_pack_1
    );
  register_module_imp_registers_imp_read_data2_11_33 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => write_back_data_from_mem_tmp(11),
      ADR1 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000055_0,
      ADR2 => RAW_hazard_detector_and_forward_unit_imp_is_hazard_2_from_mem_and000026_0,
      ADR3 => VCC,
      O => register_module_imp_registers_imp_read_data2_11_33_61072
    );
  instruction_fetch_module_imp_pc_out_tmp_11_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(11),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(11),
      ADR3 => VCC,
      O => N28_pack_1
    );
  instruction_fetch_module_imp_pc_out_tmp_13_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(13),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(13),
      ADR3 => VCC,
      O => N24_pack_1
    );
  instruction_fetch_module_imp_pc_out_tmp_13_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N24,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(13),
      ADR3 => VCC,
      O => pc_from_if_tmp(13)
    );
  instruction_fetch_module_imp_pc_out_tmp_15_Q : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => instruction_fetch_module_imp_is_branch_verified_0,
      ADR1 => N20,
      ADR2 => ID_forward_IF_regs_imp_branch_target_out(15),
      ADR3 => VCC,
      O => pc_from_if_tmp(15)
    );
  VGA_hs : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => VGA_hs_DYMUX_61262,
      CE => VCC,
      CLK => VGA_hs_CLKINV_61259,
      SET => GND,
      RST => VGA_hs_FFY_RSTAND_61267,
      O => VGA_hs_17222
    );
  VGA_hs_FFY_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => VGA_hs_FFY_RSTAND_61267
    );
  bubble_to_id_alu_tmp120 : X_LUT4
    generic map(
      INIT => X"8241"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_write_back_reg_out(1),
      ADR1 => ID_ALU_regs_imp_write_back_reg_out(2),
      ADR2 => read_reg_2_from_id(2),
      ADR3 => read_reg_2_from_id(1),
      O => bubble_to_id_alu_tmp120_61240
    );
  VGA_bt_cmp_ge00142_SW0 : X_LUT4
    generic map(
      INIT => X"FCF8"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VGA_x(4),
      ADR2 => VGA_x(5),
      ADR3 => VGA_N435,
      O => N139
    );
  IF_ID_regs_imp_pc_out_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_15_DXMUX_61223,
      CE => IF_ID_regs_imp_pc_out_15_CEINV_61204,
      CLK => IF_ID_regs_imp_pc_out_15_CLKINV_61205,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_15_FFX_RSTAND_61229,
      O => IF_ID_regs_imp_pc_out(15)
    );
  IF_ID_regs_imp_pc_out_15_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_15_FFX_RSTAND_61229
    );
  IF_ID_regs_imp_pc_out_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => IF_ID_regs_imp_pc_out_14_DXMUX_61184,
      CE => IF_ID_regs_imp_pc_out_14_CEINV_61165,
      CLK => IF_ID_regs_imp_pc_out_14_CLKINV_61166,
      SET => GND,
      RST => IF_ID_regs_imp_pc_out_14_FFX_RSTAND_61190,
      O => IF_ID_regs_imp_pc_out(14)
    );
  IF_ID_regs_imp_pc_out_14_FFX_RSTAND : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_15674,
      O => IF_ID_regs_imp_pc_out_14_FFX_RSTAND_61190
    );
  instruction_fetch_module_imp_pc_out_tmp_15_SW0 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => ID_forward_IF_regs_imp_is_jump_out_16435,
      ADR1 => instruction_fetch_module_imp_pc_in(15),
      ADR2 => ID_forward_IF_regs_imp_jump_target_out(15),
      ADR3 => VCC,
      O => N20_pack_1
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_0_G
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_F
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_2_G
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_F
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_4_G
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_F
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_10_G
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_F
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_12_G
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_18_F
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_F
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_8_G
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_F
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_16_G
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_F
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_6_G
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_F
    );
  keyboard_imp_keyboard_drv_obj_count_addsub0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => keyboard_imp_keyboard_drv_obj_count(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => keyboard_imp_keyboard_drv_obj_count_addsub0000_14_G
    );
  write_back_data_from_alu_tmp_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_4_F
    );
  write_back_data_from_alu_tmp_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_4_G
    );
  write_back_data_from_alu_tmp_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_2_F
    );
  write_back_data_from_alu_tmp_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_2_G
    );
  write_back_data_from_alu_tmp_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_6_F
    );
  write_back_data_from_alu_tmp_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_6_G
    );
  write_back_data_from_alu_tmp_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_10_F
    );
  write_back_data_from_alu_tmp_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_10_G
    );
  write_back_data_from_alu_tmp_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_12_F
    );
  write_back_data_from_alu_tmp_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_12_G
    );
  write_back_data_from_alu_tmp_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_14_F
    );
  write_back_data_from_alu_tmp_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_8_F
    );
  write_back_data_from_alu_tmp_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => ID_ALU_regs_imp_pc_out(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => write_back_data_from_alu_tmp_addsub0000_8_G
    );
  VGA_y_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_y(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_y_0_G
    );
  VGA_y_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_y(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_y_2_F
    );
  VGA_y_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_y(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_y_2_G
    );
  VGA_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_x(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Result_0_G
    );
  VGA_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_x(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Result_6_F
    );
  VGA_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_x(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Result_6_G
    );
  VGA_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_x(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Result_2_F
    );
  VGA_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_x(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Result_2_G
    );
  VGA_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_x(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Result_4_F
    );
  VGA_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_x(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Result_4_G
    );
  VGA_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_x(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_Result_8_F
    );
  VGA_y_6_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_y_6_1_F
    );
  VGA_y_6_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_y(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_y_6_1_G
    );
  VGA_y_4_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_y(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_y_4_1_F
    );
  VGA_y_4_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_y(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_y_4_1_G
    );
  VGA_romAddr_add0001_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => VGA_y(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_add0001_6_F
    );
  hs_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_hs_17222,
      O => hs_O
    );
  vs_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => VGA_vs_15675,
      O => vs_O
    );
  ram1_addr_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_10_OBUF_22049,
      O => ram1_addr_10_O
    );
  ram1_addr_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_11_OBUF_22097,
      O => ram1_addr_11_O
    );
  ram1_addr_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_12_OBUF_22121,
      O => ram1_addr_12_O
    );
  ram1_addr_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_13_OBUF_22196,
      O => ram1_addr_13_O
    );
  ram1_data_11_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_11_T
    );
  ram1_data_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_11_IOBUF,
      O => ram1_data_11_O
    );
  oGreen_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => oBlue_0_OBUF_0,
      O => oGreen_1_O
    );
  ram1_data_15_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_15_T
    );
  ram1_data_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_15_IOBUF,
      O => ram1_data_15_O
    );
  ram1_data_14_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_14_T
    );
  ram1_data_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_14_IOBUF,
      O => ram1_data_14_O
    );
  ram1_addr_16_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_16_OUTPUT_OFF_O1INV_32562,
      O => ram1_addr_16_O
    );
  ram1_addr_16_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => ram1_addr_16_OUTPUT_OFF_O1INV_32562
    );
  ram2_addr_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_10_OBUF_21068,
      O => ram2_addr_10_O
    );
  ram2_addr_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_11_OBUF_21092,
      O => ram2_addr_11_O
    );
  wrn_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => wrn_OBUF_27216,
      O => wrn_O
    );
  ram1_data_10_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_10_T
    );
  ram1_data_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_10_IOBUF,
      O => ram1_data_10_O
    );
  ram1_data_12_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_12_T
    );
  ram1_data_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_12_IOBUF,
      O => ram1_data_12_O
    );
  rdn_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => rdn_OBUF_20526,
      O => rdn_O
    );
  ram2_addr_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_12_OBUF_21116,
      O => ram2_addr_12_O
    );
  ram1_addr_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_15_OBUF_22309,
      O => ram1_addr_15_O
    );
  ram1_data_13_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_13_T
    );
  ram1_data_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_13_IOBUF,
      O => ram1_data_13_O
    );
  ram1_addr_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_14_OBUF_22264,
      O => ram1_addr_14_O
    );
  oGreen_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => oBlue_0_OBUF_0,
      O => oGreen_2_O
    );
  ram1_addr_17_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_17_OUTPUT_OFF_O1INV_32570,
      O => ram1_addr_17_O
    );
  ram1_addr_17_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => ram1_addr_17_OUTPUT_OFF_O1INV_32570
    );
  oGreen_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => oBlue_0_OBUF_0,
      O => oGreen_0_O
    );
  oRed_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => oBlue_0_OBUF_0,
      O => oRed_0_O
    );
  oRed_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => oBlue_0_OBUF_0,
      O => oRed_1_O
    );
  ram2_addr_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_15_OBUF_22316,
      O => ram2_addr_15_O
    );
  ram2_addr_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_14_OBUF_21188,
      O => ram2_addr_14_O
    );
  ram2_data_14_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_14_T
    );
  ram2_data_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(14),
      O => ram2_data_14_O
    );
  ram2_data_10_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_10_T
    );
  ram2_data_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(10),
      O => ram2_data_10_O
    );
  ram2_data_15_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_15_T
    );
  ram2_data_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(15),
      O => ram2_data_15_O
    );
  led_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(2),
      O => led_10_O
    );
  led_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(3),
      O => led_11_O
    );
  oRed_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => oBlue_0_OBUF_0,
      O => oRed_2_O
    );
  ram2_addr_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_13_OBUF_21140,
      O => ram2_addr_13_O
    );
  ram2_data_13_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_13_T
    );
  ram2_data_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(13),
      O => ram2_data_13_O
    );
  led_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(4),
      O => led_12_O
    );
  led_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(5),
      O => led_13_O
    );
  ram2_data_12_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_12_T
    );
  ram2_data_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(12),
      O => ram2_data_12_O
    );
  ram2_addr_17_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_17_OUTPUT_OFF_O1INV_32806,
      O => ram2_addr_17_O
    );
  ram2_addr_17_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => ram2_addr_17_OUTPUT_OFF_O1INV_32806
    );
  ram2_addr_16_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_16_OUTPUT_OFF_O1INV_32798,
      O => ram2_addr_16_O
    );
  ram2_addr_16_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => ram2_addr_16_OUTPUT_OFF_O1INV_32798
    );
  ram2_data_11_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_11_T
    );
  ram2_data_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(11),
      O => ram2_data_11_O
    );
  ram2_we_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_we_OBUF_18820,
      O => ram2_we_O
    );
  ram1_en_OUTPUT_OFF_OMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_enable_out_15883,
      O => ram1_en_O
    );
  ram1_oe_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_oe_OBUF_21936,
      O => ram1_oe_O
    );
  led_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(6),
      O => led_14_O
    );
  ram2_en_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_en_OUTPUT_OFF_O1INV_33044,
      O => ram2_en_O
    );
  ram2_en_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => ram2_en_OUTPUT_OFF_O1INV_33044
    );
  ram1_we_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_we_OBUF_18812,
      O => ram1_we_O
    );
  ram2_oe_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_we_to_if_tmp,
      O => ram2_oe_O
    );
  led_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(7),
      O => led_15_O
    );
  disp0_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp0_3_OBUF_60462,
      O => disp0_3_O
    );
  disp1_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp1_0_OBUF_60479,
      O => disp1_0_O
    );
  ram2_addr_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_2_OBUF_21109,
      O => ram2_addr_2_O
    );
  disp0_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp0_1_OBUF_54147,
      O => disp0_1_O
    );
  disp0_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp0_4_OBUF_54186,
      O => disp0_4_O
    );
  disp1_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp1_1_OBUF_24316,
      O => disp1_1_O
    );
  disp0_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp0_5_OBUF_60555,
      O => disp0_5_O
    );
  disp0_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp0_2_OBUF_60455,
      O => disp0_2_O
    );
  ram2_addr_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_0_OBUF_21061,
      O => ram2_addr_0_O
    );
  ram2_addr_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_9_OBUF_21325,
      O => ram2_addr_9_O
    );
  ram2_addr_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_4_OBUF_21181,
      O => ram2_addr_4_O
    );
  disp0_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp0_0_OBUF_53830,
      O => disp0_0_O
    );
  ram1_data_8_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_8_T
    );
  ram1_data_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_8_IOBUF,
      O => ram1_data_8_O
    );
  ram1_data_9_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_9_T
    );
  ram1_data_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_9_IOBUF,
      O => ram1_data_9_O
    );
  ram2_addr_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_6_OBUF_21236,
      O => ram2_addr_6_O
    );
  ram2_addr_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_3_OBUF_21133,
      O => ram2_addr_3_O
    );
  ram2_addr_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_5_OBUF_21229,
      O => ram2_addr_5_O
    );
  ram2_addr_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_1_OBUF_21085,
      O => ram2_addr_1_O
    );
  ram2_addr_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_7_OBUF_21253,
      O => ram2_addr_7_O
    );
  ram2_addr_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram2_addr_8_OBUF_21260,
      O => ram2_addr_8_O
    );
  ram2_data_3_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_3_T
    );
  ram2_data_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(3),
      O => ram2_data_3_O
    );
  ram2_data_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_1_T
    );
  ram2_data_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(1),
      O => ram2_data_1_O
    );
  disp1_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp1_3_OBUF_24323,
      O => disp1_3_O
    );
  disp1_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp1_2_OBUF_60503,
      O => disp1_2_O
    );
  ram2_data_4_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_4_T
    );
  ram2_data_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(4),
      O => ram2_data_4_O
    );
  ram2_data_2_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_2_T
    );
  ram2_data_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(2),
      O => ram2_data_2_O
    );
  ram2_data_5_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_5_T
    );
  ram2_data_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(5),
      O => ram2_data_5_O
    );
  disp1_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp1_5_OBUF_60486,
      O => disp1_5_O
    );
  disp1_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp1_6_OBUF_58225,
      O => disp1_6_O
    );
  ram2_data_6_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_6_T
    );
  ram2_data_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(6),
      O => ram2_data_6_O
    );
  ram2_data_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_0_T
    );
  ram2_data_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(0),
      O => ram2_data_0_O
    );
  disp1_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp1_4_OBUF_60510,
      O => disp1_4_O
    );
  disp0_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => disp0_6_OBUF_60562,
      O => disp0_6_O
    );
  led_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_4_15845,
      O => led_4_O
    );
  ram2_data_8_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_8_T
    );
  ram2_data_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(8),
      O => ram2_data_8_O
    );
  ram2_data_7_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_7_T
    );
  ram2_data_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(7),
      O => ram2_data_7_O
    );
  led_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_5_15844,
      O => led_5_O
    );
  led_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_7_15846,
      O => led_7_O
    );
  led_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_3_15891,
      O => led_3_O
    );
  led_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(0),
      O => led_8_O
    );
  led_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => IF_ID_regs_imp_instruction_out(1),
      O => led_9_O
    );
  led_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_6_15843,
      O => led_6_O
    );
  led_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_0_15835,
      O => led_0_O
    );
  led_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_1_15890,
      O => led_1_O
    );
  led_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => register_module_imp_registers_imp_regs_0_2_15889,
      O => led_2_O
    );
  ram2_data_9_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => instruction_fetch_module_imp_u_Ram2OE_inv_0,
      O => ram2_data_9_T
    );
  ram2_data_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ALU_MEM_regs_imp_mem_data_out(9),
      O => ram2_data_9_O
    );
  N438_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N438_G
    );
  N1679_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1679_G
    );
  VGA_romAddr_mux0054_7_113_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => VGA_romAddr_mux0054_7_113_G
    );
  N1461_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1461_F
    );
  register_module_imp_decoder_imp_read_reg_1_1_21_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => register_module_imp_decoder_imp_read_reg_1_1_21_F_35666
    );
  ram1_data_2_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_2_T
    );
  ram1_data_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_2_IOBUF,
      O => ram1_data_2_O
    );
  ram1_addr_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_2_OBUF_25488,
      O => ram1_addr_2_O
    );
  ram1_addr_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_3_OBUF_25536,
      O => ram1_addr_3_O
    );
  ram1_data_5_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_5_T
    );
  ram1_data_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_5_IOBUF,
      O => ram1_data_5_O
    );
  oBlue_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => oBlue_0_OBUF_0,
      O => oBlue_2_O
    );
  ram1_addr_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_0_OBUF_25730,
      O => ram1_addr_0_O
    );
  ram1_addr_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_8_OBUF_25690,
      O => ram1_addr_8_O
    );
  ram1_data_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_1_T
    );
  ram1_data_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_1_IOBUF,
      O => ram1_data_1_O
    );
  ram1_addr_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_7_OBUF_25666,
      O => ram1_addr_7_O
    );
  ram1_addr_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_5_OBUF_25618,
      O => ram1_addr_5_O
    );
  ram1_data_3_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_3_T
    );
  ram1_data_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_3_IOBUF,
      O => ram1_data_3_O
    );
  ram1_addr_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_9_OBUF_25714,
      O => ram1_addr_9_O
    );
  ram1_data_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_0_T
    );
  ram1_data_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_0_IOBUF_F5MUX_38237,
      O => ram1_data_0_O
    );
  ram1_addr_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_4_OBUF_25594,
      O => ram1_addr_4_O
    );
  ram1_addr_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_6_OBUF_25642,
      O => ram1_addr_6_O
    );
  ram1_data_4_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_4_T
    );
  ram1_data_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_4_IOBUF,
      O => ram1_data_4_O
    );
  oBlue_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => oBlue_0_OBUF_0,
      O => oBlue_1_O
    );
  ram1_addr_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_addr_1_OBUF_25464,
      O => ram1_addr_1_O
    );
  oBlue_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => oBlue_0_OBUF_0,
      O => oBlue_0_O
    );
  ram1_data_6_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_6_T
    );
  ram1_data_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_6_IOBUF,
      O => ram1_data_6_O
    );
  ram1_data_7_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => DM_imp_Ram1Data_not0001_inv_0,
      O => ram1_data_7_T
    );
  ram1_data_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => ram1_data_7_IOBUF,
      O => ram1_data_7_O
    );
  N1741_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1741_F
    );
  N1755_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1755_G
    );
  NlwBlock_processor_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_processor_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

