

================================================================
== Vivado HLS Report for 'maxpool_4'
================================================================
* Date:           Thu Oct 25 23:32:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.465|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7393|  7393|  7393|  7393|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  7392|  7392|       462|          -|          -|    16|    no    |
        | + Loop 1.1              |   460|   460|        92|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |    90|    90|        18|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1      |    16|    16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     6|     6|         3|          -|          -|     2|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    342|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    107|
|Register         |        -|      -|     177|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     243|    688|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |conv1_fcmp_32ns_3dEe_U48  |conv1_fcmp_32ns_3dEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_178_p2          |     +    |      0|  0|  15|           5|           1|
    |h_1_fu_242_p2          |     +    |      0|  0|  12|           3|           1|
    |i_13_fu_313_p2         |     +    |      0|  0|  10|           2|           1|
    |j_9_fu_383_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp_39_fu_212_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_41_fu_230_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_42_fu_260_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_43_fu_277_p2       |     +    |      0|  0|  14|          10|          10|
    |tmp_44_fu_363_p2       |     +    |      0|  0|  14|          10|          10|
    |tmp_45_fu_328_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_46_fu_353_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_47_fu_398_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_7_fu_319_p2        |     +    |      0|  0|  13|           4|           4|
    |tmp_9_fu_389_p2        |     +    |      0|  0|  13|           4|           4|
    |w_1_fu_289_p2          |     +    |      0|  0|  12|           3|           1|
    |tmp_27_fu_479_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp_29_fu_485_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_307_p2    |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_283_p2    |   icmp   |      0|  0|   9|           3|           3|
    |exitcond3_fu_236_p2    |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_172_p2    |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_377_p2     |   icmp   |      0|  0|   9|           2|           3|
    |notlhs6_fu_461_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_443_p2       |   icmp   |      0|  0|  11|           8|           2|
    |notrhs7_fu_467_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_449_p2       |   icmp   |      0|  0|  18|          23|           1|
    |tmp_25_fu_455_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp_26_fu_473_p2       |    or    |      0|  0|   2|           1|           1|
    |max_value_2_fu_491_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 342|         183|         151|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_reg_86             |   9|          2|    5|         10|
    |h_reg_97             |   9|          2|    3|          6|
    |i_reg_133            |   9|          2|    2|          4|
    |j_reg_156            |   9|          2|    2|          4|
    |max_value_1_reg_144  |   9|          2|   32|         64|
    |max_value_reg_120    |   9|          2|   32|         64|
    |w_reg_108            |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 107|         23|   80|        167|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_1_reg_501          |   5|   0|    5|          0|
    |c_reg_86             |   5|   0|    5|          0|
    |h_1_reg_519          |   3|   0|    3|          0|
    |h_reg_97             |   3|   0|    3|          0|
    |i_13_reg_550         |   2|   0|    2|          0|
    |i_reg_133            |   2|   0|    2|          0|
    |input_load_reg_573   |  32|   0|   32|          0|
    |j_9_reg_563          |   2|   0|    2|          0|
    |j_reg_156            |   2|   0|    2|          0|
    |max_value_1_reg_144  |  32|   0|   32|          0|
    |max_value_reg_120    |  32|   0|   32|          0|
    |tmp_39_reg_506       |   8|   0|    9|          1|
    |tmp_41_reg_511       |   8|   0|    8|          0|
    |tmp_43_reg_529       |  10|   0|   10|          0|
    |tmp_46_reg_555       |  11|   0|   12|          1|
    |tmp_5_reg_542        |   3|   0|    4|          1|
    |tmp_s_reg_524        |   3|   0|    4|          1|
    |w_1_reg_537          |   3|   0|    3|          0|
    |w_reg_108            |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 177|   0|  181|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   maxpool_4  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   maxpool_4  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   maxpool_4  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   maxpool_4  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   maxpool_4  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   maxpool_4  | return value |
|input_r_address0   | out |   11|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    9|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

