# EMACS settings: -*-	tab-width: 2; indent-tabs-mode: t -*-
# vim: tabstop=2:shiftwidth=2:noexpandtab
# kate: tab-width 2; replace-tabs off; indent-width 2;
# 
# ==============================================================================
# Authors:				 	Patrick Lehmann
# 
# Config file:			Global configuration file
# 
# Description:
# ------------------------------------
#		This file defines:
#		- common directory names
#		- directory names for sub namespaces
#		- prefixes for namespaces
#
# License:
# ==============================================================================
# Copyright 2007-2016 Technische Universitaet Dresden - Germany
#											Chair for VLSI-Design, Diagnostics and Architecture
# 
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
# 
#		http://www.apache.org/licenses/LICENSE-2.0
# 
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# ==============================================================================
[DEFAULT]
Type =							Namespace
DirectoryName =			${Name}
Prefix =						${$Parent}:Name}
Path =							${$Parent}:Name}.${Name}
relDir =						${${Parent}:relDir}/${DirectoryName}
srcDir =						${${Parent}:srcDir}/${DirectoryName}
tbDir =							${${Parent}:tbDir}/${DirectoryName}
simDir =						${${Parent}:simDir}/${DirectoryName}
nlDir =							${${Parent}:nlDir}/${DirectoryName}
xstDir =						${${Parent}:xstDir}/${DirectoryName}

[PoC.DirectoryNames]
HDLSourceFiles =						src
XilinxSpecificFiles =				xilinx
AlteraSpecificFiles =				altera
TestbenchFiles =						tb
TemporaryFiles =						temp
PrecompiledFiles =					precompiled
NetListFiles =							netlist
ConstraintFiles =						ucf
SimulatorFiles =						sim
ISESimulatorFiles =					isim
VivadoSimulatorFiles =			xsim
ModelSimSimulatorFiles =		vsim
ActiveHDLSimulatorFiles =		activehdl
RivieraPROSimulatorFiles =	rivierapro
GHDLSimulatorFiles =				ghdl
GTKWaveFiles =							gtkw
ISECoreGeneratorFiles =			coregen
ISESynthesisFiles =					xst
QuartusSynthesisFiles =			quartus

[POC.Root]
DirectoryName =			
relDir =	
srcDir =						${PoC:InstallationDirectory}/${PoC.DirectoryNames:HDLSourceFiles}
tbDir =							${PoC:InstallationDirectory}/${PoC.DirectoryNames:TestbenchFiles}
simDir =						${PoC:InstallationDirectory}/${PoC.DirectoryNames:SimulatorFiles}
nlDir =							${PoC:InstallationDirectory}/${PoC.DirectoryNames:NetListFiles}
xstDir =						${PoC:InstallationDirectory}/${PoC.DirectoryNames:ISESynthesisFiles}
PoC.alt =						POC.alt
PoC.arith =					POC.arith
PoC.bus =						POC.bus
PoC.cache =					POC.cache
PoC.comm =					POC.comm
PoC.common =				POC.common
PoC.dstruct =				POC.dstruct
PoC.fifo =					POC.fifo
PoC.io =						POC.io
#PoC.lib =						POC.lib
PoC.mem =						POC.mem
PoC.misc =					POC.misc
PoC.net =						POC.net
PoC.sata =					POC.sata
PoC.sim =						POC.sim
PoC.sort =					POC.sort
PoC.xil =						POC.xil

[POC.alt]
Name =							alt
Parent =						POC.Root

[POC.arith]
Name =							arith
Parent =						POC.Root
addw =							PoC.arith.addw
prng =							PoC.arith.prng
prefix_and =				PoC.arith.prefix_and
prefix_or =					PoC.arith.prefix_or

[POC.bus]
Name =							bus
Parent =						POC.Root
stream =						POC.bus.stream
wb =								POC.bus.wb

[POC.bus.stream]
Name =							stream
Parent =						POC.bus
Buffer =						PoC.bus.stream.Buffer
DeMux =							PoC.bus.stream.DeMux
Mux =								PoC.bus.stream.Mux

[POC.bus.wb]
Name =							wb
Parent =						POC.bus
Arbiter =						POC.bus.wb.Arbiter

[POC.cache]
Name =							cache
Parent =						POC.Root

[POC.comm]
Name =							comm
Parent =						POC.Root

[POC.common]
Name =							common
Parent =						POC.Root

[POC.dstruct]
Name =							dstruct
Parent =						POC.Root

[POC.fifo]
Name =							fifo
Parent =						POC.Root

[POC.io]
Name =							io
Parent =						POC.Root

[POC.lib]
Name =							lib
Parent =						POC.Root
ddrio =							POC.io.ddrio
iic =								POC.io.iic
lcd =								POC.io.lcd
mdio =							POC.io.mdio
pio =								POC.io.pio
pmod =							POC.io.pmod
uart =							POC.io.uart

[POC.io.ddrio]
Name =							ddrio
Parent =						POC.io

[POC.io.iic]
Name =							iic
Parent =						POC.io

[POC.io.lcd]
Name =							lcd
Parent =						POC.io

[POC.io.mdio]
Name =							mdio
Parent =						POC.io

[POC.io.pio]
Name =							pio
Parent =						POC.io

[POC.io.pmod]
Name =							pmod
Parent =						POC.io

[POC.io.uart]
Name =							uart
Parent =						POC.io

[POC.mem]
Name =							mem
Parent =						POC.Root
lut =								POC.mem.lut
ocram =							POC.mem.ocram
ocrom =							POC.mem.ocram
sdram =							POC.mem.ocram

[POC.mem.lut]
Name =							lut
Parent =						POC.mem

[POC.mem.ocram]
Name =							ocram
Parent =						POC.mem

[POC.mem.ocrom]
Name =							ocrom
Parent =						POC.mem

[POC.mem.sdram]
Name =							sdram
Parent =						POC.mem

[POC.misc]
Name =							misc
Parent =						POC.Root
filter =						POC.misc.filter
gearbox =						POC.misc.gearbox
stat =							POC.misc.stat
sync =							POC.misc.sync

[POC.misc.filter]
Name =							filter
Parent =						POC.misc

[POC.misc.gearbox]
Name =							gearbox
Parent =						POC.misc

[POC.misc.stat]
Name =							stat
Parent =						POC.misc

[POC.misc.sync]
Name =							sync
Parent =						POC.misc

[POC.net]
Name =							net
Parent =						POC.Root
arp =								POC.net.arp
eth =								POC.net.eth
eth10g =						POC.net.eth10g
icmpv4 =						POC.net.icmpv4
icmpv6 =						POC.net.icmpv6
ipv4 =							POC.net.ipv4
ipv6 =							POC.net.ipv6
mac =								POC.net.mac
ndp =								POC.net.ndp
stack =							POC.net.stack
udp =								POC.net.udp

[POC.net.arp]
Name =							arp
Parent =						POC.net

[POC.net.eth]
Name =							eth
Parent =						POC.net

[POC.net.eth10g]
Name =							eth10g
Parent =						POC.net

[POC.net.icmpv4]
Name =							icmpv4
Parent =						POC.net

[POC.net.icmpv6]
Name =							icmpv6
Parent =						POC.net

[POC.net.ipv4]
Name =							ipv4
Parent =						POC.net

[POC.net.ipv6]
Name =							ipv6
Parent =						POC.net

[POC.net.mac]
Name =							mac
Parent =						POC.net

[POC.net.ndp]
Name =							ndp
Parent =						POC.net

[POC.net.stack]
Name =							stack
Parent =						POC.net

[POC.net.udp]
Name =							udp
Parent =						POC.net


[POC.sata]
Name =							sata
Parent =						POC.Root

[POC.sim]
Name =							sim
Parent =						POC.Root

[POC.sort]
Name =							sort
Parent =						POC.Root
sortnet =						POC.sort.sortnet

[POC.sort.sortnet]
Name =							sortnet
Parent =						POC.sort

[POC.xil]
Name =							xil
Parent =						POC.Root
mig =								POC.xil.mig

[POC.xil.mig]
Name =							mig
Parent =						POC.xil
