INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/new/Task2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Task3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/new/Task3_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Task3_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/imports/vga-core-main/vga_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/imports/vga-core-main/video_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sim_1/new/Task3_top_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Task3_top_sim
