Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 30 19:52:03 2022
| Host         : ECE-PHO115-26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodJSTK_Demo_timing_summary_routed.rpt -pb PmodJSTK_Demo_timing_summary_routed.pb -rpx PmodJSTK_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodJSTK_Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: DispCtrl/DCLK_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: char_y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_en_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_en_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[11]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[12]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[13]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[14]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[15]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[16]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[17]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[18]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[19]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[20]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[11]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[12]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[13]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[14]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[15]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[16]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[17]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[18]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[19]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[20]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[21]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_en_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[22]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[23]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[24]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[25]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[26]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[27]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[28]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[29]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[30]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[31]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[22]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[23]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[24]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[25]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[26]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[27]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[28]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[29]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[30]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[31]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[32]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_en_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[33]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[34]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[35]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[36]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[37]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[38]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[39]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[40]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[41]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[42]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[33]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[34]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[35]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[36]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[37]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[38]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[39]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[40]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[41]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[42]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[43]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_en_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[44]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[45]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[46]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[47]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[48]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[49]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[50]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[51]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[52]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[53]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[44]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[45]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[46]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[47]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[48]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[49]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[50]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[51]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[52]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[53]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[54]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_en_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[55]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[56]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[57]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[58]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[59]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[60]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[61]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[62]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[63]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[64]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[55]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[56]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[57]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[58]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[59]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[60]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[61]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[62]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[63]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[64]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[65]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_en_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[66]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[67]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[68]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[69]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[70]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[71]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[72]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[73]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[74]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[75]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[66]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[67]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[68]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[69]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[70]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[71]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[72]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[73]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[74]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[75]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[76]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_en_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[77]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[78]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[79]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[80]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[81]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[82]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[83]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[84]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[85]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[86]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[77]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[78]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[79]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[80]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[81]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[82]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[83]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[84]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[85]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[86]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[87]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_en_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[88]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[89]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[90]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[91]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[92]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[93]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[94]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[95]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[96]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[97]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[88]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[89]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[90]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[91]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[92]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[93]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[94]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[95]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[96]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[97]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[98]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_en_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[100]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[101]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[102]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[103]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[104]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[105]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[106]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[107]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[108]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[99]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[100]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[101]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[102]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[103]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[104]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[105]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[106]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[107]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[108]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[109]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[99]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: slowerClock/clk_out_reg/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[0].b1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[1].b1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[2].b1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[3].b1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[4].b1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[5].b1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[6].b1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk1[7].b1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[0].bomb1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[1].bomb1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[2].bomb1/y_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/x_reg[9]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[0]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[10]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[1]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[2]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[3]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[5]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[6]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[7]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[8]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: vga/genblk2[3].bomb1/y_reg[9]/Q (HIGH)

 There are 672 register/latch pins with no clock driven by root clock pin: vga/pixel_clk_reg_reg/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/scene_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/tcg/out_clk_reg/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/blank_reg/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2640 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.618        0.000                      0                  319        0.102        0.000                      0                  319        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.618        0.000                      0                  319        0.102        0.000                      0                  319        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.138ns (24.285%)  route 3.548ns (75.715%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.636     5.239    vga/tcg/out_clk_reg_0
    SLICE_X42Y97         FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.406    vga/tcg/counter[16]
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.530 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.963    vga/tcg/counter[0]_i_9_n_1
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.488    vga/tcg/counter[0]_i_7_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.566     8.178    vga/tcg/counter[0]_i_3_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.627     8.929    vga/tcg/counter[0]_i_2_n_1
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.872     9.925    vga/tcg/out_clk
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.500    14.922    vga/tcg/out_clk_reg_0
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[25]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y100        FDRE (Setup_fdre_C_R)       -0.524    14.543    vga/tcg/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.138ns (24.285%)  route 3.548ns (75.715%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.636     5.239    vga/tcg/out_clk_reg_0
    SLICE_X42Y97         FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.406    vga/tcg/counter[16]
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.530 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.963    vga/tcg/counter[0]_i_9_n_1
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.488    vga/tcg/counter[0]_i_7_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.566     8.178    vga/tcg/counter[0]_i_3_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.627     8.929    vga/tcg/counter[0]_i_2_n_1
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.872     9.925    vga/tcg/out_clk
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.500    14.922    vga/tcg/out_clk_reg_0
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[26]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y100        FDRE (Setup_fdre_C_R)       -0.524    14.543    vga/tcg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.138ns (24.285%)  route 3.548ns (75.715%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.636     5.239    vga/tcg/out_clk_reg_0
    SLICE_X42Y97         FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.406    vga/tcg/counter[16]
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.530 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.963    vga/tcg/counter[0]_i_9_n_1
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.488    vga/tcg/counter[0]_i_7_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.566     8.178    vga/tcg/counter[0]_i_3_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.627     8.929    vga/tcg/counter[0]_i_2_n_1
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.872     9.925    vga/tcg/out_clk
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.500    14.922    vga/tcg/out_clk_reg_0
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[27]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y100        FDRE (Setup_fdre_C_R)       -0.524    14.543    vga/tcg/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.138ns (24.285%)  route 3.548ns (75.715%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.636     5.239    vga/tcg/out_clk_reg_0
    SLICE_X42Y97         FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.406    vga/tcg/counter[16]
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.530 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.963    vga/tcg/counter[0]_i_9_n_1
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.488    vga/tcg/counter[0]_i_7_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.566     8.178    vga/tcg/counter[0]_i_3_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.627     8.929    vga/tcg/counter[0]_i_2_n_1
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.872     9.925    vga/tcg/out_clk
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.500    14.922    vga/tcg/out_clk_reg_0
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[28]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y100        FDRE (Setup_fdre_C_R)       -0.524    14.543    vga/tcg/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.138ns (25.074%)  route 3.401ns (74.926%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.636     5.239    vga/tcg/out_clk_reg_0
    SLICE_X42Y97         FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.406    vga/tcg/counter[16]
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.530 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.963    vga/tcg/counter[0]_i_9_n_1
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.488    vga/tcg/counter[0]_i_7_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.566     8.178    vga/tcg/counter[0]_i_3_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.627     8.929    vga/tcg/counter[0]_i_2_n_1
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.725     9.777    vga/tcg/out_clk
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.500    14.922    vga/tcg/out_clk_reg_0
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[29]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y101        FDRE (Setup_fdre_C_R)       -0.524    14.543    vga/tcg/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.138ns (25.074%)  route 3.401ns (74.926%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.636     5.239    vga/tcg/out_clk_reg_0
    SLICE_X42Y97         FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.406    vga/tcg/counter[16]
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.530 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.963    vga/tcg/counter[0]_i_9_n_1
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.488    vga/tcg/counter[0]_i_7_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.566     8.178    vga/tcg/counter[0]_i_3_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.627     8.929    vga/tcg/counter[0]_i_2_n_1
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.725     9.777    vga/tcg/out_clk
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.500    14.922    vga/tcg/out_clk_reg_0
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[30]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y101        FDRE (Setup_fdre_C_R)       -0.524    14.543    vga/tcg/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.138ns (25.074%)  route 3.401ns (74.926%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.636     5.239    vga/tcg/out_clk_reg_0
    SLICE_X42Y97         FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.406    vga/tcg/counter[16]
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.530 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.963    vga/tcg/counter[0]_i_9_n_1
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.488    vga/tcg/counter[0]_i_7_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.566     8.178    vga/tcg/counter[0]_i_3_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.627     8.929    vga/tcg/counter[0]_i_2_n_1
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.725     9.777    vga/tcg/out_clk
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.500    14.922    vga/tcg/out_clk_reg_0
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[31]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y101        FDRE (Setup_fdre_C_R)       -0.524    14.543    vga/tcg/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.138ns (25.172%)  route 3.383ns (74.828%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.636     5.239    vga/tcg/out_clk_reg_0
    SLICE_X42Y97         FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.406    vga/tcg/counter[16]
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.530 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.963    vga/tcg/counter[0]_i_9_n_1
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.488    vga/tcg/counter[0]_i_7_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.566     8.178    vga/tcg/counter[0]_i_3_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.627     8.929    vga/tcg/counter[0]_i_2_n_1
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.707     9.760    vga/tcg/out_clk
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.516    14.939    vga/tcg/out_clk_reg_0
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[21]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    14.654    vga/tcg/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.138ns (25.172%)  route 3.383ns (74.828%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.636     5.239    vga/tcg/out_clk_reg_0
    SLICE_X42Y97         FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.406    vga/tcg/counter[16]
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.530 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.963    vga/tcg/counter[0]_i_9_n_1
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.488    vga/tcg/counter[0]_i_7_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.566     8.178    vga/tcg/counter[0]_i_3_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.627     8.929    vga/tcg/counter[0]_i_2_n_1
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.707     9.760    vga/tcg/out_clk
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.516    14.939    vga/tcg/out_clk_reg_0
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[22]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    14.654    vga/tcg/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 vga/tcg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.138ns (25.172%)  route 3.383ns (74.828%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.636     5.239    vga/tcg/out_clk_reg_0
    SLICE_X42Y97         FDRE                                         r  vga/tcg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.757 f  vga/tcg/counter_reg[16]/Q
                         net (fo=2, routed)           0.649     6.406    vga/tcg/counter[16]
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.530 f  vga/tcg/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.963    vga/tcg/counter[0]_i_9_n_1
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.087 f  vga/tcg/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.488    vga/tcg/counter[0]_i_7_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.612 f  vga/tcg/counter[0]_i_3/O
                         net (fo=1, routed)           0.566     8.178    vga/tcg/counter[0]_i_3_n_1
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  vga/tcg/counter[0]_i_2/O
                         net (fo=3, routed)           0.627     8.929    vga/tcg/counter[0]_i_2_n_1
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.053 r  vga/tcg/counter[31]_i_1/O
                         net (fo=31, routed)          0.707     9.760    vga/tcg/out_clk
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.516    14.939    vga/tcg/out_clk_reg_0
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[23]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    14.654    vga/tcg/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  4.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga/tcg/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.488    vga/tcg/out_clk_reg_0
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga/tcg/counter_reg[23]/Q
                         net (fo=2, routed)           0.127     1.779    vga/tcg/counter[23]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  vga/tcg/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.936    vga/tcg/counter0_carry__4_n_1
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.989 r  vga/tcg/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.989    vga/tcg/data0__0[25]
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.998    vga/tcg/out_clk_reg_0
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[25]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.886    vga/tcg/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga/tcg/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.488    vga/tcg/out_clk_reg_0
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga/tcg/counter_reg[23]/Q
                         net (fo=2, routed)           0.127     1.779    vga/tcg/counter[23]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  vga/tcg/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.936    vga/tcg/counter0_carry__4_n_1
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.002 r  vga/tcg/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.002    vga/tcg/data0__0[27]
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.998    vga/tcg/out_clk_reg_0
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[27]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.886    vga/tcg/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga/tcg/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.488    vga/tcg/out_clk_reg_0
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga/tcg/counter_reg[23]/Q
                         net (fo=2, routed)           0.127     1.779    vga/tcg/counter[23]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  vga/tcg/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.936    vga/tcg/counter0_carry__4_n_1
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.025 r  vga/tcg/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.025    vga/tcg/data0__0[26]
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.998    vga/tcg/out_clk_reg_0
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[26]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.886    vga/tcg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.031%)  route 0.304ns (64.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.572     1.491    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X30Y99         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  DispCtrl/BtoBCD/tmpSR_reg[17]/Q
                         net (fo=5, routed)           0.304     1.959    DispCtrl/BtoBCD/tmpSR_reg_n_1_[17]
    SLICE_X30Y100        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.837     2.002    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X30Y100        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[5]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.063     1.819    DispCtrl/BtoBCD/BCDOUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga/tcg/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.488    vga/tcg/out_clk_reg_0
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga/tcg/counter_reg[23]/Q
                         net (fo=2, routed)           0.127     1.779    vga/tcg/counter[23]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  vga/tcg/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.936    vga/tcg/counter0_carry__4_n_1
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.027 r  vga/tcg/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.027    vga/tcg/data0__0[28]
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.998    vga/tcg/out_clk_reg_0
    SLICE_X42Y100        FDRE                                         r  vga/tcg/counter_reg[28]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.886    vga/tcg/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga/tcg/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.488    vga/tcg/out_clk_reg_0
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga/tcg/counter_reg[23]/Q
                         net (fo=2, routed)           0.127     1.779    vga/tcg/counter[23]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  vga/tcg/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.936    vga/tcg/counter0_carry__4_n_1
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  vga/tcg/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.976    vga/tcg/counter0_carry__5_n_1
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.029 r  vga/tcg/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.029    vga/tcg/data0__0[29]
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.998    vga/tcg/out_clk_reg_0
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[29]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.134     1.886    vga/tcg/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga/tcg/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.488    vga/tcg/out_clk_reg_0
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga/tcg/counter_reg[23]/Q
                         net (fo=2, routed)           0.127     1.779    vga/tcg/counter[23]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  vga/tcg/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.936    vga/tcg/counter0_carry__4_n_1
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  vga/tcg/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.976    vga/tcg/counter0_carry__5_n_1
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.042 r  vga/tcg/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.042    vga/tcg/data0__0[31]
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.998    vga/tcg/out_clk_reg_0
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[31]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.134     1.886    vga/tcg/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.175%)  route 0.330ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.572     1.491    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X30Y99         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  DispCtrl/BtoBCD/tmpSR_reg[16]/Q
                         net (fo=6, routed)           0.330     1.986    DispCtrl/BtoBCD/tmpSR_reg_n_1_[16]
    SLICE_X30Y101        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.837     2.002    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X30Y101        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[4]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.063     1.819    DispCtrl/BtoBCD/BCDOUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.485    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X29Y103        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  DispCtrl/BtoBCD/tmpSR_reg[3]/Q
                         net (fo=1, routed)           0.098     1.724    DispCtrl/BtoBCD/tmpSR_reg_n_1_[3]
    SLICE_X28Y103        LUT5 (Prop_lut5_I4_O)        0.049     1.773 r  DispCtrl/BtoBCD/tmpSR[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    DispCtrl/BtoBCD/tmpSR[4]
    SLICE_X28Y103        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.836     2.001    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X28Y103        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[4]/C
                         clock pessimism             -0.502     1.498    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.104     1.602    DispCtrl/BtoBCD/tmpSR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/tcg/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/tcg/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.488    vga/tcg/out_clk_reg_0
    SLICE_X42Y99         FDRE                                         r  vga/tcg/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga/tcg/counter_reg[23]/Q
                         net (fo=2, routed)           0.127     1.779    vga/tcg/counter[23]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  vga/tcg/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.936    vga/tcg/counter0_carry__4_n_1
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  vga/tcg/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.976    vga/tcg/counter0_carry__5_n_1
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.065 r  vga/tcg/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.065    vga/tcg/data0__0[30]
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.998    vga/tcg/out_clk_reg_0
    SLICE_X42Y101        FDRE                                         r  vga/tcg/counter_reg[30]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.134     1.886    vga/tcg/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y101   DispCtrl/BtoBCD/BCDOUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y101   DispCtrl/BtoBCD/BCDOUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y101   DispCtrl/BtoBCD/BCDOUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y101   DispCtrl/BtoBCD/BCDOUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y101   DispCtrl/BtoBCD/BCDOUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y100   DispCtrl/BtoBCD/BCDOUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y100   DispCtrl/BtoBCD/BCDOUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y102   DispCtrl/BtoBCD/BCDOUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y102   DispCtrl/BtoBCD/BCDOUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y102   DispCtrl/BtoBCD/BCDOUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y102   DispCtrl/BtoBCD/BCDOUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y100   DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y100   DispCtrl/BtoBCD/FSM_sequential_STATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y100   DispCtrl/BtoBCD/FSM_sequential_STATE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y104   DispCtrl/BtoBCD/tmpSR_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y103   DispCtrl/BtoBCD/tmpSR_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y103   DispCtrl/BtoBCD/tmpSR_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y104   DispCtrl/BtoBCD/tmpSR_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104   DispCtrl/BtoBCD/tmpSR_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y129   vga/anim_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y129   vga/anim_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y129   vga/anim_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y130   vga/anim_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y130   vga/anim_clk_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y130   vga/anim_clk_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y129   vga/anim_clk_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y101   DispCtrl/BtoBCD/BCDOUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y101   DispCtrl/BtoBCD/BCDOUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y101   DispCtrl/BtoBCD/BCDOUT_reg[10]/C



