Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado_installed/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 52eedb703d444783a34f4943546cebef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'timer_en' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/top.sv:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ext_inter' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/top.sv:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 384 for port 'bias' [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/gemm_datapath.sv:100]
WARNING: [VRFC 10-5021] port 'gemm_done' is not connected on this instance [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/top.sv:19]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:190]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/rtl/Datapath/memory_mapped.sv:196]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Study/FYP/ALL_TRIES/GEMM_accelerator v3 - Copy/WHOLE/WHOLE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.Config
Compiling module xil_defaultlib.Pipeline_reg(WIDTH=1,reset=0)
Compiling module xil_defaultlib.Pipeline_reg(WIDTH=2,reset=0)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Instrmem
Compiling module xil_defaultlib.Pipeline_reg
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.Pipeline_reg(reset=0)
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.mux16x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_block
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.LS_controller
Compiling module xil_defaultlib.CSR_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.Rocc_Controller
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.memory(A_WID=7)
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[7:0...
Compiling module xil_defaultlib.systolic_setup(PORTS=16)
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[0:0...
Compiling module xil_defaultlib.systolic_setup(DATA_WIDTH=1,PORT...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[23:...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[23:...
Compiling module xil_defaultlib.pipeline_gen(data_type=logic[23:...
Compiling module xil_defaultlib.systolic_setup_reverse(DATA_WIDT...
Compiling module xil_defaultlib.muxes
Compiling module xil_defaultlib.muxes(WIDTH=8)
Compiling module xil_defaultlib.muxes(WIDTH=24)
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.super_sys
Compiling module xil_defaultlib.buffer(DEPTH=16,DWIDTH=128)
Compiling module xil_defaultlib.acum_buffer
Compiling module xil_defaultlib.accumulator_default
Compiling module xil_defaultlib.gemm_datapath_default
Compiling module xil_defaultlib.gemm_decoder
Compiling module xil_defaultlib.Load_Ex_controller
Compiling module xil_defaultlib.store_controller
Compiling module xil_defaultlib.buffer(DEPTH=2,DWIDTH=32)
Compiling module xil_defaultlib.memory_mapped
Compiling module xil_defaultlib.gemm
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
