Fitter report for gpu
Sun Aug 02 17:18:30 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------------+
; Fitter Summary                                                                                   ;
+------------------------------------+-------------------------------------------------------------+
; Fitter Status                      ; Successful - Sun Aug 02 17:18:30 2020                       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition ;
; Revision Name                      ; gpu                                                         ;
; Top-level Entity Name              ; layerRamTop                                                 ;
; Family                             ; Cyclone IV E                                                ;
; Device                             ; EP4CE22F17C6                                                ;
; Timing Models                      ; Final                                                       ;
; Total logic elements               ; 1,570 / 22,320 ( 7 % )                                      ;
;     Total combinational functions  ; 1,176 / 22,320 ( 5 % )                                      ;
;     Dedicated logic registers      ; 1,081 / 22,320 ( 5 % )                                      ;
; Total registers                    ; 1081                                                        ;
; Total pins                         ; 125 / 154 ( 81 % )                                          ;
; Total virtual pins                 ; 0                                                           ;
; Total memory bits                  ; 2,048 / 608,256 ( < 1 % )                                   ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                               ;
+------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   1.8%      ;
;     Processor 4            ;   1.7%      ;
;     Processor 5            ;   1.6%      ;
;     Processor 6            ;   1.5%      ;
;     Processor 7            ;   1.5%      ;
;     Processor 8            ;   1.5%      ;
;     Processors 9-12        ;   1.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; ADC_CS_N      ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; ADC_SADDR     ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; ADC_SCLK      ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; ADC_SDAT      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50      ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; DIP[0]        ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; DIP[1]        ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; DIP[2]        ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; DIP[3]        ; PIN_M15       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12] ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_N5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_N6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_M8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_P8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_N8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]    ; PIN_M7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]    ; PIN_M6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_L1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_R4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[0]   ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[1]   ; PIN_T5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_R3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_N3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_L8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_K5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_J2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]     ; PIN_D3        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]    ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]    ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]    ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]    ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]    ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]    ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_E6        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_E7        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_D8        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]     ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_F8        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_E9        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_C11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]     ; PIN_A2        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_A12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]     ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]     ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]     ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]     ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]     ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]     ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]     ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_IN[0]  ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0_IN[1]  ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]     ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]    ; PIN_P11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]    ; PIN_R10       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]    ; PIN_N12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]    ; PIN_P9        ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]    ; PIN_N9        ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]    ; PIN_N11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_L16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_K16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_R16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_L15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]     ; PIN_T15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_P15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_P16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_R14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_N16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_N15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_P14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_L14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_N14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_M10       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_L13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]     ; PIN_T14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_J16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_K15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_J13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]     ; PIN_T13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]     ; PIN_R13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]     ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]     ; PIN_R12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]     ; PIN_T11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]     ; PIN_T10       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]     ; PIN_R11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_IN[0]  ; PIN_T9        ; QSF Assignment ;
; Location ;                ;              ; GPIO_1_IN[1]  ; PIN_R9        ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[0]     ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[10]    ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[11]    ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[12]    ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[1]     ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[2]     ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[3]     ; PIN_C16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[4]     ; PIN_C15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[5]     ; PIN_D16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[6]     ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[7]     ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[8]     ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2[9]     ; PIN_F16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2_IN[0]  ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2_IN[1]  ; PIN_E16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_2_IN[2]  ; PIN_M16       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_CS_N ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_INT  ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK      ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT      ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; KEY[0]        ; PIN_J15       ; QSF Assignment ;
; Location ;                ;              ; KEY[1]        ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; LED[0]        ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; LED[1]        ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; LED[2]        ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; LED[3]        ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; LED[4]        ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; LED[5]        ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; LED[6]        ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; LED[7]        ; PIN_L3        ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2554 ) ; 0.00 % ( 0 / 2554 )        ; 0.00 % ( 0 / 2554 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2554 ) ; 0.00 % ( 0 / 2554 )        ; 0.00 % ( 0 / 2554 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2544 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/sparkboxHD/gpu_sv/output_files/gpu.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,570 / 22,320 ( 7 % )    ;
;     -- Combinational with no register       ; 489                       ;
;     -- Register only                        ; 394                       ;
;     -- Combinational with a register        ; 687                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 803                       ;
;     -- 3 input functions                    ; 285                       ;
;     -- <=2 input functions                  ; 88                        ;
;     -- Register only                        ; 394                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1052                      ;
;     -- arithmetic mode                      ; 124                       ;
;                                             ;                           ;
; Total registers*                            ; 1,081 / 23,018 ( 5 % )    ;
;     -- Dedicated logic registers            ; 1,081 / 22,320 ( 5 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 115 / 1,395 ( 8 % )       ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 125 / 154 ( 81 % )        ;
;     -- Clock pins                           ; 6 / 7 ( 86 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; M9Ks                                        ; 1 / 66 ( 2 % )            ;
; Total block memory bits                     ; 2,048 / 608,256 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 608,256 ( 2 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global signals                              ; 4                         ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 4.0% / 3.9% / 4.2%        ;
; Peak interconnect usage (total/H/V)         ; 18.4% / 18.6% / 18.1%     ;
; Maximum fan-out                             ; 1079                      ;
; Highest non-global fan-out                  ; 207                       ;
; Total fan-out                               ; 9111                      ;
; Average fan-out                             ; 3.13                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1570 / 22320 ( 7 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 489                  ; 0                              ;
;     -- Register only                        ; 394                  ; 0                              ;
;     -- Combinational with a register        ; 687                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 803                  ; 0                              ;
;     -- 3 input functions                    ; 285                  ; 0                              ;
;     -- <=2 input functions                  ; 88                   ; 0                              ;
;     -- Register only                        ; 394                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1052                 ; 0                              ;
;     -- arithmetic mode                      ; 124                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1081                 ; 0                              ;
;     -- Dedicated logic registers            ; 1081 / 22320 ( 5 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 115 / 1395 ( 8 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 125                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 2048                 ; 0                              ;
; Total RAM block bits                        ; 9216                 ; 0                              ;
; M9K                                         ; 1 / 66 ( 1 % )       ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )      ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 16                   ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 16                   ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 9106                 ; 5                              ;
;     -- Registered Connections               ; 1739                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 32                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 69                   ; 0                              ;
;     -- Output Ports                         ; 40                   ; 0                              ;
;     -- Bidir Ports                          ; 16                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                           ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk_n               ; E1    ; 1        ; 0            ; 16           ; 7            ; 1080                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_layerId[0]     ; N2    ; 2        ; 0            ; 8            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_layerId[1]     ; C6    ; 8        ; 18           ; 34           ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_layerId[2]     ; L2    ; 2        ; 0            ; 11           ; 0            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_layerId[3]     ; L8    ; 3        ; 18           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_layerId[4]     ; K1    ; 2        ; 0            ; 12           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_layerId[5]     ; R7    ; 3        ; 16           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_layerId[6]     ; R6    ; 3        ; 14           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_layerId[7]     ; L7    ; 3        ; 16           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_read_en        ; R5    ; 3        ; 14           ; 0            ; 21           ; 71                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[0]  ; C16   ; 6        ; 53           ; 30           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[10] ; E10   ; 7        ; 45           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[11] ; E16   ; 6        ; 53           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[12] ; E15   ; 6        ; 53           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[13] ; T12   ; 4        ; 36           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[14] ; T11   ; 4        ; 36           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[15] ; A14   ; 7        ; 47           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[1]  ; D11   ; 7        ; 51           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[2]  ; N9    ; 4        ; 29           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[3]  ; A13   ; 7        ; 49           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[4]  ; C15   ; 6        ; 53           ; 30           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[5]  ; D14   ; 7        ; 51           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[6]  ; B13   ; 7        ; 49           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[7]  ; C14   ; 7        ; 51           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[8]  ; M16   ; 5        ; 53           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_data[9]  ; M15   ; 5        ; 53           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; ctrl_write_en       ; T5    ; 3        ; 14           ; 0            ; 14           ; 52                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[0]  ; B3    ; 8        ; 3            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[10] ; J1    ; 2        ; 0            ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[11] ; J2    ; 2        ; 0            ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[12] ; F8    ; 8        ; 20           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[13] ; R4    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[14] ; K2    ; 2        ; 0            ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[15] ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[16] ; K15   ; 5        ; 53           ; 13           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[17] ; K5    ; 2        ; 0            ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[18] ; L1    ; 2        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[19] ; L4    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[1]  ; D8    ; 8        ; 23           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[20] ; E6    ; 8        ; 14           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[21] ; B6    ; 8        ; 16           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[22] ; P6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[23] ; N6    ; 3        ; 5            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[24] ; R1    ; 2        ; 0            ; 5            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[2]  ; L3    ; 2        ; 0            ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[3]  ; E7    ; 8        ; 16           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[4]  ; T9    ; 4        ; 27           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[5]  ; R9    ; 4        ; 27           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[6]  ; A7    ; 8        ; 20           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[7]  ; B9    ; 7        ; 25           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[8]  ; A9    ; 7        ; 25           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_addr_bytes[9]  ; C8    ; 8        ; 23           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layerId[0]     ; N8    ; 3        ; 20           ; 0            ; 0            ; 72                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layerId[1]     ; T7    ; 3        ; 18           ; 0            ; 21           ; 72                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layerId[2]     ; T6    ; 3        ; 14           ; 0            ; 0            ; 24                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layerId[3]     ; D3    ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layerId[4]     ; C2    ; 1        ; 0            ; 27           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layerId[5]     ; A2    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layerId[6]     ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layerId[7]     ; A3    ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layer[0]       ; J15   ; 5        ; 53           ; 14           ; 0            ; 195                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layer[1]       ; J13   ; 5        ; 53           ; 16           ; 7            ; 196                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layer[2]       ; R12   ; 4        ; 36           ; 0            ; 14           ; 182                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layer[3]       ; J14   ; 5        ; 53           ; 15           ; 7            ; 207                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layer[4]       ; J16   ; 5        ; 53           ; 14           ; 7            ; 57                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_layer[5]       ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipe_read_en        ; M6    ; 3        ; 7            ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pipeline_clk        ; M7    ; 3        ; 11           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; rst                 ; M2    ; 2        ; 0            ; 16           ; 14           ; 308                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; rdy            ; R14   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[0]   ; N11   ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[10]  ; F1    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[11]  ; B4    ; 8        ; 7            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[12]  ; C9    ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[13]  ; N5    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[14]  ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[15]  ; A6    ; 8        ; 16           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[1]   ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[2]   ; A5    ; 8        ; 14           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[3]   ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[4]   ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[5]   ; B7    ; 8        ; 18           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[6]   ; D6    ; 8        ; 9            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[7]   ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[8]   ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; read_data[9]   ; E8    ; 8        ; 20           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[0]  ; L13   ; 5        ; 53           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[10] ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[11] ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[12] ; K16   ; 5        ; 53           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[1]  ; L16   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[2]  ; G16   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[3]  ; N16   ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[4]  ; P9    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[5]  ; P11   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[6]  ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[7]  ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[8]  ; R16   ; 5        ; 53           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[9]  ; L15   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_ba[0]    ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_ba[1]    ; P16   ; 5        ; 53           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_cas_n    ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_cke      ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_clk      ; G1    ; 1        ; 0            ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_cs_n     ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_dqm[0]   ; N15   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_dqm[1]   ; N14   ; 5        ; 53           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_ras_n    ; M10   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_we_n     ; G15   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------+
; sdram_dq[0]  ; F9    ; 7        ; 34           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[10] ; B11   ; 7        ; 40           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[11] ; A11   ; 7        ; 40           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[12] ; B12   ; 7        ; 43           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[13] ; T10   ; 4        ; 34           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[14] ; R11   ; 4        ; 34           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[15] ; D15   ; 6        ; 53           ; 26           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[1]  ; N12   ; 4        ; 47           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[2]  ; R10   ; 4        ; 34           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[3]  ; B14   ; 7        ; 45           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[4]  ; A15   ; 7        ; 38           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[5]  ; D16   ; 6        ; 53           ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[6]  ; E11   ; 7        ; 45           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[7]  ; B16   ; 6        ; 53           ; 22           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[8]  ; A12   ; 7        ; 43           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
; sdram_dq[9]  ; C11   ; 7        ; 38           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; sdram_controller:inst_sdram|Equal1~1 (inverted) ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO        ; pipe_layer[4]           ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO        ; pipe_layer[0]           ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO        ; sdram_addr[2]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO        ; sdram_we_n              ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; D16      ;                                          ; Use as regular IO        ; sdram_dq[5]             ; Dual Purpose Pin          ;
; D15      ; PADD23                                   ; Use as regular IO        ; sdram_dq[15]            ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO        ; ctrl_write_data[0]      ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; sdram_dq[10]            ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO        ; sdram_dq[4]             ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; sdram_dq[0]             ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO        ; read_data[4]            ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO        ; read_data[1]            ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; read_data[12]           ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; read_data[8]            ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; read_data[3]            ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; pipe_addr_bytes[9]      ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO        ; read_data[9]            ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; pipe_addr_bytes[12]     ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; pipe_addr_bytes[6]      ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO        ; read_data[5]            ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; read_data[15]           ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO        ; pipe_addr_bytes[21]     ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO        ; pipe_addr_bytes[3]      ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; pipe_addr_bytes[20]     ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO        ; read_data[2]            ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; read_data[6]            ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO        ; read_data[11]           ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO        ; pipe_addr_bytes[0]      ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 9 / 14 ( 64 % )  ; 2.5V          ; --           ;
; 2        ; 12 / 16 ( 75 % ) ; 2.5V          ; --           ;
; 3        ; 21 / 25 ( 84 % ) ; 2.5V          ; --           ;
; 4        ; 19 / 20 ( 95 % ) ; 2.5V          ; --           ;
; 5        ; 17 / 18 ( 94 % ) ; 2.5V          ; --           ;
; 6        ; 11 / 13 ( 85 % ) ; 2.5V          ; --           ;
; 7        ; 23 / 24 ( 96 % ) ; 2.5V          ; --           ;
; 8        ; 18 / 24 ( 75 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; pipe_layerId[5]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 239        ; 8        ; pipe_layerId[7]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; read_data[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 225        ; 8        ; read_data[15]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 220        ; 8        ; pipe_addr_bytes[6]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; pipe_addr_bytes[8]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 198        ; 7        ; read_data[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 188        ; 7        ; sdram_dq[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 186        ; 7        ; sdram_dq[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 179        ; 7        ; ctrl_write_data[3]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 181        ; 7        ; ctrl_write_data[15]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 191        ; 7        ; sdram_dq[4]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; pipe_addr_bytes[0]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 237        ; 8        ; read_data[11]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; pipe_addr_bytes[21]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 221        ; 8        ; read_data[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; pipe_addr_bytes[7]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 199        ; 7        ; read_data[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; sdram_dq[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; sdram_dq[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 180        ; 7        ; ctrl_write_data[6]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 182        ; 7        ; sdram_dq[3]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; sdram_dq[7]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; pipe_layerId[4]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; ctrl_layerId[1]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; pipe_addr_bytes[9]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; read_data[12]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; sdram_dq[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; ctrl_write_data[7]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 174        ; 6        ; ctrl_write_data[4]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C16      ; 173        ; 6        ; ctrl_write_data[0]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; pipe_layerId[3]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; read_data[6]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; pipe_addr_bytes[1]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 201        ; 7        ; read_data[8]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; ctrl_write_data[1]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; ctrl_write_data[5]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 170        ; 6        ; sdram_dq[15]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 169        ; 6        ; sdram_dq[5]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 26         ; 1        ; clk_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; pipe_addr_bytes[20]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 227        ; 8        ; pipe_addr_bytes[3]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 218        ; 8        ; read_data[9]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 205        ; 7        ; read_data[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; ctrl_write_data[10]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 183        ; 7        ; sdram_dq[6]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; ctrl_write_data[12]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 150        ; 6        ; ctrl_write_data[11]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 14         ; 1        ; read_data[10]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 13         ; 1        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; pipe_addr_bytes[12]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 197        ; 7        ; sdram_dq[0]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; read_data[7]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 159        ; 6        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; pipe_addr_bytes[10]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 29         ; 2        ; pipe_addr_bytes[11]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; pipe_layer[1]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; pipe_layer[3]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 143        ; 5        ; pipe_layer[0]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 142        ; 5        ; pipe_layer[4]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; ctrl_layerId[4]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 36         ; 2        ; pipe_addr_bytes[14]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; pipe_addr_bytes[17]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; pipe_addr_bytes[16]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 140        ; 5        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 39         ; 2        ; pipe_addr_bytes[18]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 38         ; 2        ; ctrl_layerId[2]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 40         ; 2        ; pipe_addr_bytes[2]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 46         ; 2        ; pipe_addr_bytes[19]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; ctrl_layerId[7]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 79         ; 3        ; ctrl_layerId[3]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 134        ; 5        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 138        ; 5        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 137        ; 5        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; pipe_read_en                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 68         ; 3        ; pipeline_clk                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 81         ; 3        ; read_data[14]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; ctrl_write_data[9]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 148        ; 5        ; ctrl_write_data[8]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; ctrl_layerId[0]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 52         ; 3        ; pipe_layerId[6]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; read_data[13]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 63         ; 3        ; pipe_addr_bytes[23]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; pipe_layerId[0]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 93         ; 4        ; ctrl_write_data[2]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; read_data[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 117        ; 4        ; sdram_dq[1]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 133        ; 5        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 132        ; 5        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; pipe_layer[5]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; pipe_addr_bytes[22]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 49         ; 2        ; pipe_addr_bytes[24]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; pipe_addr_bytes[13]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R5       ; 71         ; 3        ; ctrl_read_en                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 73         ; 3        ; ctrl_layerId[6]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 76         ; 3        ; ctrl_layerId[5]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; pipe_addr_bytes[5]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 96         ; 4        ; sdram_dq[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 98         ; 4        ; sdram_dq[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 100        ; 4        ; pipe_layer[2]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 107        ; 4        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 120        ; 4        ; rdy                                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; pipe_addr_bytes[15]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T5       ; 72         ; 3        ; ctrl_write_en                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 74         ; 3        ; pipe_layerId[2]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 77         ; 3        ; pipe_layerId[1]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; pipe_addr_bytes[4]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 97         ; 4        ; sdram_dq[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 99         ; 4        ; ctrl_write_data[14]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 101        ; 4        ; ctrl_write_data[13]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 108        ; 4        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 115        ; 4        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 116        ; 4        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+---------------------+-------------------------------+
; Pin Name            ; Reason                        ;
+---------------------+-------------------------------+
; rdy                 ; Incomplete set of assignments ;
; read_data[0]        ; Incomplete set of assignments ;
; read_data[1]        ; Incomplete set of assignments ;
; read_data[2]        ; Incomplete set of assignments ;
; read_data[3]        ; Incomplete set of assignments ;
; read_data[4]        ; Incomplete set of assignments ;
; read_data[5]        ; Incomplete set of assignments ;
; read_data[6]        ; Incomplete set of assignments ;
; read_data[7]        ; Incomplete set of assignments ;
; read_data[8]        ; Incomplete set of assignments ;
; read_data[9]        ; Incomplete set of assignments ;
; read_data[10]       ; Incomplete set of assignments ;
; read_data[11]       ; Incomplete set of assignments ;
; read_data[12]       ; Incomplete set of assignments ;
; read_data[13]       ; Incomplete set of assignments ;
; read_data[14]       ; Incomplete set of assignments ;
; read_data[15]       ; Incomplete set of assignments ;
; pipe_layer[5]       ; Incomplete set of assignments ;
; pipe_layerId[3]     ; Incomplete set of assignments ;
; pipe_layerId[4]     ; Incomplete set of assignments ;
; pipe_layerId[5]     ; Incomplete set of assignments ;
; pipe_layerId[6]     ; Incomplete set of assignments ;
; pipe_layerId[7]     ; Incomplete set of assignments ;
; pipe_addr_bytes[0]  ; Incomplete set of assignments ;
; sdram_addr[0]       ; Incomplete set of assignments ;
; sdram_addr[1]       ; Incomplete set of assignments ;
; sdram_addr[2]       ; Incomplete set of assignments ;
; sdram_addr[3]       ; Incomplete set of assignments ;
; sdram_addr[4]       ; Incomplete set of assignments ;
; sdram_addr[5]       ; Incomplete set of assignments ;
; sdram_addr[6]       ; Incomplete set of assignments ;
; sdram_addr[7]       ; Incomplete set of assignments ;
; sdram_addr[8]       ; Incomplete set of assignments ;
; sdram_addr[9]       ; Incomplete set of assignments ;
; sdram_addr[10]      ; Incomplete set of assignments ;
; sdram_addr[11]      ; Incomplete set of assignments ;
; sdram_addr[12]      ; Incomplete set of assignments ;
; sdram_ba[0]         ; Incomplete set of assignments ;
; sdram_ba[1]         ; Incomplete set of assignments ;
; sdram_dqm[0]        ; Incomplete set of assignments ;
; sdram_dqm[1]        ; Incomplete set of assignments ;
; sdram_ras_n         ; Incomplete set of assignments ;
; sdram_cas_n         ; Incomplete set of assignments ;
; sdram_cke           ; Incomplete set of assignments ;
; sdram_clk           ; Incomplete set of assignments ;
; sdram_we_n          ; Incomplete set of assignments ;
; sdram_cs_n          ; Incomplete set of assignments ;
; sdram_dq[0]         ; Incomplete set of assignments ;
; sdram_dq[1]         ; Incomplete set of assignments ;
; sdram_dq[2]         ; Incomplete set of assignments ;
; sdram_dq[3]         ; Incomplete set of assignments ;
; sdram_dq[4]         ; Incomplete set of assignments ;
; sdram_dq[5]         ; Incomplete set of assignments ;
; sdram_dq[6]         ; Incomplete set of assignments ;
; sdram_dq[7]         ; Incomplete set of assignments ;
; sdram_dq[8]         ; Incomplete set of assignments ;
; sdram_dq[9]         ; Incomplete set of assignments ;
; sdram_dq[10]        ; Incomplete set of assignments ;
; sdram_dq[11]        ; Incomplete set of assignments ;
; sdram_dq[12]        ; Incomplete set of assignments ;
; sdram_dq[13]        ; Incomplete set of assignments ;
; sdram_dq[14]        ; Incomplete set of assignments ;
; sdram_dq[15]        ; Incomplete set of assignments ;
; ctrl_read_en        ; Incomplete set of assignments ;
; clk_n               ; Incomplete set of assignments ;
; pipe_read_en        ; Incomplete set of assignments ;
; ctrl_write_en       ; Incomplete set of assignments ;
; pipe_layerId[0]     ; Incomplete set of assignments ;
; pipe_layerId[1]     ; Incomplete set of assignments ;
; pipe_layerId[2]     ; Incomplete set of assignments ;
; pipe_addr_bytes[16] ; Incomplete set of assignments ;
; pipe_addr_bytes[15] ; Incomplete set of assignments ;
; pipe_addr_bytes[14] ; Incomplete set of assignments ;
; pipe_addr_bytes[13] ; Incomplete set of assignments ;
; pipe_addr_bytes[12] ; Incomplete set of assignments ;
; pipe_addr_bytes[11] ; Incomplete set of assignments ;
; pipe_addr_bytes[10] ; Incomplete set of assignments ;
; pipe_addr_bytes[9]  ; Incomplete set of assignments ;
; pipe_addr_bytes[8]  ; Incomplete set of assignments ;
; pipe_addr_bytes[7]  ; Incomplete set of assignments ;
; pipe_addr_bytes[6]  ; Incomplete set of assignments ;
; pipe_addr_bytes[5]  ; Incomplete set of assignments ;
; pipe_addr_bytes[4]  ; Incomplete set of assignments ;
; pipe_addr_bytes[3]  ; Incomplete set of assignments ;
; pipe_addr_bytes[2]  ; Incomplete set of assignments ;
; pipe_addr_bytes[1]  ; Incomplete set of assignments ;
; pipe_layer[3]       ; Incomplete set of assignments ;
; pipe_layer[2]       ; Incomplete set of assignments ;
; pipe_layer[0]       ; Incomplete set of assignments ;
; pipe_layer[1]       ; Incomplete set of assignments ;
; pipe_layer[4]       ; Incomplete set of assignments ;
; pipe_addr_bytes[17] ; Incomplete set of assignments ;
; pipe_addr_bytes[18] ; Incomplete set of assignments ;
; pipe_addr_bytes[23] ; Incomplete set of assignments ;
; pipe_addr_bytes[22] ; Incomplete set of assignments ;
; pipe_addr_bytes[21] ; Incomplete set of assignments ;
; pipe_addr_bytes[20] ; Incomplete set of assignments ;
; pipe_addr_bytes[19] ; Incomplete set of assignments ;
; pipe_addr_bytes[24] ; Incomplete set of assignments ;
; pipeline_clk        ; Incomplete set of assignments ;
; rst                 ; Incomplete set of assignments ;
; ctrl_layerId[1]     ; Incomplete set of assignments ;
; ctrl_layerId[0]     ; Incomplete set of assignments ;
; ctrl_layerId[3]     ; Incomplete set of assignments ;
; ctrl_layerId[2]     ; Incomplete set of assignments ;
; ctrl_layerId[5]     ; Incomplete set of assignments ;
; ctrl_layerId[4]     ; Incomplete set of assignments ;
; ctrl_layerId[7]     ; Incomplete set of assignments ;
; ctrl_layerId[6]     ; Incomplete set of assignments ;
; ctrl_write_data[0]  ; Incomplete set of assignments ;
; ctrl_write_data[1]  ; Incomplete set of assignments ;
; ctrl_write_data[2]  ; Incomplete set of assignments ;
; ctrl_write_data[3]  ; Incomplete set of assignments ;
; ctrl_write_data[4]  ; Incomplete set of assignments ;
; ctrl_write_data[5]  ; Incomplete set of assignments ;
; ctrl_write_data[6]  ; Incomplete set of assignments ;
; ctrl_write_data[7]  ; Incomplete set of assignments ;
; ctrl_write_data[8]  ; Incomplete set of assignments ;
; ctrl_write_data[9]  ; Incomplete set of assignments ;
; ctrl_write_data[10] ; Incomplete set of assignments ;
; ctrl_write_data[11] ; Incomplete set of assignments ;
; ctrl_write_data[12] ; Incomplete set of assignments ;
; ctrl_write_data[13] ; Incomplete set of assignments ;
; ctrl_write_data[14] ; Incomplete set of assignments ;
; ctrl_write_data[15] ; Incomplete set of assignments ;
; rdy                 ; Missing location assignment   ;
; read_data[0]        ; Missing location assignment   ;
; read_data[1]        ; Missing location assignment   ;
; read_data[2]        ; Missing location assignment   ;
; read_data[3]        ; Missing location assignment   ;
; read_data[4]        ; Missing location assignment   ;
; read_data[5]        ; Missing location assignment   ;
; read_data[6]        ; Missing location assignment   ;
; read_data[7]        ; Missing location assignment   ;
; read_data[8]        ; Missing location assignment   ;
; read_data[9]        ; Missing location assignment   ;
; read_data[10]       ; Missing location assignment   ;
; read_data[11]       ; Missing location assignment   ;
; read_data[12]       ; Missing location assignment   ;
; read_data[13]       ; Missing location assignment   ;
; read_data[14]       ; Missing location assignment   ;
; read_data[15]       ; Missing location assignment   ;
; pipe_layer[5]       ; Missing location assignment   ;
; pipe_layerId[3]     ; Missing location assignment   ;
; pipe_layerId[4]     ; Missing location assignment   ;
; pipe_layerId[5]     ; Missing location assignment   ;
; pipe_layerId[6]     ; Missing location assignment   ;
; pipe_layerId[7]     ; Missing location assignment   ;
; pipe_addr_bytes[0]  ; Missing location assignment   ;
; sdram_addr[0]       ; Missing location assignment   ;
; sdram_addr[1]       ; Missing location assignment   ;
; sdram_addr[2]       ; Missing location assignment   ;
; sdram_addr[3]       ; Missing location assignment   ;
; sdram_addr[4]       ; Missing location assignment   ;
; sdram_addr[5]       ; Missing location assignment   ;
; sdram_addr[6]       ; Missing location assignment   ;
; sdram_addr[7]       ; Missing location assignment   ;
; sdram_addr[8]       ; Missing location assignment   ;
; sdram_addr[9]       ; Missing location assignment   ;
; sdram_addr[10]      ; Missing location assignment   ;
; sdram_addr[11]      ; Missing location assignment   ;
; sdram_addr[12]      ; Missing location assignment   ;
; sdram_ba[0]         ; Missing location assignment   ;
; sdram_ba[1]         ; Missing location assignment   ;
; sdram_dqm[0]        ; Missing location assignment   ;
; sdram_dqm[1]        ; Missing location assignment   ;
; sdram_ras_n         ; Missing location assignment   ;
; sdram_cas_n         ; Missing location assignment   ;
; sdram_cke           ; Missing location assignment   ;
; sdram_clk           ; Missing location assignment   ;
; sdram_we_n          ; Missing location assignment   ;
; sdram_cs_n          ; Missing location assignment   ;
; sdram_dq[0]         ; Missing location assignment   ;
; sdram_dq[1]         ; Missing location assignment   ;
; sdram_dq[2]         ; Missing location assignment   ;
; sdram_dq[3]         ; Missing location assignment   ;
; sdram_dq[4]         ; Missing location assignment   ;
; sdram_dq[5]         ; Missing location assignment   ;
; sdram_dq[6]         ; Missing location assignment   ;
; sdram_dq[7]         ; Missing location assignment   ;
; sdram_dq[8]         ; Missing location assignment   ;
; sdram_dq[9]         ; Missing location assignment   ;
; sdram_dq[10]        ; Missing location assignment   ;
; sdram_dq[11]        ; Missing location assignment   ;
; sdram_dq[12]        ; Missing location assignment   ;
; sdram_dq[13]        ; Missing location assignment   ;
; sdram_dq[14]        ; Missing location assignment   ;
; sdram_dq[15]        ; Missing location assignment   ;
; ctrl_read_en        ; Missing location assignment   ;
; clk_n               ; Missing location assignment   ;
; pipe_read_en        ; Missing location assignment   ;
; ctrl_write_en       ; Missing location assignment   ;
; pipe_layerId[0]     ; Missing location assignment   ;
; pipe_layerId[1]     ; Missing location assignment   ;
; pipe_layerId[2]     ; Missing location assignment   ;
; pipe_addr_bytes[16] ; Missing location assignment   ;
; pipe_addr_bytes[15] ; Missing location assignment   ;
; pipe_addr_bytes[14] ; Missing location assignment   ;
; pipe_addr_bytes[13] ; Missing location assignment   ;
; pipe_addr_bytes[12] ; Missing location assignment   ;
; pipe_addr_bytes[11] ; Missing location assignment   ;
; pipe_addr_bytes[10] ; Missing location assignment   ;
; pipe_addr_bytes[9]  ; Missing location assignment   ;
; pipe_addr_bytes[8]  ; Missing location assignment   ;
; pipe_addr_bytes[7]  ; Missing location assignment   ;
; pipe_addr_bytes[6]  ; Missing location assignment   ;
; pipe_addr_bytes[5]  ; Missing location assignment   ;
; pipe_addr_bytes[4]  ; Missing location assignment   ;
; pipe_addr_bytes[3]  ; Missing location assignment   ;
; pipe_addr_bytes[2]  ; Missing location assignment   ;
; pipe_addr_bytes[1]  ; Missing location assignment   ;
; pipe_layer[3]       ; Missing location assignment   ;
; pipe_layer[2]       ; Missing location assignment   ;
; pipe_layer[0]       ; Missing location assignment   ;
; pipe_layer[1]       ; Missing location assignment   ;
; pipe_layer[4]       ; Missing location assignment   ;
; pipe_addr_bytes[17] ; Missing location assignment   ;
; pipe_addr_bytes[18] ; Missing location assignment   ;
; pipe_addr_bytes[23] ; Missing location assignment   ;
; pipe_addr_bytes[22] ; Missing location assignment   ;
; pipe_addr_bytes[21] ; Missing location assignment   ;
; pipe_addr_bytes[20] ; Missing location assignment   ;
; pipe_addr_bytes[19] ; Missing location assignment   ;
; pipe_addr_bytes[24] ; Missing location assignment   ;
; pipeline_clk        ; Missing location assignment   ;
; rst                 ; Missing location assignment   ;
; ctrl_layerId[1]     ; Missing location assignment   ;
; ctrl_layerId[0]     ; Missing location assignment   ;
; ctrl_layerId[3]     ; Missing location assignment   ;
; ctrl_layerId[2]     ; Missing location assignment   ;
; ctrl_layerId[5]     ; Missing location assignment   ;
; ctrl_layerId[4]     ; Missing location assignment   ;
; ctrl_layerId[7]     ; Missing location assignment   ;
; ctrl_layerId[6]     ; Missing location assignment   ;
; ctrl_write_data[0]  ; Missing location assignment   ;
; ctrl_write_data[1]  ; Missing location assignment   ;
; ctrl_write_data[2]  ; Missing location assignment   ;
; ctrl_write_data[3]  ; Missing location assignment   ;
; ctrl_write_data[4]  ; Missing location assignment   ;
; ctrl_write_data[5]  ; Missing location assignment   ;
; ctrl_write_data[6]  ; Missing location assignment   ;
; ctrl_write_data[7]  ; Missing location assignment   ;
; ctrl_write_data[8]  ; Missing location assignment   ;
; ctrl_write_data[9]  ; Missing location assignment   ;
; ctrl_write_data[10] ; Missing location assignment   ;
; ctrl_write_data[11] ; Missing location assignment   ;
; ctrl_write_data[12] ; Missing location assignment   ;
; ctrl_write_data[13] ; Missing location assignment   ;
; ctrl_write_data[14] ; Missing location assignment   ;
; ctrl_write_data[15] ; Missing location assignment   ;
+---------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                 ; Entity Name      ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |layerRamTop                                 ; 1570 (499)  ; 1081 (232)                ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 125  ; 0            ; 489 (246)    ; 394 (63)          ; 687 (191)        ; |layerRamTop                                                                                                                        ; layerRamTop      ; work         ;
;    |layerRamCache:inst_layerCache|           ; 936 (936)   ; 768 (768)                 ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 168 (168)    ; 329 (329)         ; 439 (439)        ; |layerRamTop|layerRamCache:inst_layerCache                                                                                          ; layerRamCache    ; work         ;
;       |sdram_cache:inst_cacheMem|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |layerRamTop|layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem                                                                ; sdram_cache      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |layerRamTop|layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;             |altsyncram_99g1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |layerRamTop|layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated ; altsyncram_99g1  ; work         ;
;    |sdram_controller:inst_sdram|             ; 156 (156)   ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 2 (2)             ; 79 (79)          ; |layerRamTop|sdram_controller:inst_sdram                                                                                            ; sdram_controller ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; rdy                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[14]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; read_data[15]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pipe_layer[5]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pipe_layerId[3]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pipe_layerId[4]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pipe_layerId[5]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pipe_layerId[6]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pipe_layerId[7]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[0]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[1]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[2]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[3]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[4]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[5]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[6]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[7]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[8]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[9]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[10]        ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[11]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[12]        ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[13]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[14]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[15]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_read_en        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clk_n               ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; pipe_read_en        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ctrl_write_en       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_layerId[0]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_layerId[1]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pipe_layerId[2]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[16] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[15] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[14] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[13] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[12] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[10] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pipe_addr_bytes[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[8]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[7]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[5]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[4]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pipe_addr_bytes[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_layer[3]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_layer[2]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pipe_layer[0]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pipe_layer[1]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_layer[4]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pipe_addr_bytes[17] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pipe_addr_bytes[18] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[23] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pipe_addr_bytes[22] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pipe_addr_bytes[21] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[20] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[19] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipe_addr_bytes[24] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pipeline_clk        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rst                 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ctrl_layerId[1]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ctrl_layerId[0]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ctrl_layerId[3]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ctrl_layerId[2]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_layerId[5]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_layerId[4]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_layerId[7]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_layerId[6]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ctrl_write_data[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[8]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[9]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[11] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[12] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[13] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ctrl_write_data[14] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ctrl_write_data[15] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; pipe_layer[5]                                                                                                                              ;                   ;         ;
; pipe_layerId[3]                                                                                                                            ;                   ;         ;
; pipe_layerId[4]                                                                                                                            ;                   ;         ;
; pipe_layerId[5]                                                                                                                            ;                   ;         ;
; pipe_layerId[6]                                                                                                                            ;                   ;         ;
; pipe_layerId[7]                                                                                                                            ;                   ;         ;
; pipe_addr_bytes[0]                                                                                                                         ;                   ;         ;
; sdram_dq[0]                                                                                                                                ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~0                                                                                             ; 1                 ; 6       ;
; sdram_dq[1]                                                                                                                                ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~2                                                                                             ; 1                 ; 6       ;
; sdram_dq[2]                                                                                                                                ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~3                                                                                             ; 0                 ; 6       ;
; sdram_dq[3]                                                                                                                                ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~4                                                                                             ; 1                 ; 6       ;
; sdram_dq[4]                                                                                                                                ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~5                                                                                             ; 0                 ; 6       ;
; sdram_dq[5]                                                                                                                                ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~6                                                                                             ; 1                 ; 6       ;
; sdram_dq[6]                                                                                                                                ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~7                                                                                             ; 1                 ; 6       ;
; sdram_dq[7]                                                                                                                                ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~8                                                                                             ; 1                 ; 6       ;
; sdram_dq[8]                                                                                                                                ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~9                                                                                             ; 0                 ; 6       ;
; sdram_dq[9]                                                                                                                                ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~10                                                                                            ; 1                 ; 6       ;
; sdram_dq[10]                                                                                                                               ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~11                                                                                            ; 1                 ; 6       ;
; sdram_dq[11]                                                                                                                               ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~12                                                                                            ; 0                 ; 6       ;
; sdram_dq[12]                                                                                                                               ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~13                                                                                            ; 1                 ; 6       ;
; sdram_dq[13]                                                                                                                               ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~14                                                                                            ; 0                 ; 6       ;
; sdram_dq[14]                                                                                                                               ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~15                                                                                            ; 0                 ; 6       ;
; sdram_dq[15]                                                                                                                               ;                   ;         ;
;      - sdram_controller:inst_sdram|rd_data_r~16                                                                                            ; 0                 ; 6       ;
; ctrl_read_en                                                                                                                               ;                   ;         ;
;      - read_data~0                                                                                                                         ; 1                 ; 6       ;
;      - read_data~1                                                                                                                         ; 1                 ; 6       ;
;      - read_data~2                                                                                                                         ; 1                 ; 6       ;
;      - read_data~3                                                                                                                         ; 1                 ; 6       ;
;      - read_data~4                                                                                                                         ; 1                 ; 6       ;
;      - read_data~5                                                                                                                         ; 1                 ; 6       ;
;      - read_data~6                                                                                                                         ; 1                 ; 6       ;
;      - read_data~7                                                                                                                         ; 1                 ; 6       ;
;      - read_data~8                                                                                                                         ; 1                 ; 6       ;
;      - read_data~9                                                                                                                         ; 1                 ; 6       ;
;      - read_data~10                                                                                                                        ; 1                 ; 6       ;
;      - read_data~11                                                                                                                        ; 1                 ; 6       ;
;      - read_data~12                                                                                                                        ; 1                 ; 6       ;
;      - read_data~13                                                                                                                        ; 1                 ; 6       ;
;      - read_data~14                                                                                                                        ; 1                 ; 6       ;
;      - read_data~15                                                                                                                        ; 1                 ; 6       ;
;      - cache_write_en                                                                                                                      ; 1                 ; 6       ;
;      - Add4~0                                                                                                                              ; 1                 ; 6       ;
;      - Add5~32                                                                                                                             ; 1                 ; 6       ;
;      - Add4~1                                                                                                                              ; 1                 ; 6       ;
;      - Add5~33                                                                                                                             ; 1                 ; 6       ;
;      - Add4~2                                                                                                                              ; 1                 ; 6       ;
;      - Add5~34                                                                                                                             ; 1                 ; 6       ;
;      - Add4~3                                                                                                                              ; 1                 ; 6       ;
;      - Add5~35                                                                                                                             ; 1                 ; 6       ;
;      - Add4~4                                                                                                                              ; 1                 ; 6       ;
;      - Add5~36                                                                                                                             ; 1                 ; 6       ;
;      - Add4~5                                                                                                                              ; 1                 ; 6       ;
;      - Add5~37                                                                                                                             ; 1                 ; 6       ;
;      - Add4~6                                                                                                                              ; 1                 ; 6       ;
;      - Add5~38                                                                                                                             ; 1                 ; 6       ;
;      - Add4~7                                                                                                                              ; 1                 ; 6       ;
;      - Add5~39                                                                                                                             ; 1                 ; 6       ;
;      - Add4~8                                                                                                                              ; 1                 ; 6       ;
;      - Add5~40                                                                                                                             ; 1                 ; 6       ;
;      - Add4~9                                                                                                                              ; 1                 ; 6       ;
;      - Add5~41                                                                                                                             ; 1                 ; 6       ;
;      - Add4~10                                                                                                                             ; 1                 ; 6       ;
;      - Add5~42                                                                                                                             ; 1                 ; 6       ;
;      - Add4~11                                                                                                                             ; 1                 ; 6       ;
;      - Add5~43                                                                                                                             ; 1                 ; 6       ;
;      - Add4~12                                                                                                                             ; 1                 ; 6       ;
;      - Add5~44                                                                                                                             ; 1                 ; 6       ;
;      - Add5~45                                                                                                                             ; 1                 ; 6       ;
;      - Add4~13                                                                                                                             ; 1                 ; 6       ;
;      - Add5~46                                                                                                                             ; 1                 ; 6       ;
;      - Add4~14                                                                                                                             ; 1                 ; 6       ;
;      - Add5~47                                                                                                                             ; 1                 ; 6       ;
;      - Add4~15                                                                                                                             ; 1                 ; 6       ;
;      - Add4~48                                                                                                                             ; 1                 ; 6       ;
;      - Add5~50                                                                                                                             ; 1                 ; 6       ;
;      - Add4~51                                                                                                                             ; 1                 ; 6       ;
;      - Add5~53                                                                                                                             ; 1                 ; 6       ;
;      - Add4~54                                                                                                                             ; 1                 ; 6       ;
;      - Add5~64                                                                                                                             ; 1                 ; 6       ;
;      - Add4~55                                                                                                                             ; 1                 ; 6       ;
;      - Add5~65                                                                                                                             ; 1                 ; 6       ;
;      - Add4~56                                                                                                                             ; 1                 ; 6       ;
;      - Add5~66                                                                                                                             ; 1                 ; 6       ;
;      - Add4~57                                                                                                                             ; 1                 ; 6       ;
;      - Add5~67                                                                                                                             ; 1                 ; 6       ;
;      - Add4~58                                                                                                                             ; 1                 ; 6       ;
;      - Add5~68                                                                                                                             ; 1                 ; 6       ;
;      - Add4~69                                                                                                                             ; 1                 ; 6       ;
;      - Add5~71                                                                                                                             ; 1                 ; 6       ;
;      - Selector0~1                                                                                                                         ; 1                 ; 6       ;
;      - Selector1~1                                                                                                                         ; 1                 ; 6       ;
;      - Selector3~1                                                                                                                         ; 1                 ; 6       ;
;      - ctrl_nextAddressOffset[0]~56                                                                                                        ; 1                 ; 6       ;
;      - cacheRst~0                                                                                                                          ; 1                 ; 6       ;
;      - state~11                                                                                                                            ; 1                 ; 6       ;
; clk_n                                                                                                                                      ;                   ;         ;
; pipe_read_en                                                                                                                               ;                   ;         ;
;      - cache_write_en                                                                                                                      ; 1                 ; 6       ;
;      - Selector3~0                                                                                                                         ; 1                 ; 6       ;
;      - Selector2~0                                                                                                                         ; 1                 ; 6       ;
;      - Selector1~2                                                                                                                         ; 1                 ; 6       ;
; ctrl_write_en                                                                                                                              ;                   ;         ;
;      - Add4~0                                                                                                                              ; 0                 ; 6       ;
;      - Add5~32                                                                                                                             ; 0                 ; 6       ;
;      - Add4~1                                                                                                                              ; 0                 ; 6       ;
;      - Add5~33                                                                                                                             ; 0                 ; 6       ;
;      - Add4~2                                                                                                                              ; 0                 ; 6       ;
;      - Add5~34                                                                                                                             ; 0                 ; 6       ;
;      - Add4~3                                                                                                                              ; 0                 ; 6       ;
;      - Add5~35                                                                                                                             ; 0                 ; 6       ;
;      - Add4~4                                                                                                                              ; 0                 ; 6       ;
;      - Add5~36                                                                                                                             ; 0                 ; 6       ;
;      - Add4~5                                                                                                                              ; 0                 ; 6       ;
;      - Add5~37                                                                                                                             ; 0                 ; 6       ;
;      - Add4~6                                                                                                                              ; 0                 ; 6       ;
;      - Add5~38                                                                                                                             ; 0                 ; 6       ;
;      - Add4~7                                                                                                                              ; 0                 ; 6       ;
;      - Add5~39                                                                                                                             ; 0                 ; 6       ;
;      - Add4~8                                                                                                                              ; 0                 ; 6       ;
;      - Add5~40                                                                                                                             ; 0                 ; 6       ;
;      - Add4~9                                                                                                                              ; 0                 ; 6       ;
;      - Add5~41                                                                                                                             ; 0                 ; 6       ;
;      - Add4~10                                                                                                                             ; 0                 ; 6       ;
;      - Add5~42                                                                                                                             ; 0                 ; 6       ;
;      - Add4~11                                                                                                                             ; 0                 ; 6       ;
;      - Add5~43                                                                                                                             ; 0                 ; 6       ;
;      - Add4~12                                                                                                                             ; 0                 ; 6       ;
;      - Add5~44                                                                                                                             ; 0                 ; 6       ;
;      - Add5~45                                                                                                                             ; 0                 ; 6       ;
;      - Add4~13                                                                                                                             ; 0                 ; 6       ;
;      - Add5~46                                                                                                                             ; 0                 ; 6       ;
;      - Add4~14                                                                                                                             ; 0                 ; 6       ;
;      - Add5~47                                                                                                                             ; 0                 ; 6       ;
;      - Add4~15                                                                                                                             ; 0                 ; 6       ;
;      - Add4~48                                                                                                                             ; 0                 ; 6       ;
;      - Add5~50                                                                                                                             ; 0                 ; 6       ;
;      - Add4~51                                                                                                                             ; 0                 ; 6       ;
;      - Add5~53                                                                                                                             ; 0                 ; 6       ;
;      - Add4~54                                                                                                                             ; 0                 ; 6       ;
;      - Add5~64                                                                                                                             ; 0                 ; 6       ;
;      - Add4~55                                                                                                                             ; 0                 ; 6       ;
;      - Add5~65                                                                                                                             ; 0                 ; 6       ;
;      - Add4~56                                                                                                                             ; 0                 ; 6       ;
;      - Add5~66                                                                                                                             ; 0                 ; 6       ;
;      - Add4~57                                                                                                                             ; 0                 ; 6       ;
;      - Add5~67                                                                                                                             ; 0                 ; 6       ;
;      - Add4~58                                                                                                                             ; 0                 ; 6       ;
;      - Add5~68                                                                                                                             ; 0                 ; 6       ;
;      - Add4~69                                                                                                                             ; 0                 ; 6       ;
;      - Add5~71                                                                                                                             ; 0                 ; 6       ;
;      - Selector3~0                                                                                                                         ; 0                 ; 6       ;
;      - Selector2~0                                                                                                                         ; 0                 ; 6       ;
;      - ctrl_nextAddressOffset[0]~56                                                                                                        ; 0                 ; 6       ;
;      - Decoder0~0                                                                                                                          ; 0                 ; 6       ;
; pipe_layerId[0]                                                                                                                            ;                   ;         ;
;      - Mux59~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux59~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux59~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux60~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux60~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux60~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux61~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux61~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux61~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux62~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux62~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux62~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux63~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux63~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux63~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux64~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux64~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux64~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux65~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux65~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux65~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux66~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux66~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux66~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux67~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux67~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux67~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux68~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux68~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux68~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux69~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux69~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux69~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux70~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux70~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux70~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux71~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux71~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux71~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux72~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux72~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux72~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux73~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux73~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux73~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux74~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux74~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux74~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux58~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux58~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux58~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux57~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux57~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux57~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux52~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux52~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux52~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux53~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux53~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux53~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux54~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux54~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux54~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux55~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux55~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux55~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux56~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux56~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux56~2                                                                                                                             ; 0                 ; 6       ;
;      - Mux51~0                                                                                                                             ; 0                 ; 6       ;
;      - Mux51~1                                                                                                                             ; 0                 ; 6       ;
;      - Mux51~2                                                                                                                             ; 0                 ; 6       ;
; pipe_layerId[1]                                                                                                                            ;                   ;         ;
;      - Mux59~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux59~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux59~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux60~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux60~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux60~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux61~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux61~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux61~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux62~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux62~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux62~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux63~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux63~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux63~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux64~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux64~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux64~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux65~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux65~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux65~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux66~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux66~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux66~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux67~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux67~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux67~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux68~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux68~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux68~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux69~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux69~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux69~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux70~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux70~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux70~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux71~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux71~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux71~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux72~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux72~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux72~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux73~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux73~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux73~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux74~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux74~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux74~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux58~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux58~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux58~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux57~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux57~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux57~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux52~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux52~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux52~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux53~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux53~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux53~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux54~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux54~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux54~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux55~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux55~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux55~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux56~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux56~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux56~3                                                                                                                             ; 1                 ; 6       ;
;      - Mux51~0                                                                                                                             ; 1                 ; 6       ;
;      - Mux51~2                                                                                                                             ; 1                 ; 6       ;
;      - Mux51~3                                                                                                                             ; 1                 ; 6       ;
; pipe_layerId[2]                                                                                                                            ;                   ;         ;
;      - Mux59~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux60~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux61~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux62~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux63~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux64~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux65~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux66~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux67~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux68~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux69~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux70~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux71~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux72~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux73~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux74~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux58~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux57~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux52~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux53~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux54~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux55~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux56~4                                                                                                                             ; 0                 ; 6       ;
;      - Mux51~4                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[16]                                                                                                                        ;                   ;         ;
;      - Add5~30                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[15]                                                                                                                        ;                   ;         ;
;      - Add5~28                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[14]                                                                                                                        ;                   ;         ;
;      - Add5~26                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[13]                                                                                                                        ;                   ;         ;
;      - Add5~24                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[12]                                                                                                                        ;                   ;         ;
;      - Add5~22                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[11]                                                                                                                        ;                   ;         ;
;      - Add5~20                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[10]                                                                                                                        ;                   ;         ;
;      - Add5~18                                                                                                                             ; 1                 ; 6       ;
; pipe_addr_bytes[9]                                                                                                                         ;                   ;         ;
;      - Add5~16                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[8]                                                                                                                         ;                   ;         ;
; pipe_addr_bytes[7]                                                                                                                         ;                   ;         ;
; pipe_addr_bytes[6]                                                                                                                         ;                   ;         ;
;      - Add5~10                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[5]                                                                                                                         ;                   ;         ;
; pipe_addr_bytes[4]                                                                                                                         ;                   ;         ;
; pipe_addr_bytes[3]                                                                                                                         ;                   ;         ;
;      - Add5~4                                                                                                                              ; 1                 ; 6       ;
; pipe_addr_bytes[2]                                                                                                                         ;                   ;         ;
;      - Add5~2                                                                                                                              ; 0                 ; 6       ;
; pipe_addr_bytes[1]                                                                                                                         ;                   ;         ;
;      - Add5~0                                                                                                                              ; 0                 ; 6       ;
; pipe_layer[3]                                                                                                                              ;                   ;         ;
;      - layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~0                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~1                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~2                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~3                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~4                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~5                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~7                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~8                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~19                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~0                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~1                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~2                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~3                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~4                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~5                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~7                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~8                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~19                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~1                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~5                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~8                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~19                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~1                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~5                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~8                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~19                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~5                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~8                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~19                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~5                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~8                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~19                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~5                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~8                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~19                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~5                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~8                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~19                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~5                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~8                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~19                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~5                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~0                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~2                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~3                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~4                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~7                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~8                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~16                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~19                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~0                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~1                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~2                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~3                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~4                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~5                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~7                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~8                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~19                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~0                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~1                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~2                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~3                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~4                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~5                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~7                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~8                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~19                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~9                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~19                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~9                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~19                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~9                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~19                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~9                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~19                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~9                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~19                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~9                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~19                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~2                                                                                            ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~5                                                                                            ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~6                                                                                            ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~7                                                                                            ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~10                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~13                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~14                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~15                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~18                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~21                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~22                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~23                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~26                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~29                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~30                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~31                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~32                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~33                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~34                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~35                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~36                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~37                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~38                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~39                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~40                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~41                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~42                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~43                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~44                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~45                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~46                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~47                                                                                           ; 0                 ; 6       ;
; pipe_layer[2]                                                                                                                              ;                   ;         ;
;      - layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~16                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~16                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~8                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~19                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~5                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~8                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~19                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~5                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~8                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~19                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~5                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~8                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~19                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~5                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~8                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~19                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~5                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~8                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~19                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~0                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~1                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~2                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~4                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~5                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~7                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~16                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~16                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~16                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~6                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~11                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~11                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~13                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~15                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~18                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~1                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~3                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~5                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~8                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~16                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~6                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~11                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~13                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~15                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~18                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~1                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~3                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~5                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~8                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~16                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~0                                                                                            ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~3                                                                                            ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~8                                                                                            ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~11                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~16                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~19                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~24                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~27                                                                                           ; 1                 ; 6       ;
; pipe_layer[0]                                                                                                                              ;                   ;         ;
;      - layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~6                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~9                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~11                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~15                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~6                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~13                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~18                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~9                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~11                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~15                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~18                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~9                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~15                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~18                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~9                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~15                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~18                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~9                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~15                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~18                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~9                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~15                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~18                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~9                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~15                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~18                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~9                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~15                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~6                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~10                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~12                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~13                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~14                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~17                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~18                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~6                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~13                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~18                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~6                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~9                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~13                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~15                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~18                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~1                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~3                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~5                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~8                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~16                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~6                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~11                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~13                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~15                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~18                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~0                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~1                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~2                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~3                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~4                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~5                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~7                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~8                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~16                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~6                                                                                                ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~10                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~12                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~13                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~14                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~17                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~18                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~0                                                                                            ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~3                                                                                            ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~8                                                                                            ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~11                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~16                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~19                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~24                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~27                                                                                           ; 1                 ; 6       ;
; pipe_layer[1]                                                                                                                              ;                   ;         ;
;      - layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~10                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~12                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~13                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~14                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~17                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~18                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~9                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~10                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~11                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~12                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~14                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~15                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~17                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~13                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~18                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~9                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~15                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~18                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~9                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~15                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~18                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~9                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~15                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~18                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~9                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~15                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~18                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~9                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~15                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~18                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~9                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~15                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~18                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~6                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~9                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~10                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~11                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~12                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~14                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~15                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~17                                                                                              ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~9                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~10                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~11                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~12                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~14                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~15                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~17                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~10                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~11                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~12                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~13                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~14                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~15                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~17                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~18                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~0                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~1                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~2                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~3                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~4                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~5                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~7                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~8                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~10                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~12                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~14                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~17                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~0                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~2                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~4                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~7                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~10                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~11                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~12                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~13                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~14                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~15                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~17                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~18                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~0                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~1                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~2                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~3                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~4                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~5                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~7                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~8                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~16                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~6                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~10                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~12                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~14                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~17                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~0                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~2                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~4                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~7                                                                                                ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~10                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~11                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~12                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~14                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~15                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~17                                                                                               ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~0                                                                                            ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~3                                                                                            ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~8                                                                                            ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~11                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~16                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~19                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~24                                                                                           ; 0                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~27                                                                                           ; 0                 ; 6       ;
; pipe_layer[4]                                                                                                                              ;                   ;         ;
;      - layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux8~20                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux9~20                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux10~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux11~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux12~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux13~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux14~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux15~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux16~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux17~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux18~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux19~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux20~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux21~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux22~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux23~20                                                                                              ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux7~20                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux6~20                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux1~20                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux2~20                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux3~20                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux4~20                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux5~20                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Mux0~20                                                                                               ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~2                                                                                            ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~5                                                                                            ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~6                                                                                            ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~7                                                                                            ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~10                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~13                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~14                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~15                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~18                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~21                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~22                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~23                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~26                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~29                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~30                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~31                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~32                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~33                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~34                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~35                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~36                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~37                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~38                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~39                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~40                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~41                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~42                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~43                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~44                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~45                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~46                                                                                           ; 1                 ; 6       ;
;      - layerRamCache:inst_layerCache|Decoder0~47                                                                                           ; 1                 ; 6       ;
; pipe_addr_bytes[17]                                                                                                                        ;                   ;         ;
;      - Add5~48                                                                                                                             ; 1                 ; 6       ;
; pipe_addr_bytes[18]                                                                                                                        ;                   ;         ;
;      - Add5~51                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[23]                                                                                                                        ;                   ;         ;
;      - Add5~62                                                                                                                             ; 1                 ; 6       ;
; pipe_addr_bytes[22]                                                                                                                        ;                   ;         ;
;      - Add5~60                                                                                                                             ; 1                 ; 6       ;
; pipe_addr_bytes[21]                                                                                                                        ;                   ;         ;
;      - Add5~58                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[20]                                                                                                                        ;                   ;         ;
;      - Add5~56                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[19]                                                                                                                        ;                   ;         ;
;      - Add5~54                                                                                                                             ; 0                 ; 6       ;
; pipe_addr_bytes[24]                                                                                                                        ;                   ;         ;
;      - Add5~69                                                                                                                             ; 0                 ; 6       ;
; pipeline_clk                                                                                                                               ;                   ;         ;
;      - Selector3~0                                                                                                                         ; 0                 ; 6       ;
;      - Selector2~0                                                                                                                         ; 0                 ; 6       ;
;      - Selector1~2                                                                                                                         ; 0                 ; 6       ;
; rst                                                                                                                                        ;                   ;         ;
; ctrl_layerId[1]                                                                                                                            ;                   ;         ;
;      - ctrl_nextLayerID[1]                                                                                                                 ; 1                 ; 6       ;
;      - Equal0~0                                                                                                                            ; 1                 ; 6       ;
;      - Decoder0~3                                                                                                                          ; 1                 ; 6       ;
;      - Decoder0~5                                                                                                                          ; 1                 ; 6       ;
;      - Decoder0~6                                                                                                                          ; 1                 ; 6       ;
;      - Decoder0~7                                                                                                                          ; 1                 ; 6       ;
;      - Decoder0~8                                                                                                                          ; 1                 ; 6       ;
;      - Decoder0~9                                                                                                                          ; 1                 ; 6       ;
;      - Decoder0~10                                                                                                                         ; 1                 ; 6       ;
;      - Decoder0~11                                                                                                                         ; 1                 ; 6       ;
; ctrl_layerId[0]                                                                                                                            ;                   ;         ;
;      - ctrl_nextLayerID[0]                                                                                                                 ; 1                 ; 6       ;
;      - Equal0~0                                                                                                                            ; 1                 ; 6       ;
;      - Decoder0~2                                                                                                                          ; 1                 ; 6       ;
;      - Decoder0~4                                                                                                                          ; 1                 ; 6       ;
; ctrl_layerId[3]                                                                                                                            ;                   ;         ;
;      - ctrl_nextLayerID[3]                                                                                                                 ; 1                 ; 6       ;
;      - Equal0~1                                                                                                                            ; 1                 ; 6       ;
;      - Decoder0~0                                                                                                                          ; 1                 ; 6       ;
; ctrl_layerId[2]                                                                                                                            ;                   ;         ;
;      - ctrl_nextLayerID[2]                                                                                                                 ; 0                 ; 6       ;
;      - Equal0~1                                                                                                                            ; 0                 ; 6       ;
;      - Decoder0~3                                                                                                                          ; 0                 ; 6       ;
;      - Decoder0~5                                                                                                                          ; 0                 ; 6       ;
;      - Decoder0~6                                                                                                                          ; 0                 ; 6       ;
;      - Decoder0~7                                                                                                                          ; 0                 ; 6       ;
;      - Decoder0~8                                                                                                                          ; 0                 ; 6       ;
;      - Decoder0~9                                                                                                                          ; 0                 ; 6       ;
;      - Decoder0~10                                                                                                                         ; 0                 ; 6       ;
;      - Decoder0~11                                                                                                                         ; 0                 ; 6       ;
; ctrl_layerId[5]                                                                                                                            ;                   ;         ;
;      - Equal0~2                                                                                                                            ; 0                 ; 6       ;
;      - Decoder0~0                                                                                                                          ; 0                 ; 6       ;
;      - ctrl_nextLayerID[5]~feeder                                                                                                          ; 0                 ; 6       ;
; ctrl_layerId[4]                                                                                                                            ;                   ;         ;
;      - ctrl_nextLayerID[4]                                                                                                                 ; 0                 ; 6       ;
;      - Equal0~2                                                                                                                            ; 0                 ; 6       ;
;      - Decoder0~0                                                                                                                          ; 0                 ; 6       ;
; ctrl_layerId[7]                                                                                                                            ;                   ;         ;
;      - Equal0~3                                                                                                                            ; 0                 ; 6       ;
;      - Decoder0~1                                                                                                                          ; 0                 ; 6       ;
;      - ctrl_nextLayerID[7]~feeder                                                                                                          ; 0                 ; 6       ;
; ctrl_layerId[6]                                                                                                                            ;                   ;         ;
;      - ctrl_nextLayerID[6]                                                                                                                 ; 1                 ; 6       ;
;      - Equal0~3                                                                                                                            ; 1                 ; 6       ;
;      - Decoder0~1                                                                                                                          ; 1                 ; 6       ;
; ctrl_write_data[0]                                                                                                                         ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~0                                                                                             ; 0                 ; 6       ;
; ctrl_write_data[1]                                                                                                                         ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~1                                                                                             ; 0                 ; 6       ;
; ctrl_write_data[2]                                                                                                                         ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~2                                                                                             ; 0                 ; 6       ;
; ctrl_write_data[3]                                                                                                                         ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~3                                                                                             ; 0                 ; 6       ;
; ctrl_write_data[4]                                                                                                                         ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~4                                                                                             ; 0                 ; 6       ;
; ctrl_write_data[5]                                                                                                                         ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~5                                                                                             ; 0                 ; 6       ;
; ctrl_write_data[6]                                                                                                                         ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~6                                                                                             ; 0                 ; 6       ;
; ctrl_write_data[7]                                                                                                                         ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~7                                                                                             ; 0                 ; 6       ;
; ctrl_write_data[8]                                                                                                                         ;                   ;         ;
; ctrl_write_data[9]                                                                                                                         ;                   ;         ;
; ctrl_write_data[10]                                                                                                                        ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~10                                                                                            ; 0                 ; 6       ;
; ctrl_write_data[11]                                                                                                                        ;                   ;         ;
; ctrl_write_data[12]                                                                                                                        ;                   ;         ;
; ctrl_write_data[13]                                                                                                                        ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~13                                                                                            ; 1                 ; 6       ;
; ctrl_write_data[14]                                                                                                                        ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~14                                                                                            ; 0                 ; 6       ;
; ctrl_write_data[15]                                                                                                                        ;                   ;         ;
;      - sdram_controller:inst_sdram|wr_data_r~15                                                                                            ; 1                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                     ;
+-----------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                          ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Decoder0~10                                   ; LCCOMB_X24_Y12_N4  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Decoder0~11                                   ; LCCOMB_X25_Y12_N20 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Decoder0~3                                    ; LCCOMB_X25_Y12_N0  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Decoder0~5                                    ; LCCOMB_X25_Y12_N16 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Decoder0~6                                    ; LCCOMB_X24_Y12_N0  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Decoder0~7                                    ; LCCOMB_X25_Y12_N30 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Decoder0~8                                    ; LCCOMB_X25_Y12_N12 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Decoder0~9                                    ; LCCOMB_X24_Y12_N6  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Equal0~4                                      ; LCCOMB_X24_Y12_N28 ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cacheRst~0                                    ; LCCOMB_X28_Y1_N28  ; 768     ; Async. clear                          ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; cache_write_en                                ; LCCOMB_X32_Y13_N14 ; 11      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; clk_n                                         ; PIN_E1             ; 1079    ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ctrl_nextAddressOffset[0]~56                  ; LCCOMB_X26_Y13_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~10     ; LCCOMB_X32_Y13_N8  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~13     ; LCCOMB_X31_Y17_N24 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~14     ; LCCOMB_X32_Y17_N26 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~15     ; LCCOMB_X31_Y15_N0  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~18     ; LCCOMB_X35_Y10_N12 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~2      ; LCCOMB_X31_Y10_N24 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~21     ; LCCOMB_X35_Y13_N18 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~22     ; LCCOMB_X36_Y13_N14 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~23     ; LCCOMB_X32_Y11_N0  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~26     ; LCCOMB_X34_Y13_N0  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~29     ; LCCOMB_X34_Y13_N18 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~30     ; LCCOMB_X34_Y13_N24 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~31     ; LCCOMB_X34_Y13_N22 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~32     ; LCCOMB_X32_Y10_N12 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~33     ; LCCOMB_X32_Y13_N20 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~34     ; LCCOMB_X36_Y13_N16 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~35     ; LCCOMB_X34_Y13_N12 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~36     ; LCCOMB_X41_Y13_N16 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~37     ; LCCOMB_X32_Y13_N30 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~38     ; LCCOMB_X32_Y13_N18 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~39     ; LCCOMB_X34_Y13_N30 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~40     ; LCCOMB_X32_Y10_N6  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~41     ; LCCOMB_X31_Y16_N14 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~42     ; LCCOMB_X36_Y13_N6  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~43     ; LCCOMB_X34_Y13_N4  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~44     ; LCCOMB_X31_Y11_N30 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~45     ; LCCOMB_X37_Y13_N18 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~46     ; LCCOMB_X32_Y9_N28  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~47     ; LCCOMB_X34_Y13_N8  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~5      ; LCCOMB_X32_Y12_N4  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~6      ; LCCOMB_X34_Y10_N0  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerRamCache:inst_layerCache|Decoder0~7      ; LCCOMB_X31_Y12_N6  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rst                                           ; PIN_M2             ; 77      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; rst                                           ; PIN_M2             ; 232     ; Async. clear                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sdram_controller:inst_sdram|Equal1~1          ; LCCOMB_X44_Y11_N6  ; 16      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; sdram_controller:inst_sdram|command[0]~2      ; LCCOMB_X45_Y11_N26 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:inst_sdram|haddr_r[2]~1      ; LCCOMB_X29_Y1_N4   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:inst_sdram|rd_data_r[14]~1   ; LCCOMB_X40_Y11_N22 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sdram_controller:inst_sdram|rd_ready_r        ; FF_X32_Y13_N25     ; 3       ; Clock                                 ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; sdram_controller:inst_sdram|refresh_cnt[3]~24 ; LCCOMB_X41_Y11_N6  ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                       ;
+----------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                   ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; cacheRst~0                             ; LCCOMB_X28_Y1_N28 ; 768     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; clk_n                                  ; PIN_E1            ; 1079    ; 22                                   ; Global Clock         ; GCLK2            ; --                        ;
; rst                                    ; PIN_M2            ; 232     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sdram_controller:inst_sdram|rd_ready_r ; FF_X32_Y13_N25    ; 3       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
+----------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                              ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 1024         ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 128                         ; 16                          ; --                          ; --                          ; 2048                ; 1    ; None ; M9K_X33_Y15_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 2,919 / 71,559 ( 4 % ) ;
; C16 interconnects     ; 113 / 2,597 ( 4 % )    ;
; C4 interconnects      ; 1,787 / 46,848 ( 4 % ) ;
; Direct links          ; 294 / 71,559 ( < 1 % ) ;
; Global clocks         ; 4 / 20 ( 20 % )        ;
; Local interconnects   ; 547 / 24,624 ( 2 % )   ;
; R24 interconnects     ; 109 / 2,496 ( 4 % )    ;
; R4 interconnects      ; 2,135 / 62,424 ( 3 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.65) ; Number of LABs  (Total = 115) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 0                             ;
; 2                                           ; 3                             ;
; 3                                           ; 1                             ;
; 4                                           ; 2                             ;
; 5                                           ; 0                             ;
; 6                                           ; 2                             ;
; 7                                           ; 3                             ;
; 8                                           ; 2                             ;
; 9                                           ; 6                             ;
; 10                                          ; 1                             ;
; 11                                          ; 3                             ;
; 12                                          ; 5                             ;
; 13                                          ; 9                             ;
; 14                                          ; 4                             ;
; 15                                          ; 10                            ;
; 16                                          ; 64                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.85) ; Number of LABs  (Total = 115) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 102                           ;
; 1 Clock                            ; 114                           ;
; 1 Clock enable                     ; 28                            ;
; 1 Sync. clear                      ; 3                             ;
; 1 Sync. load                       ; 3                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 76                            ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 22.84) ; Number of LABs  (Total = 115) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 2                             ;
; 4                                            ; 1                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 3                             ;
; 14                                           ; 1                             ;
; 15                                           ; 0                             ;
; 16                                           ; 0                             ;
; 17                                           ; 5                             ;
; 18                                           ; 6                             ;
; 19                                           ; 7                             ;
; 20                                           ; 5                             ;
; 21                                           ; 4                             ;
; 22                                           ; 7                             ;
; 23                                           ; 6                             ;
; 24                                           ; 6                             ;
; 25                                           ; 3                             ;
; 26                                           ; 4                             ;
; 27                                           ; 5                             ;
; 28                                           ; 4                             ;
; 29                                           ; 4                             ;
; 30                                           ; 6                             ;
; 31                                           ; 4                             ;
; 32                                           ; 21                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.48) ; Number of LABs  (Total = 115) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 2                             ;
; 2                                                ; 6                             ;
; 3                                                ; 2                             ;
; 4                                                ; 2                             ;
; 5                                                ; 5                             ;
; 6                                                ; 4                             ;
; 7                                                ; 10                            ;
; 8                                                ; 6                             ;
; 9                                                ; 6                             ;
; 10                                               ; 7                             ;
; 11                                               ; 6                             ;
; 12                                               ; 10                            ;
; 13                                               ; 7                             ;
; 14                                               ; 8                             ;
; 15                                               ; 6                             ;
; 16                                               ; 9                             ;
; 17                                               ; 7                             ;
; 18                                               ; 2                             ;
; 19                                               ; 3                             ;
; 20                                               ; 2                             ;
; 21                                               ; 0                             ;
; 22                                               ; 2                             ;
; 23                                               ; 0                             ;
; 24                                               ; 1                             ;
; 25                                               ; 0                             ;
; 26                                               ; 0                             ;
; 27                                               ; 1                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 0                             ;
; 31                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 25.14) ; Number of LABs  (Total = 115) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 0                             ;
; 4                                            ; 0                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 1                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 0                             ;
; 13                                           ; 1                             ;
; 14                                           ; 1                             ;
; 15                                           ; 1                             ;
; 16                                           ; 5                             ;
; 17                                           ; 4                             ;
; 18                                           ; 5                             ;
; 19                                           ; 4                             ;
; 20                                           ; 9                             ;
; 21                                           ; 3                             ;
; 22                                           ; 1                             ;
; 23                                           ; 3                             ;
; 24                                           ; 3                             ;
; 25                                           ; 3                             ;
; 26                                           ; 2                             ;
; 27                                           ; 3                             ;
; 28                                           ; 3                             ;
; 29                                           ; 7                             ;
; 30                                           ; 3                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
; 33                                           ; 5                             ;
; 34                                           ; 8                             ;
; 35                                           ; 4                             ;
; 36                                           ; 6                             ;
; 37                                           ; 7                             ;
; 38                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 125       ; 0            ; 0            ; 125       ; 125       ; 0            ; 56           ; 0            ; 0            ; 85           ; 0            ; 56           ; 85           ; 0            ; 0            ; 0            ; 56           ; 0            ; 0            ; 0            ; 0            ; 0            ; 125       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 125          ; 125          ; 125          ; 125          ; 125          ; 0         ; 125          ; 125          ; 0         ; 0         ; 125          ; 69           ; 125          ; 125          ; 40           ; 125          ; 69           ; 40           ; 125          ; 125          ; 125          ; 69           ; 125          ; 125          ; 125          ; 125          ; 125          ; 0         ; 125          ; 125          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rdy                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_data[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layer[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layerId[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layerId[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layerId[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layerId[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layerId[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_read_en        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_n               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_read_en        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_en       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layerId[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layerId[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layerId[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[16] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layer[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layer[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layer[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layer[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_layer[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[17] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[18] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[23] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[22] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[21] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[20] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[19] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipe_addr_bytes[24] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pipeline_clk        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_layerId[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_layerId[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_layerId[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_layerId[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_layerId[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_layerId[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_layerId[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_layerId[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctrl_write_data[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                 ;
+--------------------------------------------------+----------------------------------------+-------------------+
; Source Clock(s)                                  ; Destination Clock(s)                   ; Delay Added in ns ;
+--------------------------------------------------+----------------------------------------+-------------------+
; clk_n,sdram_controller:inst_sdram|rd_ready_r,I/O ; clk_n                                  ; 51.2              ;
; clk_n,I/O                                        ; clk_n                                  ; 7.1               ;
; clk_n                                            ; clk_n                                  ; 5.0               ;
; clk_n                                            ; sdram_controller:inst_sdram|rd_ready_r ; 2.7               ;
+--------------------------------------------------+----------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                  ;
+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                         ; Destination Register                                                                                                                             ; Delay Added in ns ;
+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_controller:inst_sdram|rd_ready_r                  ; layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ram_block1a0~porta_we_reg ; 2.830             ;
; state.STATE_SDRAM_READ                                  ; layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ram_block1a0~porta_we_reg ; 2.497             ;
; pipe_read_en                                            ; layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ram_block1a0~porta_we_reg ; 2.497             ;
; ctrl_read_en                                            ; layerRamCache:inst_layerCache|sdram_cache:inst_cacheMem|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ram_block1a0~porta_we_reg ; 2.497             ;
; pipe_layer[0]                                           ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.263             ;
; pipe_layer[1]                                           ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.263             ;
; pipe_layer[2]                                           ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.263             ;
; layerRamCache:inst_layerCache|cacheAddressStart[28][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[26][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[24][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[30][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[21][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[19][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[17][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[23][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[20][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[18][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[16][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[22][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[29][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[27][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[25][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[31][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[10][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[9][23]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[8][23]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[11][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[5][23]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[6][23]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[4][23]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[7][23]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[2][23]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[1][23]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[0][23]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[3][23]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[13][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[14][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[12][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; sdramAddressStart[5][23]                                ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; sdramAddressStart[6][23]                                ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; sdramAddressStart[4][23]                                ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; sdramAddressStart[7][23]                                ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; sdramAddressStart[2][23]                                ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; sdramAddressStart[1][23]                                ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; sdramAddressStart[0][23]                                ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; ctrl_nextAddressOffset[23]                              ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; sdramAddressStart[3][23]                                ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; pipe_addr_bytes[24]                                     ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[15][23] ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[21][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[25][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[17][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[29][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[26][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[22][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[18][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[30][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[24][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[20][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[16][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[28][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[23][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[27][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[19][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[31][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[6][1]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[5][1]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[4][1]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[7][1]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[9][1]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[10][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[8][1]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[11][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[1][1]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[2][1]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[0][1]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[3][1]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[14][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[13][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[12][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[15][1]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[22][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[26][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[18][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[30][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[25][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[21][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[17][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[29][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[20][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[24][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[16][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[28][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[27][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[23][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[19][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[31][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[10][0]  ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[9][0]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
; layerRamCache:inst_layerCache|cacheAddressStart[8][0]   ; layerRamCache:inst_layerCache|cacheAddressStart[5][5]                                                                                            ; 1.082             ;
+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "gpu"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 125 pins of 125 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'gpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: D:/sparkboxHD/gpu_sv/pipe_4_layerRam/layerRamTop.sv Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_clk~output File: D:/sparkboxHD/gpu_sv/pipe_4_layerRam/layerRamTop.sv Line: 28
Info (176353): Automatically promoted node sdram_controller:inst_sdram|rd_ready_r  File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cache_write_en File: D:/sparkboxHD/gpu_sv/pipe_4_layerRam/layerRamTop.sv Line: 49
        Info (176357): Destination node Selector0~1 File: D:/sparkboxHD/gpu_sv/pipe_4_layerRam/layerRamTop.sv Line: 73
        Info (176357): Destination node Selector1~1 File: D:/sparkboxHD/gpu_sv/pipe_4_layerRam/layerRamTop.sv Line: 73
        Info (176357): Destination node Selector3~2 File: D:/sparkboxHD/gpu_sv/pipe_4_layerRam/layerRamTop.sv Line: 73
        Info (176357): Destination node always0~0
        Info (176357): Destination node state~11 File: D:/sparkboxHD/gpu_sv/pipe_4_layerRam/layerRamTop.sv Line: 44
Info (176353): Automatically promoted node rst~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) File: D:/sparkboxHD/gpu_sv/pipe_4_layerRam/layerRamTop.sv Line: 4
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_controller:inst_sdram|command[0] File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
        Info (176357): Destination node sdram_controller:inst_sdram|command[5] File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
        Info (176357): Destination node sdram_controller:inst_sdram|command[3] File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
        Info (176357): Destination node sdram_controller:inst_sdram|state_cnt[0] File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
        Info (176357): Destination node sdram_controller:inst_sdram|state_cnt[1] File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
        Info (176357): Destination node sdram_controller:inst_sdram|state_cnt[2] File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
        Info (176357): Destination node sdram_controller:inst_sdram|state_cnt[3] File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
        Info (176357): Destination node sdram_controller:inst_sdram|wr_data_r[0] File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
        Info (176357): Destination node sdram_controller:inst_sdram|wr_data_r[1] File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
        Info (176357): Destination node sdram_controller:inst_sdram|wr_data_r[2] File: D:/sparkboxHD/gpu_sv/ip/sdram/sdram_controller.v Line: 171
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node cacheRst~0  File: D:/sparkboxHD/gpu_sv/pipe_4_layerRam/layerRamTop.sv Line: 49
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 123 (unused VREF, 2.5V VCCIO, 67 input, 40 output, 16 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SADDR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIP[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIP[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIP[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIP[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[7]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 2.08 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/sparkboxHD/gpu_sv/output_files/gpu.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 156 warnings
    Info: Peak virtual memory: 6157 megabytes
    Info: Processing ended: Sun Aug 02 17:18:31 2020
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/sparkboxHD/gpu_sv/output_files/gpu.fit.smsg.


