Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Feb 28 21:06:00 2024
| Host         : linrack12.bioeelocal running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7k410t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3856 register/latch pins with no clock driven by root clock pin: FPGA_JESD_CLKP (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10541 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.648        0.000                      0                10901        0.043        0.000                      0                10859        2.960        0.000                       0                  5865  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                     ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                {0.000 16.500}       33.000          30.303          
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
okUH0                                                                                                                                                                                     {0.000 4.960}        9.920           100.806         
  mmcm0_clk0                                                                                                                                                                              {1.488 6.448}        9.920           100.806         
    dnaclkdiv32                                                                                                                                                                           {1.488 160.208}      317.440         3.150           
  mmcm0_clkfb                                                                                                                                                                             {0.000 4.960}        9.920           100.806         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.769        0.000                      0                  928        0.069        0.000                      0                  928       15.590        0.000                       0                   483  
okUH0                                                                                                                                                                                                                                         2.960        0.000                       0                     1  
  mmcm0_clk0                                                                                      3.206        0.000                      0                 9544        0.043        0.000                      0                 9544        3.520        0.000                       0                  5377  
    dnaclkdiv32                                                                                                                                                                                                                             307.440        0.000                       0                     1  
  mmcm0_clkfb                                                                                                                                                                                                                                 8.320        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.111        0.000                      0                    8                                                                        
mmcm0_clk0                                                                                  okUH0                                                                                             5.136        0.000                      0                   35        0.419        0.000                      0                   35  
                                                                                            mmcm0_clk0                                                                                      999.148        0.000                      0                   13                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  mmcm0_clk0                                                                                       32.176        0.000                      0                    8                                                                        
okUH0                                                                                       mmcm0_clk0                                                                                        0.648        0.000                      0                   36        0.884        0.000                      0                   36  
dnaclkdiv32                                                                                 mmcm0_clk0                                                                                        2.210        0.000                      0                    1        3.637        0.000                      0                    1  
mmcm0_clk0                                                                                  dnaclkdiv32                                                                                       3.052        0.000                      0                    2        0.130        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.394        0.000                      0                  100        0.263        0.000                      0                  100  
**async_default**                                                                           mmcm0_clk0                                                                                  mmcm0_clk0                                                                                        6.990        0.000                      0                  213        0.297        0.000                      0                  213  
**default**                                                                                 mmcm0_clk0                                                                                                                                                                                    9.129        0.000                      0                   13                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.481ns (8.224%)  route 5.368ns (91.776%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 38.133 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.812    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y72         LUT4 (Prop_lut4_I1_O)        0.053    10.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.535    10.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I4_O)        0.053    11.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    11.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.723    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.590    38.723    
                         clock uncertainty           -0.035    38.687    
    SLICE_X54Y75         FDRE (Setup_fdre_C_R)       -0.344    38.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.481ns (8.224%)  route 5.368ns (91.776%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 38.133 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.812    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y72         LUT4 (Prop_lut4_I1_O)        0.053    10.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.535    10.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I4_O)        0.053    11.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    11.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.723    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.590    38.723    
                         clock uncertainty           -0.035    38.687    
    SLICE_X54Y75         FDRE (Setup_fdre_C_R)       -0.344    38.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.481ns (8.224%)  route 5.368ns (91.776%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 38.133 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.812    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y72         LUT4 (Prop_lut4_I1_O)        0.053    10.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.535    10.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I4_O)        0.053    11.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    11.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.723    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.590    38.723    
                         clock uncertainty           -0.035    38.687    
    SLICE_X54Y75         FDRE (Setup_fdre_C_R)       -0.344    38.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.481ns (8.224%)  route 5.368ns (91.776%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 38.133 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.812    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y72         LUT4 (Prop_lut4_I1_O)        0.053    10.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.535    10.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I4_O)        0.053    11.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    11.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.723    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.590    38.723    
                         clock uncertainty           -0.035    38.687    
    SLICE_X54Y75         FDRE (Setup_fdre_C_R)       -0.344    38.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.481ns (8.224%)  route 5.368ns (91.776%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 38.133 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.812    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y72         LUT4 (Prop_lut4_I1_O)        0.053    10.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.535    10.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I4_O)        0.053    11.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    11.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.723    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.590    38.723    
                         clock uncertainty           -0.035    38.687    
    SLICE_X54Y75         FDRE (Setup_fdre_C_R)       -0.344    38.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             26.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.481ns (8.224%)  route 5.368ns (91.776%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 38.133 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.812    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y72         LUT4 (Prop_lut4_I1_O)        0.053    10.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.535    10.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I4_O)        0.053    11.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528    11.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.723    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X54Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.590    38.723    
                         clock uncertainty           -0.035    38.687    
    SLICE_X54Y75         FDRE (Setup_fdre_C_R)       -0.344    38.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 26.769    

Slack (MET) :             27.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.445ns (8.801%)  route 4.611ns (91.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 38.135 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.812    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y72         LUT4 (Prop_lut4_I0_O)        0.070    10.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.306    10.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X51Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725    38.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.590    38.725    
                         clock uncertainty           -0.035    38.689    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.483    38.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                 27.424    

Slack (MET) :             27.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.445ns (8.801%)  route 4.611ns (91.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 38.135 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.812    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y72         LUT4 (Prop_lut4_I0_O)        0.070    10.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.306    10.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X51Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725    38.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.590    38.725    
                         clock uncertainty           -0.035    38.689    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.483    38.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                 27.424    

Slack (MET) :             27.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.445ns (8.801%)  route 4.611ns (91.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 38.135 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.812    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y72         LUT4 (Prop_lut4_I0_O)        0.070    10.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.306    10.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X51Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725    38.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.590    38.725    
                         clock uncertainty           -0.035    38.689    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.483    38.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                 27.424    

Slack (MET) :             27.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.445ns (8.801%)  route 4.611ns (91.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 38.135 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.812    10.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X51Y72         LUT4 (Prop_lut4_I0_O)        0.070    10.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.306    10.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X51Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.725    38.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.590    38.725    
                         clock uncertainty           -0.035    38.689    
    SLICE_X51Y72         FDRE (Setup_fdre_C_R)       -0.483    38.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                 27.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.189%)  route 0.112ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.718     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.100     2.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.112     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X46Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     3.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.528     2.615    
    SLICE_X46Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.091ns (44.998%)  route 0.111ns (55.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.719     2.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDCE (Prop_fdce_C_Q)         0.091     2.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.111     2.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.529     2.616    
    SLICE_X46Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.965%)  route 0.118ns (54.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.719     2.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDCE (Prop_fdce_C_Q)         0.100     2.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.118     2.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X46Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     3.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.526     2.617    
    SLICE_X46Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.091ns (25.126%)  route 0.271ns (74.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.091     2.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.271     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.507     2.638    
    SLICE_X46Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.091ns (25.126%)  route 0.271ns (74.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.091     2.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.271     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.507     2.638    
    SLICE_X46Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.091ns (25.126%)  route 0.271ns (74.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.091     2.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.271     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.507     2.638    
    SLICE_X46Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.091ns (25.126%)  route 0.271ns (74.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.091     2.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.271     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.507     2.638    
    SLICE_X46Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.091ns (25.126%)  route 0.271ns (74.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.091     2.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.271     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.507     2.638    
    SLICE_X46Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.091ns (25.126%)  route 0.271ns (74.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.091     2.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.271     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.507     2.638    
    SLICE_X46Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.091ns (25.126%)  route 0.271ns (74.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.091     2.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.271     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X46Y60         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y60         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.507     2.638    
    SLICE_X46Y60         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.189     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X48Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X50Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X50Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X53Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X52Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X50Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X49Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X51Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X52Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X46Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { host_interface_okuh[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        3.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.021ns  (logic 2.563ns (42.570%)  route 3.458ns (57.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( -0.493 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        2.083    -0.493    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.587 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.024     2.611    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X46Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.677 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.741     3.418    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.183     3.601 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.865     4.467    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.169     4.636 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.462     5.098    design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.065     5.163 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.365     5.527    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism             -0.673     9.167    
                         clock uncertainty           -0.073     9.094    
    SLICE_X45Y50         FDRE (Setup_fdre_C_CE)      -0.361     8.733    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.021ns  (logic 2.563ns (42.570%)  route 3.458ns (57.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( -0.493 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        2.083    -0.493    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.587 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.024     2.611    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X46Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.677 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.741     3.418    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.183     3.601 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.865     4.467    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.169     4.636 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.462     5.098    design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.065     5.163 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.365     5.527    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism             -0.673     9.167    
                         clock uncertainty           -0.073     9.094    
    SLICE_X45Y50         FDRE (Setup_fdre_C_CE)      -0.361     8.733    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.021ns  (logic 2.563ns (42.570%)  route 3.458ns (57.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( -0.493 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        2.083    -0.493    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.587 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.024     2.611    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X46Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.677 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.741     3.418    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.183     3.601 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.865     4.467    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.169     4.636 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.462     5.098    design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.065     5.163 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.365     5.527    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/C
                         clock pessimism             -0.673     9.167    
                         clock uncertainty           -0.073     9.094    
    SLICE_X45Y50         FDRE (Setup_fdre_C_CE)      -0.361     8.733    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.021ns  (logic 2.563ns (42.570%)  route 3.458ns (57.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( -0.493 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        2.083    -0.493    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.587 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.024     2.611    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X46Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.677 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.741     3.418    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.183     3.601 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.865     4.467    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.169     4.636 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.462     5.098    design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.065     5.163 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.365     5.527    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/C
                         clock pessimism             -0.673     9.167    
                         clock uncertainty           -0.073     9.094    
    SLICE_X45Y50         FDRE (Setup_fdre_C_CE)      -0.361     8.733    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.021ns  (logic 2.563ns (42.570%)  route 3.458ns (57.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( -0.493 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        2.083    -0.493    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.587 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.024     2.611    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X46Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.677 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.741     3.418    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.183     3.601 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.865     4.467    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.169     4.636 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.462     5.098    design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.065     5.163 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.365     5.527    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/C
                         clock pessimism             -0.673     9.167    
                         clock uncertainty           -0.073     9.094    
    SLICE_X45Y50         FDRE (Setup_fdre_C_CE)      -0.361     8.733    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.021ns  (logic 2.563ns (42.570%)  route 3.458ns (57.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( -0.493 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        2.083    -0.493    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.587 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.024     2.611    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X46Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.677 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.741     3.418    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.183     3.601 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.865     4.467    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.169     4.636 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.462     5.098    design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.065     5.163 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.365     5.527    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/C
                         clock pessimism             -0.673     9.167    
                         clock uncertainty           -0.073     9.094    
    SLICE_X45Y50         FDRE (Setup_fdre_C_CE)      -0.361     8.733    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.021ns  (logic 2.563ns (42.570%)  route 3.458ns (57.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( -0.493 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        2.083    -0.493    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.587 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.024     2.611    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X46Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.677 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.741     3.418    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.183     3.601 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.865     4.467    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.169     4.636 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.462     5.098    design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.065     5.163 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.365     5.527    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/C
                         clock pessimism             -0.673     9.167    
                         clock uncertainty           -0.073     9.094    
    SLICE_X45Y50         FDRE (Setup_fdre_C_CE)      -0.361     8.733    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        6.021ns  (logic 2.563ns (42.570%)  route 3.458ns (57.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( -0.493 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        2.083    -0.493    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080     1.587 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.024     2.611    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA1
    SLICE_X46Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     2.677 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.741     3.418    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.183     3.601 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.865     4.467    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.169     4.636 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.462     5.098    design_1_i/frontpanel_1/inst/okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.065     5.163 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.365     5.527    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y50         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/C
                         clock pessimism             -0.673     9.167    
                         clock uncertainty           -0.073     9.094    
    SLICE_X45Y50         FDRE (Setup_fdre_C_CE)      -0.361     8.733    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.793ns  (logic 2.546ns (43.952%)  route 3.247ns (56.048%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( -0.493 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        2.083    -0.493    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.587 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          0.924     2.510    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X46Y45         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.573 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.687     3.261    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.173     3.434 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.832     4.265    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.165     4.430 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.403     4.833    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I4_O)        0.065     4.898 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.401     5.299    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X45Y51         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y51         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/C
                         clock pessimism             -0.673     9.167    
                         clock uncertainty           -0.073     9.094    
    SLICE_X45Y51         FDRE (Setup_fdre_C_CE)      -0.361     8.733    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.793ns  (logic 2.546ns (43.952%)  route 3.247ns (56.048%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( -0.493 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        2.083    -0.493    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.587 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          0.924     2.510    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X46Y45         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.573 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.687     3.261    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.173     3.434 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.832     4.265    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.165     4.430 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.403     4.833    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I4_O)        0.065     4.898 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.401     5.299    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X45Y51         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y51         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/C
                         clock pessimism             -0.673     9.167    
                         clock uncertainty           -0.073     9.094    
    SLICE_X45Y51         FDRE (Setup_fdre_C_CE)      -0.361     8.733    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  3.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.143%)  route 0.102ns (48.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 0.983 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.689     0.778    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X50Y51         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.107     0.885 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[6]/Q
                         net (fo=1, routed)           0.102     0.988    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/din[6]
    RAMB18_X2Y20         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.965     0.983    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X2Y20         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.157     0.826    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.119     0.945    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][101]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.365%)  route 0.101ns (48.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 1.014 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 0.811 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.722     0.811    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X22Y73         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.107     0.918 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][101]/Q
                         net (fo=1, routed)           0.101     1.020    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.996     1.014    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.158     0.856    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.117     0.973    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.285%)  route 0.107ns (51.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns = ( 0.974 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 0.808 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.719     0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X43Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.100     0.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.107     1.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X46Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.956     0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.137     0.837    
    SLICE_X46Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][162]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.654%)  route 0.152ns (56.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.462ns = ( 1.026 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 0.822 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.733     0.822    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X10Y64         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.118     0.940 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][162]/Q
                         net (fo=1, routed)           0.152     1.093    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[5]
    RAMB36_X0Y12         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.008     1.026    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/out
    RAMB36_X0Y12         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.137     0.889    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.044    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.998%)  route 0.103ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 0.983 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 0.778 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.689     0.778    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X50Y51         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.107     0.885 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[7]/Q
                         net (fo=1, routed)           0.103     0.988    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/din[7]
    RAMB18_X2Y20         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.965     0.983    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X2Y20         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.157     0.826    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.111     0.937    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][160]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.185%)  route 0.155ns (56.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.462ns = ( 1.026 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 0.822 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.733     0.822    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X10Y64         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.118     0.940 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][160]/Q
                         net (fo=1, routed)           0.155     1.096    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[3]
    RAMB36_X0Y12         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.008     1.026    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/out
    RAMB36_X0Y12         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.137     0.889    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.044    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.080%)  route 0.156ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns = ( 1.052 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 0.862 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.773     0.862    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X47Y45         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.100     0.962 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.118    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X46Y46         RAMD32                                       r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.034     1.052    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X46Y46         RAMD32                                       r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
                         clock pessimism             -0.176     0.876    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.061    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.080%)  route 0.156ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns = ( 1.052 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 0.862 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.773     0.862    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X47Y45         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.100     0.962 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.118    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X46Y46         RAMD32                                       r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.034     1.052    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X46Y46         RAMD32                                       r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism             -0.176     0.876    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.061    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.080%)  route 0.156ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns = ( 1.052 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 0.862 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.773     0.862    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X47Y45         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.100     0.962 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.118    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X46Y46         RAMD32                                       r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.034     1.052    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X46Y46         RAMD32                                       r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
                         clock pessimism             -0.176     0.876    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.061    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.080%)  route 0.156ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns = ( 1.052 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.626ns = ( 0.862 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.773     0.862    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X47Y45         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.100     0.962 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.118    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRD4
    SLICE_X46Y46         RAMD32                                       r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.034     1.052    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/WCLK
    SLICE_X46Y46         RAMD32                                       r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism             -0.176     0.876    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.061    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y7  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y6  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y5  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y4  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         9.920       7.425      RAMB36_X1Y14        design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         9.920       7.425      RAMB36_X1Y14        design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         9.920       7.425      RAMB36_X1Y9         design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         9.920       7.425      RAMB36_X1Y9         design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         9.920       7.425      RAMB36_X2Y13        design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         9.920       7.425      RAMB36_X2Y13        design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2     design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y65        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y65        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y66        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y65        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y65        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  dnaclkdiv32

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      307.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dnaclkdiv32
Waveform(ns):       { 1.488 160.208 }
Period(ns):         317.440
Sources:            { design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     DNA_PORT/CLK  n/a            10.000        317.440     307.440    DNA_PORT_X0Y0  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         9.920       8.320      BUFGCTRL_X0Y2    design_1_i/frontpanel_1/inst/okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.111ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.683ns  (logic 0.246ns (36.014%)  route 0.437ns (63.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.437     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X47Y63         FDCE (Setup_fdce_C_D)       -0.126     9.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  9.111    

Slack (MET) :             9.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.668ns  (logic 0.282ns (42.227%)  route 0.386ns (57.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X50Y61         FDCE (Prop_fdce_C_Q)         0.282     0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.386     0.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X50Y60         FDCE (Setup_fdce_C_D)       -0.085     9.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.835    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  9.167    

Slack (MET) :             9.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.757ns  (logic 0.308ns (40.693%)  route 0.449ns (59.307%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X50Y61         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.449     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X50Y60         FDCE (Setup_fdce_C_D)        0.019     9.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  9.182    

Slack (MET) :             9.202ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.737ns  (logic 0.269ns (36.514%)  route 0.468ns (63.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.468     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X52Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X52Y61         FDCE (Setup_fdce_C_D)        0.019     9.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  9.202    

Slack (MET) :             9.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.590ns  (logic 0.246ns (41.729%)  route 0.344ns (58.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.344     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X45Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X45Y63         FDCE (Setup_fdce_C_D)       -0.122     9.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  9.208    

Slack (MET) :             9.272ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.630ns  (logic 0.269ns (42.731%)  route 0.361ns (57.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.361     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X45Y64         FDCE (Setup_fdce_C_D)       -0.018     9.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  9.272    

Slack (MET) :             9.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.611ns  (logic 0.269ns (44.056%)  route 0.342ns (55.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y64         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.342     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X45Y63         FDCE (Setup_fdce_C_D)       -0.018     9.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  9.291    

Slack (MET) :             9.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.641ns  (logic 0.269ns (41.948%)  route 0.372ns (58.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.372     0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X52Y61         FDCE (Setup_fdce_C_D)        0.018     9.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  9.297    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        5.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[0]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.636ns  (logic 1.636ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 0.977 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.959     0.977    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y129        FDRE (Prop_fdre_C_Q)         0.221     1.198 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regout0/Q
                         net (fo=1, routed)           0.000     1.198    design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/I
    B21                  OBUFT (Prop_obuft_I_O)       1.415     2.613 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.613    host_interface_okuhu[0]
    B21                                                               r  host_interface_okuhu[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[3]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.625ns  (logic 1.625ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.963     0.981    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y133        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y133        FDRE (Prop_fdre_C_Q)         0.221     1.202 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regout0/Q
                         net (fo=1, routed)           0.000     1.202    design_1_i/frontpanel_1/inst/okHI/iob_regs[3].iobf0/I
    A20                  OBUFT (Prop_obuft_I_O)       1.404     2.606 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.606    host_interface_okuhu[3]
    A20                                                               r  host_interface_okuhu[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.606    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[1]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.626ns  (logic 1.626ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 0.977 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.959     0.977    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y130        FDRE (Prop_fdre_C_Q)         0.221     1.198 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regout0/Q
                         net (fo=1, routed)           0.000     1.198    design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/I
    C21                  OBUFT (Prop_obuft_I_O)       1.405     2.603 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.603    host_interface_okuhu[1]
    C21                                                               r  host_interface_okuhu[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[4]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.616ns  (logic 1.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.963     0.981    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y134        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y134        FDRE (Prop_fdre_C_Q)         0.221     1.202 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regout0/Q
                         net (fo=1, routed)           0.000     1.202    design_1_i/frontpanel_1/inst/okHI/iob_regs[4].iobf0/I
    B20                  OBUFT (Prop_obuft_I_O)       1.395     2.597 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.597    host_interface_okuhu[4]
    B20                                                               r  host_interface_okuhu[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[12].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.603ns  (logic 1.603ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.502ns = ( 0.986 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.968     0.986    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y145        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[12].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y145        FDRE (Prop_fdre_C_Q)         0.221     1.207 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[12].regout0/Q
                         net (fo=1, routed)           0.000     1.207    design_1_i/frontpanel_1/inst/okHI/iob_regs[12].iobf0/I
    A22                  OBUFT (Prop_obuft_I_O)       1.382     2.589 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.589    host_interface_okuhu[12]
    A22                                                               r  host_interface_okuhu[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[5]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.605ns  (logic 1.605ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.963     0.981    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y135        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y135        FDRE (Prop_fdre_C_Q)         0.221     1.202 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regout0/Q
                         net (fo=1, routed)           0.000     1.202    design_1_i/frontpanel_1/inst/okHI/iob_regs[5].iobf0/I
    C22                  OBUFT (Prop_obuft_I_O)       1.384     2.587 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.587    host_interface_okuhu[5]
    C22                                                               r  host_interface_okuhu[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[14].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.597ns  (logic 1.597ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 0.987 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.969     0.987    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y147        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[14].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y147        FDRE (Prop_fdre_C_Q)         0.221     1.208 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[14].regout0/Q
                         net (fo=1, routed)           0.000     1.208    design_1_i/frontpanel_1/inst/okHI/iob_regs[14].iobf0/I
    A25                  OBUFT (Prop_obuft_I_O)       1.376     2.584 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.584    host_interface_okuhu[14]
    A25                                                               r  host_interface_okuhu[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[10].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.599ns  (logic 1.599ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.967     0.985    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y141        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[10].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y141        FDRE (Prop_fdre_C_Q)         0.221     1.206 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[10].regout0/Q
                         net (fo=1, routed)           0.000     1.206    design_1_i/frontpanel_1/inst/okHI/iob_regs[10].iobf0/I
    A24                  OBUFT (Prop_obuft_I_O)       1.378     2.584 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.584    host_interface_okuhu[10]
    A24                                                               r  host_interface_okuhu[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[29].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[29]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.598ns  (logic 1.598ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.967     0.985    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y143        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[29].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y143        FDRE (Prop_fdre_C_Q)         0.221     1.206 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[29].regout0/Q
                         net (fo=1, routed)           0.000     1.206    design_1_i/frontpanel_1/inst/okHI/iob_regs[29].iobf0/I
    B26                  OBUFT (Prop_obuft_I_O)       1.377     2.583 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[29].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.583    host_interface_okuhu[29]
    B26                                                               r  host_interface_okuhu[29] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[18]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.604ns  (logic 1.604ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.961     0.979    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y132        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y132        FDRE (Prop_fdre_C_Q)         0.221     1.200 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regout0/Q
                         net (fo=1, routed)           0.000     1.200    design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/I
    E21                  OBUFT (Prop_obuft_I_O)       1.383     2.583 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.583    host_interface_okuhu[18]
    E21                                                               r  host_interface_okuhu[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  5.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[17]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.629ns = ( -0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.748    -0.141    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y125        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y125        FDRE (Prop_fdre_C_Q)         0.421     0.280 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regvalid/Q
                         net (fo=1, routed)           0.000     0.280    design_1_i/frontpanel_1/inst/okHI/iob_regs[17].iobf0/T
    E23                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.090 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.090    host_interface_okuhu[17]
    E23                                                               r  host_interface_okuhu[17] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[20]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.750    -0.139    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y128        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y128        FDRE (Prop_fdre_C_Q)         0.421     0.282 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regvalid/Q
                         net (fo=1, routed)           0.000     0.282    design_1_i/frontpanel_1/inst/okHI/iob_regs[20].iobf0/T
    D23                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.092 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.092    host_interface_okuhu[20]
    D23                                                               r  host_interface_okuhu[20] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[23].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[23]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.750    -0.139    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y127        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[23].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y127        FDRE (Prop_fdre_C_Q)         0.421     0.282 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[23].regvalid/Q
                         net (fo=1, routed)           0.000     0.282    design_1_i/frontpanel_1/inst/okHI/iob_regs[23].iobf0/T
    D24                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.092 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[23].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.092    host_interface_okuhu[23]
    D24                                                               r  host_interface_okuhu[23] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[26]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.750    -0.139    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y121        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        FDRE (Prop_fdre_C_Q)         0.421     0.282 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regvalid/Q
                         net (fo=1, routed)           0.000     0.282    design_1_i/frontpanel_1/inst/okHI/iob_regs[26].iobf0/T
    F24                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.092 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.092    host_interface_okuhu[26]
    F24                                                               r  host_interface_okuhu[26] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[0]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.751    -0.138    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y129        FDRE (Prop_fdre_C_Q)         0.421     0.283 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regvalid/Q
                         net (fo=1, routed)           0.000     0.283    design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/T
    B21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.093 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.093    host_interface_okuhu[0]
    B21                                                               r  host_interface_okuhu[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[1]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.751    -0.138    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y130        FDRE (Prop_fdre_C_Q)         0.421     0.283 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regvalid/Q
                         net (fo=1, routed)           0.000     0.283    design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/T
    C21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.093 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.093    host_interface_okuhu[1]
    C21                                                               r  host_interface_okuhu[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[27]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.751    -0.138    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y119        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        FDRE (Prop_fdre_C_Q)         0.421     0.283 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regvalid/Q
                         net (fo=1, routed)           0.000     0.283    design_1_i/frontpanel_1/inst/okHI/iob_regs[27].iobf0/T
    D25                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.093 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.093    host_interface_okuhu[27]
    D25                                                               r  host_interface_okuhu[27] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[18]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.754    -0.135    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y132        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y132        FDRE (Prop_fdre_C_Q)         0.421     0.286 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regvalid/Q
                         net (fo=1, routed)           0.000     0.286    design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/T
    E21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.096 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.096    host_interface_okuhu[18]
    E21                                                               r  host_interface_okuhu[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[2]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.754    -0.135    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y131        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y131        FDRE (Prop_fdre_C_Q)         0.421     0.286 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regvalid/Q
                         net (fo=1, routed)           0.000     0.286    design_1_i/frontpanel_1/inst/okHI/iob_regs[2].iobf0/T
    E22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.096 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.096    host_interface_okuhu[2]
    E22                                                               r  host_interface_okuhu[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[31].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[31]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.621ns = ( -0.133 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.756    -0.133    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y115        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[31].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        FDRE (Prop_fdre_C_Q)         0.421     0.288 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[31].regvalid/Q
                         net (fo=1, routed)           0.000     0.288    design_1_i/frontpanel_1/inst/okHI/iob_regs[31].iobf0/T
    E26                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.098 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[31].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.098    host_interface_okuhu[31]
    E26                                                               r  host_interface_okuhu[31] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack      999.148ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.148ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.734ns  (logic 0.282ns (38.427%)  route 0.452ns (61.573%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.452     0.734    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X11Y78         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)       -0.118   999.882    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.882    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                999.148    

Slack (MET) :             999.174ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.744ns  (logic 0.282ns (37.887%)  route 0.462ns (62.113%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.462     0.744    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X12Y72         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y72         FDRE (Setup_fdre_C_D)       -0.082   999.918    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.918    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                999.174    

Slack (MET) :             999.277ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.642ns  (logic 0.282ns (43.929%)  route 0.360ns (56.071%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.360     0.642    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y71         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y71         FDRE (Setup_fdre_C_D)       -0.081   999.919    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.919    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                999.277    

Slack (MET) :             999.298ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.685ns  (logic 0.308ns (44.995%)  route 0.377ns (55.005%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.377     0.685    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X13Y71         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)       -0.018   999.982    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.982    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                999.298    

Slack (MET) :             999.299ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.682ns  (logic 0.308ns (45.193%)  route 0.374ns (54.807%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.374     0.682    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X11Y78         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)       -0.019   999.981    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.981    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                999.299    

Slack (MET) :             999.363ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.515ns  (logic 0.282ns (54.758%)  route 0.233ns (45.242%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.233     0.515    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X11Y78         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)       -0.122   999.878    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.878    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                999.363    

Slack (MET) :             999.365ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.653ns  (logic 0.308ns (47.134%)  route 0.345ns (52.866%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.345     0.653    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X12Y77         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.018  1000.018    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                       1000.018    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                999.365    

Slack (MET) :             999.368ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.651ns  (logic 0.269ns (41.352%)  route 0.382ns (58.648%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.382     0.651    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X12Y77         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.019  1000.019    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                       1000.019    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                999.368    

Slack (MET) :             999.373ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.545ns  (logic 0.282ns (51.763%)  route 0.263ns (48.237%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.263     0.545    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X12Y75         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y75         FDRE (Setup_fdre_C_D)       -0.082   999.918    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.918    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                999.373    

Slack (MET) :             999.392ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.522ns  (logic 0.282ns (54.024%)  route 0.240ns (45.976%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.240     0.522    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y72         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y72         FDRE (Setup_fdre_C_D)       -0.086   999.914    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.914    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                999.392    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       32.176ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.706ns  (logic 0.246ns (34.828%)  route 0.460ns (65.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.460     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y64         FDCE (Setup_fdce_C_D)       -0.118    32.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.882    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                 32.176    

Slack (MET) :             32.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.777ns  (logic 0.308ns (39.654%)  route 0.469ns (60.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.469     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X50Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y61         FDCE (Setup_fdce_C_D)        0.018    33.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.018    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 32.241    

Slack (MET) :             32.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.739ns  (logic 0.269ns (36.397%)  route 0.470ns (63.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.470     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y63         FDCE (Setup_fdce_C_D)        0.019    33.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 32.280    

Slack (MET) :             32.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.620ns  (logic 0.282ns (45.512%)  route 0.338ns (54.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.282     0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.338     0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y61         FDCE (Setup_fdce_C_D)       -0.083    32.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.917    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 32.297    

Slack (MET) :             32.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.676ns  (logic 0.308ns (45.561%)  route 0.368ns (54.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.368     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y61         FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 32.306    

Slack (MET) :             32.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.693ns  (logic 0.308ns (44.475%)  route 0.385ns (55.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.385     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y61         FDCE (Setup_fdce_C_D)        0.020    33.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.020    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 32.327    

Slack (MET) :             32.353ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.628ns  (logic 0.269ns (42.802%)  route 0.359ns (57.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.359     0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y64         FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.981    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                 32.353    

Slack (MET) :             32.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.651ns  (logic 0.269ns (41.298%)  route 0.382ns (58.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.382     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y63         FDCE (Setup_fdce_C_D)        0.018    33.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.018    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                 32.367    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 host_interface_okuhu[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.953ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    B21                                               0.000     8.000 r  host_interface_okuhu[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/IO
    B21                  IBUF (Prop_ibuf_I_O)         0.953     8.953 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.953    design_1_i/frontpanel_1/inst/okHI/iobf0_o_0
    ILOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.751     9.782    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.782    
                         clock uncertainty           -0.171     9.611    
    ILOGIC_X0Y129        FDRE (Setup_fdre_C_D)       -0.010     9.601    design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 host_interface_okuhu[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.943ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    C21                                               0.000     8.000 r  host_interface_okuhu[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/IO
    C21                  IBUF (Prop_ibuf_I_O)         0.943     8.943 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.943    design_1_i/frontpanel_1/inst/okHI/iobf0_o_1
    ILOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.751     9.782    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.782    
                         clock uncertainty           -0.171     9.611    
    ILOGIC_X0Y130        FDRE (Setup_fdre_C_D)       -0.010     9.601    design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 host_interface_okuhu[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.942ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( -0.133 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    A20                                               0.000     8.000 r  host_interface_okuhu[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[3].iobf0/IO
    A20                  IBUF (Prop_ibuf_I_O)         0.942     8.942 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.942    design_1_i/frontpanel_1/inst/okHI/iobf0_o_3
    ILOGIC_X0Y133        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.756     9.787    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y133        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.787    
                         clock uncertainty           -0.171     9.616    
    ILOGIC_X0Y133        FDRE (Setup_fdre_C_D)       -0.010     9.606    design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 host_interface_okuhu[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.933ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( -0.133 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    B20                                               0.000     8.000 r  host_interface_okuhu[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[4].iobf0/IO
    B20                  IBUF (Prop_ibuf_I_O)         0.933     8.933 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.933    design_1_i/frontpanel_1/inst/okHI/iobf0_o_4
    ILOGIC_X0Y134        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.756     9.787    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y134        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.787    
                         clock uncertainty           -0.171     9.616    
    ILOGIC_X0Y134        FDRE (Setup_fdre_C_D)       -0.010     9.606    design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 host_interface_okuhu[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.919ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( -0.141 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    E23                                               0.000     8.000 r  host_interface_okuhu[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[17].iobf0/IO
    E23                  IBUF (Prop_ibuf_I_O)         0.919     8.919 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.919    design_1_i/frontpanel_1/inst/okHI/iobf0_o_17
    ILOGIC_X0Y125        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.748     9.779    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y125        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.779    
                         clock uncertainty           -0.171     9.608    
    ILOGIC_X0Y125        FDRE (Setup_fdre_C_D)       -0.010     9.598    design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 host_interface_okuhu[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    E21                                               0.000     8.000 r  host_interface_okuhu[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/IO
    E21                  IBUF (Prop_ibuf_I_O)         0.921     8.921 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.921    design_1_i/frontpanel_1/inst/okHI/iobf0_o_18
    ILOGIC_X0Y132        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.754     9.785    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y132        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.785    
                         clock uncertainty           -0.171     9.614    
    ILOGIC_X0Y132        FDRE (Setup_fdre_C_D)       -0.010     9.604    design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 host_interface_okuhu[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    E22                                               0.000     8.000 r  host_interface_okuhu[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[2].iobf0/IO
    E22                  IBUF (Prop_ibuf_I_O)         0.921     8.921 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.921    design_1_i/frontpanel_1/inst/okHI/iobf0_o_2
    ILOGIC_X0Y131        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.754     9.785    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y131        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.785    
                         clock uncertainty           -0.171     9.614    
    ILOGIC_X0Y131        FDRE (Setup_fdre_C_D)       -0.010     9.604    design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 host_interface_okuhu[5]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.922ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( -0.132 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    C22                                               0.000     8.000 r  host_interface_okuhu[5] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[5].iobf0/IO
    C22                  IBUF (Prop_ibuf_I_O)         0.922     8.922 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.922    design_1_i/frontpanel_1/inst/okHI/iobf0_o_5
    ILOGIC_X0Y135        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.757     9.788    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y135        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regin0/C
                         clock pessimism              0.000     9.788    
                         clock uncertainty           -0.171     9.617    
    ILOGIC_X0Y135        FDRE (Setup_fdre_C_D)       -0.010     9.607    design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regin0
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 host_interface_okuhu[20]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.912ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D23                                               0.000     8.000 r  host_interface_okuhu[20] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[20].iobf0/IO
    D23                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.912    design_1_i/frontpanel_1/inst/okHI/iobf0_o_20
    ILOGIC_X0Y128        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.750     9.781    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y128        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regin0/C
                         clock pessimism              0.000     9.781    
                         clock uncertainty           -0.171     9.610    
    ILOGIC_X0Y128        FDRE (Setup_fdre_C_D)       -0.010     9.600    design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regin0
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 host_interface_okuhu[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.913ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D25                                               0.000     8.000 r  host_interface_okuhu[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[27].iobf0/IO
    D25                  IBUF (Prop_ibuf_I_O)         0.913     8.913 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.913    design_1_i/frontpanel_1/inst/okHI/iobf0_o_27
    ILOGIC_X0Y119        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.751     9.782    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y119        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.782    
                         clock uncertainty           -0.171     9.611    
    ILOGIC_X0Y119        FDRE (Setup_fdre_C_D)       -0.010     9.601    design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  0.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 host_interface_okuhu[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.115ns  (logic 0.115ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns = ( 0.987 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    K23                                               0.000    11.920 r  host_interface_okuhu[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[24].iobf0/IO
    K23                  IBUF (Prop_ibuf_I_O)         0.115    12.035 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.035    design_1_i/frontpanel_1/inst/okHI/iobf0_o_24
    ILOGIC_X0Y102        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.969    10.907    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y102        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.907    
                         clock uncertainty            0.171    11.078    
    ILOGIC_X0Y102        FDRE (Hold_fdre_C_D)         0.073    11.151    design_1_i/frontpanel_1/inst/okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -11.151    
                         arrival time                          12.035    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 host_interface_okuhu[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.117ns  (logic 0.117ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.986 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    K22                                               0.000    11.920 r  host_interface_okuhu[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[22].iobf0/IO
    K22                  IBUF (Prop_ibuf_I_O)         0.117    12.037 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.037    design_1_i/frontpanel_1/inst/okHI/iobf0_o_22
    ILOGIC_X0Y103        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.968    10.906    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y103        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.906    
                         clock uncertainty            0.171    11.077    
    ILOGIC_X0Y103        FDRE (Hold_fdre_C_D)         0.073    11.150    design_1_i/frontpanel_1/inst/okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -11.150    
                         arrival time                          12.037    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 host_interface_okuhu[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.128ns  (logic 0.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    J21                                               0.000    11.920 r  host_interface_okuhu[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[21].iobf0/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.128    12.048 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/frontpanel_1/inst/okHI/iobf0_o_21
    ILOGIC_X0Y108        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.967    10.905    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y108        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.905    
                         clock uncertainty            0.171    11.076    
    ILOGIC_X0Y108        FDRE (Hold_fdre_C_D)         0.073    11.149    design_1_i/frontpanel_1/inst/okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -11.149    
                         arrival time                          12.048    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 host_interface_okuhu[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.128ns  (logic 0.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    J24                                               0.000    11.920 r  host_interface_okuhu[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[28].iobf0/IO
    J24                  IBUF (Prop_ibuf_I_O)         0.128    12.048 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/frontpanel_1/inst/okHI/iobf0_o_28
    ILOGIC_X0Y106        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.967    10.905    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y106        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.905    
                         clock uncertainty            0.171    11.076    
    ILOGIC_X0Y106        FDRE (Hold_fdre_C_D)         0.073    11.149    design_1_i/frontpanel_1/inst/okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -11.149    
                         arrival time                          12.048    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 host_interface_okuhu[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.128ns  (logic 0.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    H24                                               0.000    11.920 r  host_interface_okuhu[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[25].iobf0/IO
    H24                  IBUF (Prop_ibuf_I_O)         0.128    12.048 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/frontpanel_1/inst/okHI/iobf0_o_25
    ILOGIC_X0Y109        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.966    10.904    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y109        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.904    
                         clock uncertainty            0.171    11.075    
    ILOGIC_X0Y109        FDRE (Hold_fdre_C_D)         0.073    11.148    design_1_i/frontpanel_1/inst/okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -11.148    
                         arrival time                          12.048    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 host_interface_okuhu[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    H22                                               0.000    11.920 r  host_interface_okuhu[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[19].iobf0/IO
    H22                  IBUF (Prop_ibuf_I_O)         0.130    12.050 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.050    design_1_i/frontpanel_1/inst/okHI/iobf0_o_19
    ILOGIC_X0Y107        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.967    10.905    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y107        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.905    
                         clock uncertainty            0.171    11.076    
    ILOGIC_X0Y107        FDRE (Hold_fdre_C_D)         0.073    11.149    design_1_i/frontpanel_1/inst/okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -11.149    
                         arrival time                          12.050    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 host_interface_okuhu[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.134ns  (logic 0.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    G21                                               0.000    11.920 r  host_interface_okuhu[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[16].iobf0/IO
    G21                  IBUF (Prop_ibuf_I_O)         0.134    12.054 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.054    design_1_i/frontpanel_1/inst/okHI/iobf0_o_16
    ILOGIC_X0Y111        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.966    10.904    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y111        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.904    
                         clock uncertainty            0.171    11.075    
    ILOGIC_X0Y111        FDRE (Hold_fdre_C_D)         0.073    11.148    design_1_i/frontpanel_1/inst/okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -11.148    
                         arrival time                          12.054    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 host_interface_okuhu[30]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[30].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.147ns  (logic 0.147ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    H26                                               0.000    11.920 r  host_interface_okuhu[30] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[30].iobf0/IO
    H26                  IBUF (Prop_ibuf_I_O)         0.147    12.067 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[30].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.067    design_1_i/frontpanel_1/inst/okHI/iobf0_o_30
    ILOGIC_X0Y113        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[30].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.963    10.901    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y113        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[30].regin0/C
                         clock pessimism              0.000    10.901    
                         clock uncertainty            0.171    11.072    
    ILOGIC_X0Y113        FDRE (Hold_fdre_C_D)         0.073    11.145    design_1_i/frontpanel_1/inst/okHI/iob_regs[30].regin0
  -------------------------------------------------------------------
                         required time                        -11.145    
                         arrival time                          12.067    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 host_interface_okuhu[26]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.149ns  (logic 0.149ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns = ( 0.976 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    F24                                               0.000    11.920 r  host_interface_okuhu[26] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[26].iobf0/IO
    F24                  IBUF (Prop_ibuf_I_O)         0.149    12.069 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.069    design_1_i/frontpanel_1/inst/okHI/iobf0_o_26
    ILOGIC_X0Y121        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.958    10.896    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y121        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regin0/C
                         clock pessimism              0.000    10.896    
                         clock uncertainty            0.171    11.067    
    ILOGIC_X0Y121        FDRE (Hold_fdre_C_D)         0.073    11.140    design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regin0
  -------------------------------------------------------------------
                         required time                        -11.140    
                         arrival time                          12.069    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 host_interface_okuhu[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.162ns  (logic 0.162ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    D26                                               0.000    11.920 r  host_interface_okuhu[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[9].iobf0/IO
    D26                  IBUF (Prop_ibuf_I_O)         0.162    12.082 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.082    design_1_i/frontpanel_1/inst/okHI/iobf0_o_9
    ILOGIC_X0Y140        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.966    10.904    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y140        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.904    
                         clock uncertainty            0.171    11.075    
    ILOGIC_X0Y140        FDRE (Hold_fdre_C_D)         0.073    11.148    design_1_i/frontpanel_1/inst/okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -11.148    
                         arrival time                          12.082    
  -------------------------------------------------------------------
                         slack                                  0.934    





---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        2.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        6.515ns  (logic 3.214ns (49.330%)  route 3.301ns (50.670%))
  Logic Levels:           0  
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 9.841 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.150ns = ( 0.338 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.723    -0.853    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.269    -0.584 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.922     0.338    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.552 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           3.301     6.853    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X40Y54         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.810     9.841    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y54         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism             -0.687     9.154    
                         clock uncertainty           -0.073     9.081    
    SLICE_X40Y54         FDCE (Setup_fdce_C_D)       -0.018     9.063    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  2.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.637ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        3.430ns  (logic 1.862ns (54.282%)  route 1.568ns (45.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.194ns = ( 1.294 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.669     0.758    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.100     0.858 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.436     1.294    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     3.156 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.568     4.724    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X40Y54         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.966     0.984    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y54         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.071     1.055    
    SLICE_X40Y54         FDCE (Hold_fdce_C_D)         0.032     1.087    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  3.637    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  dnaclkdiv32

Setup :            0  Failing Endpoints,  Worst Slack        3.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        2.332ns  (logic 0.269ns (11.534%)  route 2.063ns (88.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 318.168 - 318.928 ) 
    Source Clock Delay      (SCD):    -2.341ns = ( 306.667 - 309.008 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    F22                                               0.000   309.008 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   309.008    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922   309.930 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230   311.160    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439   302.721 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103   304.824    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   304.944 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.723   306.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X43Y139        FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y139        FDCE (Prop_fdce_C_Q)         0.269   306.936 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           2.063   308.999    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    F22                                               0.000   318.928 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   318.928    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845   319.773 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149   320.922    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488   313.434 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004   315.438    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   315.551 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.612   317.163    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.216   317.379 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.789   318.168    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism             -0.687   317.481    
                         clock uncertainty           -0.073   317.408    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -5.356   312.052    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        312.052    
                         arrival time                        -308.999    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        2.011ns  (logic 0.246ns (12.232%)  route 1.765ns (87.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 318.168 - 318.928 ) 
    Source Clock Delay      (SCD):    -2.341ns = ( 306.667 - 309.008 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    F22                                               0.000   309.008 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   309.008    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922   309.930 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230   311.160    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439   302.721 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103   304.824    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   304.944 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.723   306.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X44Y139        FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDCE (Prop_fdce_C_Q)         0.246   306.913 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.765   308.678    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    F22                                               0.000   318.928 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   318.928    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845   319.773 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149   320.922    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488   313.434 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004   315.438    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   315.551 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.612   317.163    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.216   317.379 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.789   318.168    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism             -0.687   317.481    
                         clock uncertainty           -0.073   317.408    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_SHIFT)
                                                     -5.461   311.947    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        311.947    
                         arrival time                        -308.678    
  -------------------------------------------------------------------
                         slack                                  3.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.942ns  (logic 0.091ns (9.660%)  route 0.851ns (90.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 1.537 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.730ns = ( 0.758 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.669     0.758    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X44Y139        FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDCE (Prop_fdce_C_Q)         0.091     0.849 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.851     1.700    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.890     0.908    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.124     1.032 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.505     1.537    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.071     1.608    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_SHIFT)
                                                     -0.038     1.570    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.006ns  (logic 0.100ns (9.937%)  route 0.906ns (90.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.049ns = ( 1.537 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.730ns = ( 0.758 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.669     0.758    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X43Y139        FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y139        FDCE (Prop_fdce_C_Q)         0.100     0.858 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.906     1.765    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.890     0.908    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.124     1.032 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.505     1.537    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.071     1.608    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_READ)
                                                      0.000     1.608    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.428ns (7.964%)  route 4.947ns (92.036%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 38.132 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.053     7.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.798    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.053    10.445 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.655    11.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X50Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722    38.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X50Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.590    38.722    
                         clock uncertainty           -0.035    38.686    
    SLICE_X50Y75         FDCE (Recov_fdce_C_CLR)     -0.192    38.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 27.394    

Slack (MET) :             27.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.428ns (7.964%)  route 4.947ns (92.036%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 38.132 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.053     7.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.798    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.053    10.445 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.655    11.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X50Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722    38.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X50Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.590    38.722    
                         clock uncertainty           -0.035    38.686    
    SLICE_X50Y75         FDCE (Recov_fdce_C_CLR)     -0.192    38.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 27.394    

Slack (MET) :             27.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.428ns (7.964%)  route 4.947ns (92.036%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 38.132 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.053     7.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.798    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.053    10.445 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.655    11.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X50Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722    38.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X50Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.590    38.722    
                         clock uncertainty           -0.035    38.686    
    SLICE_X50Y75         FDCE (Recov_fdce_C_CLR)     -0.192    38.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 27.394    

Slack (MET) :             27.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.428ns (7.964%)  route 4.947ns (92.036%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 38.132 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.053     7.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.798    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.053    10.445 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.655    11.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X50Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722    38.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X50Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.590    38.722    
                         clock uncertainty           -0.035    38.686    
    SLICE_X50Y75         FDCE (Recov_fdce_C_CLR)     -0.192    38.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 27.394    

Slack (MET) :             27.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.428ns (8.179%)  route 4.805ns (91.821%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 38.134 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.053     7.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.798    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.053    10.445 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513    10.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724    38.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.590    38.724    
                         clock uncertainty           -0.035    38.688    
    SLICE_X51Y73         FDCE (Recov_fdce_C_CLR)     -0.255    38.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 27.475    

Slack (MET) :             27.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.428ns (8.179%)  route 4.805ns (91.821%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 38.134 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.053     7.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.798    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.053    10.445 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513    10.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724    38.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.590    38.724    
                         clock uncertainty           -0.035    38.688    
    SLICE_X51Y73         FDCE (Recov_fdce_C_CLR)     -0.255    38.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 27.475    

Slack (MET) :             27.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.428ns (8.179%)  route 4.805ns (91.821%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 38.134 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.053     7.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.798    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.053    10.445 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513    10.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724    38.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.590    38.724    
                         clock uncertainty           -0.035    38.688    
    SLICE_X51Y73         FDCE (Recov_fdce_C_CLR)     -0.255    38.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 27.475    

Slack (MET) :             27.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.428ns (8.179%)  route 4.805ns (91.821%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 38.134 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.053     7.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.798    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.053    10.445 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.513    10.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X51Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.724    38.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.590    38.724    
                         clock uncertainty           -0.035    38.688    
    SLICE_X51Y73         FDCE (Recov_fdce_C_CLR)     -0.255    38.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 27.475    

Slack (MET) :             27.622ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.428ns (8.314%)  route 4.720ns (91.686%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 38.133 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.053     7.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.798    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.053    10.445 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.429    10.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.723    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.590    38.723    
                         clock uncertainty           -0.035    38.687    
    SLICE_X52Y75         FDCE (Recov_fdce_C_CLR)     -0.192    38.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 27.622    

Slack (MET) :             27.622ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.428ns (8.314%)  route 4.720ns (91.686%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 38.133 - 33.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.738     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDRE (Prop_fdre_C_Q)         0.269     5.995 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y146        LUT6 (Prop_lut6_I3_O)        0.053     6.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.892     7.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.053     7.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.798    10.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.053    10.445 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.429    10.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.723    38.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.590    38.723    
                         clock uncertainty           -0.035    38.687    
    SLICE_X52Y75         FDCE (Recov_fdce_C_CLR)     -0.192    38.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 27.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.103%)  route 0.108ns (51.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.100     2.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.928     3.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.527     2.586    
    SLICE_X53Y60         FDCE (Remov_fdce_C_CLR)     -0.069     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.103%)  route 0.108ns (51.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.100     2.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.928     3.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.527     2.586    
    SLICE_X53Y60         FDCE (Remov_fdce_C_CLR)     -0.069     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.103%)  route 0.108ns (51.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.100     2.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.928     3.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.527     2.586    
    SLICE_X53Y60         FDCE (Remov_fdce_C_CLR)     -0.069     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.195%)  route 0.107ns (51.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.717     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.526     2.616    
    SLICE_X47Y63         FDCE (Remov_fdce_C_CLR)     -0.069     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.195%)  route 0.107ns (51.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.717     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X47Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.526     2.616    
    SLICE_X47Y63         FDCE (Remov_fdce_C_CLR)     -0.069     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.195%)  route 0.107ns (51.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.717     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.526     2.616    
    SLICE_X47Y63         FDCE (Remov_fdce_C_CLR)     -0.069     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.195%)  route 0.107ns (51.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.717     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.526     2.616    
    SLICE_X47Y63         FDCE (Remov_fdce_C_CLR)     -0.069     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.195%)  route 0.107ns (51.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.717     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.526     2.616    
    SLICE_X47Y63         FDCE (Remov_fdce_C_CLR)     -0.069     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.195%)  route 0.107ns (51.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.717     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.526     2.616    
    SLICE_X47Y63         FDCE (Remov_fdce_C_CLR)     -0.069     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.195%)  route 0.107ns (51.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.717     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X47Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X47Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.526     2.616    
    SLICE_X47Y63         FDCE (Remov_fdce_C_CLR)     -0.069     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.263    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.488ns  (logic 0.334ns (13.424%)  route 2.154ns (86.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.919    -0.657    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y54         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.269    -0.388 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.677     0.289    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.065     0.354 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.478     1.831    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y52         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y52         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism             -0.601     9.239    
                         clock uncertainty           -0.073     9.166    
    SLICE_X42Y52         FDPE (Recov_fdpe_C_PRE)     -0.345     8.821    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.488ns  (logic 0.334ns (13.424%)  route 2.154ns (86.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.919    -0.657    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y54         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.269    -0.388 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.677     0.289    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.065     0.354 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.478     1.831    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y52         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y52         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism             -0.601     9.239    
                         clock uncertainty           -0.073     9.166    
    SLICE_X42Y52         FDPE (Recov_fdpe_C_PRE)     -0.345     8.821    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.488ns  (logic 0.334ns (13.424%)  route 2.154ns (86.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.919    -0.657    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y54         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.269    -0.388 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.677     0.289    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.065     0.354 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.478     1.831    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y52         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y52         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism             -0.601     9.239    
                         clock uncertainty           -0.073     9.166    
    SLICE_X42Y52         FDPE (Recov_fdpe_C_PRE)     -0.345     8.821    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.488ns  (logic 0.334ns (13.424%)  route 2.154ns (86.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.919    -0.657    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y54         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.269    -0.388 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.677     0.289    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.065     0.354 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.478     1.831    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y52         FDCE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y52         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/C
                         clock pessimism             -0.601     9.239    
                         clock uncertainty           -0.073     9.166    
    SLICE_X42Y52         FDCE (Recov_fdce_C_CLR)     -0.345     8.821    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.488ns  (logic 0.334ns (13.424%)  route 2.154ns (86.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.919    -0.657    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y54         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.269    -0.388 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.677     0.289    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.065     0.354 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.478     1.831    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y52         FDCE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y52         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism             -0.601     9.239    
                         clock uncertainty           -0.073     9.166    
    SLICE_X42Y52         FDCE (Recov_fdce_C_CLR)     -0.309     8.857    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.488ns  (logic 0.334ns (13.424%)  route 2.154ns (86.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 9.840 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.919    -0.657    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y54         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.269    -0.388 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.677     0.289    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.065     0.354 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.478     1.831    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y52         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.809     9.840    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y52         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism             -0.601     9.239    
                         clock uncertainty           -0.073     9.166    
    SLICE_X42Y52         FDPE (Recov_fdpe_C_PRE)     -0.309     8.857    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.370ns  (logic 0.334ns (14.094%)  route 2.036ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.842 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.919    -0.657    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y54         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.269    -0.388 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.677     0.289    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.065     0.354 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.359     1.713    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X38Y50         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.811     9.842    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X38Y50         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism             -0.601     9.241    
                         clock uncertainty           -0.073     9.168    
    SLICE_X38Y50         FDPE (Recov_fdpe_C_PRE)     -0.345     8.823    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.370ns  (logic 0.334ns (14.094%)  route 2.036ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.842 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.919    -0.657    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y54         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.269    -0.388 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.677     0.289    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.065     0.354 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.359     1.713    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X38Y50         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.811     9.842    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X38Y50         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/C
                         clock pessimism             -0.601     9.241    
                         clock uncertainty           -0.073     9.168    
    SLICE_X38Y50         FDPE (Recov_fdpe_C_PRE)     -0.345     8.823    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.370ns  (logic 0.334ns (14.094%)  route 2.036ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.842 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.919    -0.657    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y54         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.269    -0.388 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.677     0.289    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.065     0.354 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.359     1.713    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X38Y50         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.811     9.842    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X38Y50         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism             -0.601     9.241    
                         clock uncertainty           -0.073     9.168    
    SLICE_X38Y50         FDPE (Recov_fdpe_C_PRE)     -0.345     8.823    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.370ns  (logic 0.334ns (14.094%)  route 2.036ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 9.842 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.919    -0.657    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y54         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.269    -0.388 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.677     0.289    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.065     0.354 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.359     1.713    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X38Y50         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        1.811     9.842    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X38Y50         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/C
                         clock pessimism             -0.601     9.241    
                         clock uncertainty           -0.073     9.168    
    SLICE_X38Y50         FDPE (Recov_fdpe_C_PRE)     -0.345     8.823    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                  7.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.218%)  route 0.143ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 0.841 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 0.711 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.622     0.711    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y199       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y199       FDRE (Prop_fdre_C_Q)         0.118     0.829 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.143     0.972    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X177Y195       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.823     0.841    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X177Y195       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.097     0.744    
    SLICE_X177Y195       FDCE (Remov_fdce_C_CLR)     -0.069     0.675    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.440%)  route 0.160ns (61.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 0.941 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 0.772 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.683     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.100     0.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.160     1.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X50Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.923     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X50Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.158     0.783    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.050     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.815%)  route 0.158ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 0.943 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.684     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDPE (Prop_fdpe_C_Q)         0.118     0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X51Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.925     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.137     0.806    
    SLICE_X51Y64         FDCE (Remov_fdce_C_CLR)     -0.069     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.815%)  route 0.158ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 0.943 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.684     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDPE (Prop_fdpe_C_Q)         0.118     0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X51Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.925     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.137     0.806    
    SLICE_X51Y64         FDCE (Remov_fdce_C_CLR)     -0.069     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.815%)  route 0.158ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 0.943 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.684     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDPE (Prop_fdpe_C_Q)         0.118     0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X51Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.925     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.137     0.806    
    SLICE_X51Y64         FDCE (Remov_fdce_C_CLR)     -0.069     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.815%)  route 0.158ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 0.943 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.684     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDPE (Prop_fdpe_C_Q)         0.118     0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X51Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.925     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.137     0.806    
    SLICE_X51Y64         FDCE (Remov_fdce_C_CLR)     -0.069     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.815%)  route 0.158ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 0.943 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.684     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDPE (Prop_fdpe_C_Q)         0.118     0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X51Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.925     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.137     0.806    
    SLICE_X51Y64         FDCE (Remov_fdce_C_CLR)     -0.069     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.815%)  route 0.158ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 0.943 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.684     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDPE (Prop_fdpe_C_Q)         0.118     0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X51Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.925     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.137     0.806    
    SLICE_X51Y64         FDCE (Remov_fdce_C_CLR)     -0.069     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.815%)  route 0.158ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 0.943 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.684     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDPE (Prop_fdpe_C_Q)         0.118     0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.158     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X51Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.925     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.137     0.806    
    SLICE_X51Y64         FDPE (Remov_fdpe_C_PRE)     -0.072     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.471%)  route 0.182ns (64.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 0.833 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.792ns = ( 0.696 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.607     0.696    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X173Y203       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y203       FDRE (Prop_fdre_C_Q)         0.100     0.796 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.182     0.978    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X172Y202       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5375, routed)        0.815     0.833    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X172Y202       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.122     0.711    
    SLICE_X172Y202       FDCE (Remov_fdce_C_CLR)     -0.050     0.661    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  mmcm0_clk0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.129ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.129ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.705ns  (logic 0.246ns (34.915%)  route 0.459ns (65.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75                                       0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.459     0.705    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X6Y75          FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X6Y75          FDRE (Setup_fdre_C_D)       -0.086     9.834    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  9.129    

Slack (MET) :             9.185ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.753ns  (logic 0.269ns (35.742%)  route 0.484ns (64.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70                                       0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.484     0.753    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X8Y70          FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)        0.018     9.938    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  9.185    

Slack (MET) :             9.213ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.623ns  (logic 0.246ns (39.504%)  route 0.377ns (60.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70                                       0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.377     0.623    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X6Y70          FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)       -0.084     9.836    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  9.213    

Slack (MET) :             9.256ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.646ns  (logic 0.269ns (41.672%)  route 0.377ns (58.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.377     0.646    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X11Y71         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)       -0.018     9.902    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  9.256    

Slack (MET) :             9.287ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.653ns  (logic 0.269ns (41.225%)  route 0.384ns (58.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70                                       0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.384     0.653    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X8Y70          FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)        0.020     9.940    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  9.287    

Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.637ns  (logic 0.269ns (42.232%)  route 0.368ns (57.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70                                       0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.368     0.637    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X6Y70          FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)        0.019     9.939    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.526ns  (logic 0.246ns (46.811%)  route 0.280ns (53.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70                                       0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.280     0.526    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X8Y70          FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)       -0.081     9.839    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.315ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.522ns  (logic 0.246ns (47.089%)  route 0.276ns (52.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70                                       0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.276     0.522    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X6Y70          FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)       -0.083     9.837    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  9.315    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.475ns  (logic 0.246ns (51.736%)  route 0.229ns (48.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.229     0.475    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X11Y71         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)       -0.124     9.796    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.352ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.482ns  (logic 0.246ns (50.986%)  route 0.236ns (49.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70                                       0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.236     0.482    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X8Y69          FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X8Y69          FDRE (Setup_fdre_C_D)       -0.086     9.834    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  9.352    





