[View]
Entity=testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
Architecture=
TopLevelType=2
[file:.\src\fx2lp_slaveFIFO2b_loopback_fpga_top.vhd]
Enabled=1
Compile Check=0
Data_1=
Data_2=
[file:.\src\Basic_Components.vhd]
Enabled=1
[file:.\src\AN_FIFO_512x16.vhd]
Enabled=1
[file:.\src\FPGA_CLK.vhd]
Enabled=1
[file:.\src\TestBench\an_fifo_512x16_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\an_fifo_512x16_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\fx2lp_slavefifo2b_loopback_fpga_top_TB_runtest.do]
Enabled=1
