Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/parallels/Downloads/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 07feeb0c81a544e7a791061fe26feddf --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L xil_defaultlib -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 0 elements ; formal xout expects 16 [/home/parallels/Desktop/ProjetosVivado/PCR_Projeto/PCR_Projeto.srcs/sim_1/new/TB.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
