<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="md5.c:127:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="text_input" LoopLoc="md5.c:127:20" LoopName="VITIS_LOOP_127_1" ParentFunc="md5_wrap" Length="variable" Direction="read" AccessID="text_input2seq" OrigID="for.body.i.load.4" OrigAccess-DebugLoc="md5.c:128:29" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="md5.c:172:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" BundleName="gmem" VarName="hash" LoopLoc="md5.c:172:20" LoopName="VITIS_LOOP_172_3" ParentFunc="md5_final" Length="4" Direction="write" AccessID="hash5seq" OrigID="for.inc.store.9" OrigAccess-DebugLoc="md5.c:173:11" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="md5.c:172:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" BundleName="gmem" VarName="hash" LoopLoc="md5.c:172:20" LoopName="VITIS_LOOP_172_3" ParentFunc="md5_final" Length="4" Direction="write" AccessID="scevgepseq" OrigID="for.inc.store.16" OrigAccess-DebugLoc="md5.c:174:15" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="md5.c:172:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" BundleName="gmem" VarName="hash" LoopLoc="md5.c:172:20" LoopName="VITIS_LOOP_172_3" ParentFunc="md5_final" Length="4" Direction="write" AccessID="scevgep6seq" OrigID="for.inc.store.23" OrigAccess-DebugLoc="md5.c:175:15" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="md5.c:172:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" BundleName="gmem" VarName="hash" LoopLoc="md5.c:172:20" LoopName="VITIS_LOOP_172_3" ParentFunc="md5_final" Length="4" Direction="write" AccessID="scevgep7seq" OrigID="for.inc.store.30" OrigAccess-DebugLoc="md5.c:176:16" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="md5.c:127:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="text_input" LoopLoc="md5.c:127:20" LoopName="VITIS_LOOP_127_1" ParentFunc="md5_wrap" OrigID="text_input2seq" OrigAccess-DebugLoc="md5.c:127:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="md5.c:172:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="hash" LoopLoc="md5.c:172:20" LoopName="VITIS_LOOP_172_3" ParentFunc="md5_final" OrigID="hash5seq" OrigAccess-DebugLoc="md5.c:172:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="md5.c:172:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="hash" LoopLoc="md5.c:172:20" LoopName="VITIS_LOOP_172_3" ParentFunc="md5_final" OrigID="scevgepseq" OrigAccess-DebugLoc="md5.c:172:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="md5.c:172:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="hash" LoopLoc="md5.c:172:20" LoopName="VITIS_LOOP_172_3" ParentFunc="md5_final" OrigID="scevgep6seq" OrigAccess-DebugLoc="md5.c:172:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="md5.c:172:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="hash" LoopLoc="md5.c:172:20" LoopName="VITIS_LOOP_172_3" ParentFunc="md5_final" OrigID="scevgep7seq" OrigAccess-DebugLoc="md5.c:172:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="md5.c:172:20" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential writes to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="md5_final.1" Direction="write" OrigID="seq" OrigAccess-DebugLoc="md5.c:172:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="md5.c:172:20" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential writes to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="md5_final.1" Direction="write" OrigID="seq1" OrigAccess-DebugLoc="md5.c:172:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="md5.c:172:20" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential writes to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="md5_final.1" Direction="write" OrigID="seq2" OrigAccess-DebugLoc="md5.c:172:20" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="md5.c:127:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_127_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="md5.c:127:20" LoopName="VITIS_LOOP_127_1" Length="variable" Width="8" Direction="read"/>
</VitisHLS:BurstInfo>

