/*
 * Copyright (c) 2015-2019, Renesas Electronics Corporation
 * All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <stdint.h>		/* for uint32_t */
#include <lib/mmio.h>
#include "pfc_init_v3h.h"
#include "include/rcar_def.h"
#include "rcar_private.h"
#include "../pfc_regs.h"

/* Pin functon bit */
#define GPSR0_DU_EXODDF_DU_ODDF_DISP_CDE	BIT(21)
#define GPSR0_DU_EXVSYNC_DU_VSYNC		BIT(20)
#define GPSR0_DU_EXHSYNC_DU_HSYNC		BIT(19)
#define GPSR0_DU_DOTCLKOUT			BIT(18)
#define GPSR0_DU_DB7				BIT(17)
#define GPSR0_DU_DB6				BIT(16)
#define GPSR0_DU_DB5				BIT(15)
#define GPSR0_DU_DB4				BIT(14)
#define GPSR0_DU_DB3				BIT(13)
#define GPSR0_DU_DB2				BIT(12)
#define GPSR0_DU_DG7				BIT(11)
#define GPSR0_DU_DG6				BIT(10)
#define GPSR0_DU_DG5				BIT(9)
#define GPSR0_DU_DG4				BIT(8)
#define GPSR0_DU_DG3				BIT(7)
#define GPSR0_DU_DG2				BIT(6)
#define GPSR0_DU_DR7				BIT(5)
#define GPSR0_DU_DR6				BIT(4)
#define GPSR0_DU_DR5				BIT(3)
#define GPSR0_DU_DR4				BIT(2)
#define GPSR0_DU_DR3				BIT(1)
#define GPSR0_DU_DR2				BIT(0)

#define GPSR1_DIGRF_CLKOUT			BIT(27)
#define GPSR1_DIGRF_CLKIN			BIT(26)
#define GPSR1_CANFD_CLK_A			BIT(25)
#define GPSR1_CANFD1_RX				BIT(24)
#define GPSR1_CANFD1_TX				BIT(23)
#define GPSR1_CANFD0_RX_A			BIT(22)
#define GPSR1_CANFD0_TX_A			BIT(21)
#define GPSR1_AVB_AVTP_CAPTURE			BIT(20)
#define GPSR1_AVB_AVTP_MATCH			BIT(19)
#define GPSR1_AVB_LINK				BIT(18)
#define GPSR1_AVB_PHY_INT			BIT(17)
#define GPSR1_AVB_MAGIC				BIT(16)
#define GPSR1_AVB_MDC				BIT(15)
#define GPSR1_AVB_MDIO				BIT(14)
#define GPSR1_AVB_TXCREFCLK			BIT(13)
#define GPSR1_AVB_TD3				BIT(12)
#define GPSR1_AVB_TD2				BIT(11)
#define GPSR1_AVB_TD1				BIT(10)
#define GPSR1_AVB_TD0				BIT(9)
#define GPSR1_AVB_TXC				BIT(8)
#define GPSR1_AVB_TX_CTL			BIT(7)
#define GPSR1_AVB_RD3				BIT(6)
#define GPSR1_AVB_RD2				BIT(5)
#define GPSR1_AVB_RD1				BIT(4)
#define GPSR1_AVB_RD0				BIT(3)
#define GPSR1_AVB_RXC				BIT(2)
#define GPSR1_AVB_RX_CTL			BIT(1)
#define GPSR1_IRQ0				BIT(0)

#define GPSR2_FSO_TOE				BIT(29)
#define GPSR2_FSO_CFE_1				BIT(28)
#define GPSR2_FSO_CFE_0				BIT(27)
#define GPSR2_SDA3				BIT(26)
#define GPSR2_SCL3				BIT(25)
#define GPSR2_MSIOF0_SS2			BIT(24)
#define GPSR2_MSIOF0_SS1			BIT(23)
#define GPSR2_MSIOF0_SYNC			BIT(22)
#define GPSR2_MSIOF0_SCK			BIT(21)
#define GPSR2_MSIOF0_TXD			BIT(20)
#define GPSR2_MSIOF0_RXD			BIT(19)
#define GPSR2_IRQ5				BIT(18)
#define GPSR2_IRQ4				BIT(17)
#define GPSR2_VI0_FIELD				BIT(16)
#define GPSR2_VI0_DATA11			BIT(15)
#define GPSR2_VI0_DATA10			BIT(14)
#define GPSR2_VI0_DATA9				BIT(13)
#define GPSR2_VI0_DATA8				BIT(12)
#define GPSR2_VI0_DATA7				BIT(11)
#define GPSR2_VI0_DATA6				BIT(10)
#define GPSR2_VI0_DATA5				BIT(9)
#define GPSR2_VI0_DATA4				BIT(8)
#define GPSR2_VI0_DATA3				BIT(7)
#define GPSR2_VI0_DATA2				BIT(6)
#define GPSR2_VI0_DATA1				BIT(5)
#define GPSR2_VI0_DATA0				BIT(4)
#define GPSR2_VI0_VSYNC				BIT(3)
#define GPSR2_VI0_HSYNC				BIT(2)
#define GPSR2_VI0_CLKENB			BIT(1)
#define GPSR2_VI0_CLK				BIT(0)

#define GPSR3_VI1_FIELD				BIT(16)
#define GPSR3_VI1_DATA11			BIT(15)
#define GPSR3_VI1_DATA10			BIT(14)
#define GPSR3_VI1_DATA9				BIT(13)
#define GPSR3_VI1_DATA8				BIT(12)
#define GPSR3_VI1_DATA7				BIT(11)
#define GPSR3_VI1_DATA6				BIT(10)
#define GPSR3_VI1_DATA5				BIT(9)
#define GPSR3_VI1_DATA4				BIT(8)
#define GPSR3_VI1_DATA3				BIT(7)
#define GPSR3_VI1_DATA2				BIT(6)
#define GPSR3_VI1_DATA1				BIT(5)
#define GPSR3_VI1_DATA0				BIT(4)
#define GPSR3_VI1_VSYNC				BIT(3)
#define GPSR3_VI1_HSYNC				BIT(2)
#define GPSR3_VI1_CLKENB			BIT(1)
#define GPSR3_VI1_CLK				BIT(0)

#define GPSR4_GETHER_LINK_A			BIT(24)
#define GPSR4_GETHER_PHY_INT_A			BIT(23)
#define GPSR4_GETHER_MAGIC			BIT(22)
#define GPSR4_GETHER_MDC_A			BIT(21)
#define GPSR4_GETHER_MDIO_A			BIT(20)
#define GPSR4_GETHER_TXCREFCLK_MEGA		BIT(19)
#define GPSR4_GETHER_TXCREFCLK			BIT(18)
#define GPSR4_GETHER_TD3			BIT(17)
#define GPSR4_GETHER_TD2			BIT(16)
#define GPSR4_GETHER_TD1			BIT(15)
#define GPSR4_GETHER_TD0			BIT(14)
#define GPSR4_GETHER_TXC			BIT(13)
#define GPSR4_GETHER_TX_CTL			BIT(12)
#define GPSR4_GETHER_RD3			BIT(11)
#define GPSR4_GETHER_RD2			BIT(10)
#define GPSR4_GETHER_RD1			BIT(9)
#define GPSR4_GETHER_RD0			BIT(8)
#define GPSR4_GETHER_RXC			BIT(7)
#define GPSR4_GETHER_RX_CTL			BIT(6)
#define GPSR4_SDA2				BIT(5)
#define GPSR4_SCL2				BIT(4)
#define GPSR4_SDA1				BIT(3)
#define GPSR4_SCL1				BIT(2)
#define GPSR4_SDA0				BIT(1)
#define GPSR4_SCL0				BIT(0)

#define GPSR5_RPC_INT				BIT(14)
#define GPSR5_RPC_WP				BIT(13)
#define GPSR5_RPC_RESET				BIT(12)
#define GPSR5_QSPI1_SSL				BIT(11)
#define GPSR5_QSPI1_IO3				BIT(10)
#define GPSR5_QSPI1_IO2				BIT(9)
#define GPSR5_QSPI1_MISO_IO1			BIT(8)
#define GPSR5_QSPI1_MOSI_IO0			BIT(7)
#define GPSR5_QSPI1_SPCLK			BIT(6)
#define GPSR5_QSPI0_SSL				BIT(5)
#define GPSR5_QSPI0_IO3				BIT(4)
#define GPSR5_QSPI0_IO2				BIT(3)
#define GPSR5_QSPI0_MISO_IO1			BIT(2)
#define GPSR5_QSPI0_MOSI_IO0			BIT(1)
#define GPSR5_QSPI0_SPCLK			BIT(0)

#define IPSR_28_FUNC(x)				((uint32_t)(x) << 28U)
#define IPSR_24_FUNC(x)				((uint32_t)(x) << 24U)
#define IPSR_20_FUNC(x)				((uint32_t)(x) << 20U)
#define IPSR_16_FUNC(x)				((uint32_t)(x) << 16U)
#define IPSR_12_FUNC(x)				((uint32_t)(x) << 12U)
#define IPSR_8_FUNC(x)				((uint32_t)(x) << 8U)
#define IPSR_4_FUNC(x)				((uint32_t)(x) << 4U)
#define IPSR_0_FUNC(x)				((uint32_t)(x) << 0U)

#define IOCTRL0_DRV3_GETHER_DR2			BIT(30)
#define IOCTRL0_DRV2_GETHER_DR2			BIT(29)
#define IOCTRL0_DRV1_GETHER_DR2			BIT(28)
#define IOCTRL0_DRV3_GETHER_DR3			BIT(26)
#define IOCTRL0_DRV2_GETHER_DR3			BIT(25)
#define IOCTRL0_DRV1_GETHER_DR3			BIT(24)
#define IOCTRL0_DRV3_GETHER_DR4			BIT(22)
#define IOCTRL0_DRV2_GETHER_DR4			BIT(21)
#define IOCTRL0_DRV1_GETHER_DR4			BIT(20)
#define IOCTRL0_DRV3_GETHER_DR5			BIT(18)
#define IOCTRL0_DRV2_GETHER_DR5			BIT(17)
#define IOCTRL0_DRV1_GETHER_DR5			BIT(16)
#define IOCTRL0_DRV3_GETHER_DR6			BIT(14)
#define IOCTRL0_DRV2_GETHER_DR6			BIT(13)
#define IOCTRL0_DRV1_GETHER_DR6			BIT(12)
#define IOCTRL0_DRV3_GETHER_DR7			BIT(10)
#define IOCTRL0_DRV2_GETHER_DR7			BIT(9)
#define IOCTRL0_DRV1_GETHER_DR7			BIT(8)
#define IOCTRL0_DRV3_GETHER_DG2			BIT(6)
#define IOCTRL0_DRV2_GETHER_DG2			BIT(5)
#define IOCTRL0_DRV1_GETHER_DG2			BIT(4)
#define IOCTRL0_DRV3_GETHER_DG3			BIT(2)
#define IOCTRL0_DRV2_GETHER_DG3			BIT(1)
#define IOCTRL0_DRV1_GETHER_DG3			BIT(0)
#define IOCTRL1_DRV3_GETHER_DG4			BIT(30)
#define IOCTRL1_DRV2_GETHER_DG4			BIT(29)
#define IOCTRL1_DRV1_GETHER_DG4			BIT(28)
#define IOCTRL1_DRV3_GETHER_DG5			BIT(26)
#define IOCTRL1_DRV2_GETHER_DG5			BIT(25)
#define IOCTRL1_DRV1_GETHER_DG5			BIT(24)
#define IOCTRL1_DRV3_GETHER_DG6			BIT(22)
#define IOCTRL1_DRV2_GETHER_DG6			BIT(21)
#define IOCTRL1_DRV1_GETHER_DG6			BIT(20)
#define IOCTRL1_DRV3_GETHER_DG7			BIT(18)
#define IOCTRL1_DRV2_GETHER_DG7			BIT(17)
#define IOCTRL1_DRV1_GETHER_DG7			BIT(16)
#define IOCTRL1_DRV3_GETHER_DB2			BIT(14)
#define IOCTRL1_DRV2_GETHER_DB2			BIT(13)
#define IOCTRL1_DRV1_GETHER_DB2			BIT(12)
#define IOCTRL1_DRV3_GETHER_DB3			BIT(10)
#define IOCTRL1_DRV2_GETHER_DB3			BIT(9)
#define IOCTRL1_DRV1_GETHER_DB3			BIT(8)
#define IOCTRL1_DRV3_GETHER_DB4			BIT(6)
#define IOCTRL1_DRV2_GETHER_DB4			BIT(5)
#define IOCTRL1_DRV1_GETHER_DB4			BIT(4)
#define IOCTRL1_DRV3_GETHER_DB5			BIT(2)
#define IOCTRL1_DRV2_GETHER_DB5			BIT(1)
#define IOCTRL1_DRV1_GETHER_DB5			BIT(0)
#define IOCTRL2_DRV3_GETHER_DB6			BIT(30)
#define IOCTRL2_DRV2_GETHER_DB6			BIT(29)
#define IOCTRL2_DRV1_GETHER_DB6			BIT(28)
#define IOCTRL2_DRV3_GETHER_DB7			BIT(26)
#define IOCTRL2_DRV2_GETHER_DB7			BIT(25)
#define IOCTRL2_DRV1_GETHER_DB7			BIT(24)
#define IOCTRL2_DRV3_DU_DOTCLKOUT		BIT(22)
#define IOCTRL2_DRV2_DU_DOTCLKOUT		BIT(21)
#define IOCTRL2_DRV1_DU_DOTCLKOUT		BIT(20)
#define IOCTRL2_DRV3_DU_EXHSYNC_DU_HSYNC	BIT(18)
#define IOCTRL2_DRV2_DU_EXHSYNC_DU_HSYNC	BIT(17)
#define IOCTRL2_DRV1_DU_EXHSYNC_DU_HSYNC	BIT(16)
#define IOCTRL2_DRV3_DU_EXHSYNC_DU_VSYNC	BIT(14)
#define IOCTRL2_DRV2_DU_EXHSYNC_DU_VSYNC	BIT(13)
#define IOCTRL2_DRV1_DU_EXHSYNC_DU_VSYNC	BIT(12)
#define IOCTRL2_DRV3_DU_EXODDF_DU_ODDF_DISP_CDE	BIT(10)
#define IOCTRL2_DRV2_DU_EXODDF_DU_ODDF_DISP_CDE	BIT(9)
#define IOCTRL2_DRV1_DU_EXODDF_DU_ODDF_DISP_CDE	BIT(8)
#define IOCTRL3_DRV2_DU_DOTCLKIN		BIT(29)
#define IOCTRL3_DRV1_DU_DOTCLKIN		BIT(28)
#define IOCTRL3_DRV3_PRESETOUT			BIT(22)
#define IOCTRL3_DRV2_PRESETOUT			BIT(21)
#define IOCTRL3_DRV1_PRESETOUT			BIT(20)
#define IOCTRL3_DRV2_FSCLKST			BIT(1)
#define IOCTRL3_DRV1_FSCLKST			BIT(0)
#define IOCTRL4_DRV2_FSCLKST2			BIT(29)
#define IOCTRL4_DRV1_FSCLKST2			BIT(28)
#define IOCTRL4_DRV3_IRQ0			BIT(22)
#define IOCTRL4_DRV2_IRQ0			BIT(21)
#define IOCTRL4_DRV1_IRQ0			BIT(20)
#define IOCTRL4_DRV2_DCUTMS			BIT(9)
#define IOCTRL4_DRV1_DCUTMS			BIT(8)
#define IOCTRL4_DRV2_DCUTDO_LPDO		BIT(1)
#define IOCTRL4_DRV1_DCUTDO_LPDO		BIT(0)
#define IOCTRL5_DRV2_DCURDY_LPDCLKOUT		BIT(29)
#define IOCTRL5_DRV1_DCURDY_LPDCLKOUT		BIT(28)
#define IOCTRL5_DRV3_VI0_CLK			BIT(26)
#define IOCTRL5_DRV2_VI0_CLK			BIT(25)
#define IOCTRL5_DRV1_VI0_CLK			BIT(24)
#define IOCTRL5_DRV3_VI0_CLKENB			BIT(22)
#define IOCTRL5_DRV2_VI0_CLKENB			BIT(21)
#define IOCTRL5_DRV1_VI0_CLKENB			BIT(20)
#define IOCTRL5_DRV3_VI0_HSYNC			BIT(18)
#define IOCTRL5_DRV2_VI0_HSYNC			BIT(17)
#define IOCTRL5_DRV1_VI0_HSYNC			BIT(16)
#define IOCTRL5_DRV3_VI0_VSYNC			BIT(14)
#define IOCTRL5_DRV2_VI0_VSYNC			BIT(13)
#define IOCTRL5_DRV1_VI0_VSYNC			BIT(12)
#define IOCTRL5_DRV3_VI0_DATA0			BIT(10)
#define IOCTRL5_DRV2_VI0_DATA0			BIT(9)
#define IOCTRL5_DRV1_VI0_DATA0			BIT(8)
#define IOCTRL5_DRV3_VI0_DATA1			BIT(6)
#define IOCTRL5_DRV2_VI0_DATA1			BIT(5)
#define IOCTRL5_DRV1_VI0_DATA1			BIT(4)
#define IOCTRL5_DRV3_VI0_DATA2			BIT(2)
#define IOCTRL5_DRV2_VI0_DATA2			BIT(1)
#define IOCTRL5_DRV1_VI0_DATA2			BIT(0)
#define IOCTRL6_DRV3_VI0_DATA3			BIT(30)
#define IOCTRL6_DRV2_VI0_DATA3			BIT(29)
#define IOCTRL6_DRV1_VI0_DATA3			BIT(28)
#define IOCTRL6_DRV3_VI0_DATA4			BIT(26)
#define IOCTRL6_DRV2_VI0_DATA4			BIT(25)
#define IOCTRL6_DRV1_VI0_DATA4			BIT(24)
#define IOCTRL6_DRV3_VI0_DATA5			BIT(22)
#define IOCTRL6_DRV2_VI0_DATA5			BIT(21)
#define IOCTRL6_DRV1_VI0_DATA5			BIT(20)
#define IOCTRL6_DRV3_VI0_DATA6			BIT(18)
#define IOCTRL6_DRV2_VI0_DATA6			BIT(17)
#define IOCTRL6_DRV1_VI0_DATA6			BIT(16)
#define IOCTRL6_DRV3_VI0_DATA7			BIT(14)
#define IOCTRL6_DRV2_VI0_DATA7			BIT(13)
#define IOCTRL6_DRV1_VI0_DATA7			BIT(12)
#define IOCTRL6_DRV3_VI0_DATA8			BIT(10)
#define IOCTRL6_DRV2_VI0_DATA8			BIT(9)
#define IOCTRL6_DRV1_VI0_DATA8			BIT(8)
#define IOCTRL6_DRV3_VI0_DATA9			BIT(6)
#define IOCTRL6_DRV2_VI0_DATA9			BIT(5)
#define IOCTRL6_DRV1_VI0_DATA9			BIT(4)
#define IOCTRL6_DRV3_VI0_DATA10			BIT(2)
#define IOCTRL6_DRV2_VI0_DATA10			BIT(1)
#define IOCTRL6_DRV1_VI0_DATA10			BIT(0)
#define IOCTRL7_DRV3_VI0_DATA11			BIT(30)
#define IOCTRL7_DRV2_VI0_DATA11			BIT(29)
#define IOCTRL7_DRV1_VI0_DATA11			BIT(28)
#define IOCTRL7_DRV3_VI0_FIELD			BIT(26)
#define IOCTRL7_DRV2_VI0_FIELD			BIT(25)
#define IOCTRL7_DRV1_VI0_FIELD			BIT(24)
#define IOCTRL7_DRV3_VI1_CLK			BIT(22)
#define IOCTRL7_DRV2_VI1_CLK			BIT(21)
#define IOCTRL7_DRV1_VI1_CLK			BIT(20)
#define IOCTRL7_DRV3_VI1_CLKENB			BIT(18)
#define IOCTRL7_DRV2_VI1_CLKENB			BIT(17)
#define IOCTRL7_DRV1_VI1_CLKENB			BIT(16)
#define IOCTRL7_DRV3_VI1_HSYNC			BIT(14)
#define IOCTRL7_DRV2_VI1_HSYNC			BIT(13)
#define IOCTRL7_DRV1_VI1_HSYNC			BIT(12)
#define IOCTRL7_DRV3_VI1_VSYNC			BIT(10)
#define IOCTRL7_DRV2_VI1_VSYNC			BIT(9)
#define IOCTRL7_DRV1_VI1_VSYNC			BIT(8)
#define IOCTRL7_DRV3_VI1_DATA0			BIT(6)
#define IOCTRL7_DRV2_VI1_DATA0			BIT(5)
#define IOCTRL7_DRV1_VI1_DATA0			BIT(4)
#define IOCTRL7_DRV3_VI1_DATA1			BIT(2)
#define IOCTRL7_DRV2_VI1_DATA1			BIT(1)
#define IOCTRL7_DRV1_VI1_DATA1			BIT(0)
#define IOCTRL8_DRV3_VI1_DATA2			BIT(30)
#define IOCTRL8_DRV2_VI1_DATA2			BIT(29)
#define IOCTRL8_DRV1_VI1_DATA2			BIT(28)
#define IOCTRL8_DRV3_VI1_DATA3			BIT(26)
#define IOCTRL8_DRV2_VI1_DATA3			BIT(25)
#define IOCTRL8_DRV1_VI1_DATA3			BIT(24)
#define IOCTRL8_DRV3_VI1_DATA4			BIT(22)
#define IOCTRL8_DRV2_VI1_DATA4			BIT(21)
#define IOCTRL8_DRV1_VI1_DATA4			BIT(20)
#define IOCTRL8_DRV3_VI1_DATA5			BIT(18)
#define IOCTRL8_DRV2_VI1_DATA5			BIT(17)
#define IOCTRL8_DRV1_VI1_DATA5			BIT(16)
#define IOCTRL8_DRV3_VI1_DATA6			BIT(14)
#define IOCTRL8_DRV2_VI1_DATA6			BIT(13)
#define IOCTRL8_DRV1_VI1_DATA6			BIT(12)
#define IOCTRL8_DRV3_VI1_DATA7			BIT(10)
#define IOCTRL8_DRV2_VI1_DATA7			BIT(9)
#define IOCTRL8_DRV1_VI1_DATA7			BIT(8)
#define IOCTRL8_DRV3_VI1_DATA8			BIT(6)
#define IOCTRL8_DRV2_VI1_DATA8			BIT(5)
#define IOCTRL8_DRV1_VI1_DATA8			BIT(4)
#define IOCTRL8_DRV3_VI1_DATA9			BIT(2)
#define IOCTRL8_DRV2_VI1_DATA9			BIT(1)
#define IOCTRL8_DRV1_VI1_DATA9			BIT(0)
#define IOCTRL9_DRV3_VI1_DATA10			BIT(30)
#define IOCTRL9_DRV2_VI1_DATA10			BIT(29)
#define IOCTRL9_DRV1_VI1_DATA10			BIT(28)
#define IOCTRL9_DRV3_VI1_DATA11			BIT(26)
#define IOCTRL9_DRV2_VI1_DATA11			BIT(25)
#define IOCTRL9_DRV1_VI1_DATA11			BIT(24)
#define IOCTRL9_DRV3_VI1_FIELD			BIT(22)
#define IOCTRL9_DRV2_VI1_FIELD			BIT(21)
#define IOCTRL9_DRV1_VI1_FIELD			BIT(20)
#define IOCTRL9_DRV3_VI1_SCL0			BIT(18)
#define IOCTRL9_DRV2_VI1_SCL0			BIT(17)
#define IOCTRL9_DRV1_VI1_SCL0			BIT(16)
#define IOCTRL9_DRV3_VI1_SDA0			BIT(14)
#define IOCTRL9_DRV2_VI1_SDA0			BIT(13)
#define IOCTRL9_DRV1_VI1_SDA0			BIT(12)
#define IOCTRL9_DRV3_VI1_SCL1			BIT(10)
#define IOCTRL9_DRV2_VI1_SCL1			BIT(9)
#define IOCTRL9_DRV1_VI1_SCL1			BIT(8)
#define IOCTRL9_DRV3_VI1_SDA1			BIT(6)
#define IOCTRL9_DRV2_VI1_SDA1			BIT(5)
#define IOCTRL9_DRV1_VI1_SDA1			BIT(4)
#define IOCTRL9_DRV3_VI1_SCL2			BIT(2)
#define IOCTRL9_DRV2_VI1_SCL2			BIT(1)
#define IOCTRL9_DRV1_VI1_SCL2			BIT(0)
#define IOCTRL10_DRV3_VI1_SDA2			BIT(30)
#define IOCTRL10_DRV2_VI1_SDA2			BIT(29)
#define IOCTRL10_DRV1_VI1_SDA2			BIT(28)
#define IOCTRL10_DRV3_AVB_RX_CTL		BIT(26)
#define IOCTRL10_DRV2_AVB_RX_CTL		BIT(25)
#define IOCTRL10_DRV1_AVB_RX_CTL		BIT(24)
#define IOCTRL10_DRV3_AVB_RX_RXC		BIT(22)
#define IOCTRL10_DRV2_AVB_RX_RXC		BIT(21)
#define IOCTRL10_DRV1_AVB_RX_RXC		BIT(20)
#define IOCTRL10_DRV3_AVB_RX_RD0		BIT(18)
#define IOCTRL10_DRV2_AVB_RX_RD0		BIT(17)
#define IOCTRL10_DRV1_AVB_RX_RD0		BIT(16)
#define IOCTRL10_DRV3_AVB_RX_RD1		BIT(14)
#define IOCTRL10_DRV2_AVB_RX_RD1		BIT(13)
#define IOCTRL10_DRV1_AVB_RX_RD1		BIT(12)
#define IOCTRL10_DRV3_AVB_RX_RD2		BIT(10)
#define IOCTRL10_DRV2_AVB_RX_RD2		BIT(9)
#define IOCTRL10_DRV1_AVB_RX_RD2		BIT(8)
#define IOCTRL10_DRV3_AVB_RX_RD3		BIT(6)
#define IOCTRL10_DRV2_AVB_RX_RD3		BIT(5)
#define IOCTRL10_DRV1_AVB_RX_RD3		BIT(4)
#define IOCTRL10_DRV3_AVB_TX_CTL		BIT(2)
#define IOCTRL10_DRV2_AVB_TX_CTL		BIT(1)
#define IOCTRL10_DRV1_AVB_TX_CTL		BIT(0)
#define IOCTRL11_DRV3_AVB_TXC			BIT(30)
#define IOCTRL11_DRV2_AVB_TXC			BIT(29)
#define IOCTRL11_DRV1_AVB_TXC			BIT(28)
#define IOCTRL11_DRV3_AVB_TD0			BIT(26)
#define IOCTRL11_DRV2_AVB_TD0			BIT(25)
#define IOCTRL11_DRV1_AVB_TD0			BIT(24)
#define IOCTRL11_DRV3_AVB_TD1			BIT(22)
#define IOCTRL11_DRV2_AVB_TD1			BIT(21)
#define IOCTRL11_DRV1_AVB_TD1			BIT(20)
#define IOCTRL11_DRV3_AVB_TD2			BIT(18)
#define IOCTRL11_DRV2_AVB_TD2			BIT(17)
#define IOCTRL11_DRV1_AVB_TD2			BIT(16)
#define IOCTRL11_DRV3_AVB_TD3			BIT(14)
#define IOCTRL11_DRV2_AVB_TD3			BIT(13)
#define IOCTRL11_DRV1_AVB_TD3			BIT(12)
#define IOCTRL11_DRV3_AVB_TXCREFCLK		BIT(10)
#define IOCTRL11_DRV2_AVB_TXCREFCLK		BIT(9)
#define IOCTRL11_DRV1_AVB_TXCREFCLK		BIT(8)
#define IOCTRL11_DRV3_AVB_MDIO			BIT(6)
#define IOCTRL11_DRV2_AVB_MDIO			BIT(5)
#define IOCTRL11_DRV1_AVB_MDIO			BIT(4)
#define IOCTRL11_DRV3_AVB_MDC			BIT(2)
#define IOCTRL11_DRV2_AVB_MDC			BIT(1)
#define IOCTRL11_DRV1_AVB_MDC			BIT(0)
#define IOCTRL12_DRV3_AVB_MAGIC			BIT(30)
#define IOCTRL12_DRV2_AVB_MAGIC			BIT(29)
#define IOCTRL12_DRV1_AVB_MAGIC			BIT(28)
#define IOCTRL12_DRV3_AVB_PHY_INT		BIT(26)
#define IOCTRL12_DRV2_AVB_PHY_INT		BIT(25)
#define IOCTRL12_DRV1_AVB_PHY_INT		BIT(24)
#define IOCTRL12_DRV3_AVB_LINK			BIT(22)
#define IOCTRL12_DRV2_AVB_LINK			BIT(21)
#define IOCTRL12_DRV1_AVB_LINK			BIT(20)
#define IOCTRL12_DRV3_AVB_AVTP_MATCH		BIT(18)
#define IOCTRL12_DRV2_AVB_AVTP_MATCH		BIT(17)
#define IOCTRL12_DRV1_AVB_AVTP_MATCH		BIT(16)
#define IOCTRL12_DRV3_AVB_AVTP_CAPTURE		BIT(14)
#define IOCTRL12_DRV2_AVB_AVTP_CAPTURE		BIT(13)
#define IOCTRL12_DRV1_AVB_AVTP_CAPTURE		BIT(12)
#define IOCTRL12_DRV3_GETHER_RX_CTL		BIT(10)
#define IOCTRL12_DRV2_GETHER_RX_CTL		BIT(9)
#define IOCTRL12_DRV1_GETHER_RX_CTL		BIT(8)
#define IOCTRL12_DRV3_GETHER_RXC		BIT(6)
#define IOCTRL12_DRV2_GETHER_RXC		BIT(5)
#define IOCTRL12_DRV1_GETHER_RXC		BIT(4)
#define IOCTRL12_DRV3_GETHER_RD0		BIT(2)
#define IOCTRL12_DRV2_GETHER_RD0		BIT(1)
#define IOCTRL12_DRV1_GETHER_RD0		BIT(0)
#define IOCTRL13_DRV3_GETHER_RD1		BIT(30)
#define IOCTRL13_DRV2_GETHER_RD1		BIT(29)
#define IOCTRL13_DRV1_GETHER_RD1		BIT(28)
#define IOCTRL13_DRV3_GETHER_RD2		BIT(26)
#define IOCTRL13_DRV2_GETHER_RD2		BIT(25)
#define IOCTRL13_DRV1_GETHER_RD2		BIT(24)
#define IOCTRL13_DRV3_GETHER_RD3		BIT(22)
#define IOCTRL13_DRV2_GETHER_RD3		BIT(21)
#define IOCTRL13_DRV1_GETHER_RD3		BIT(20)
#define IOCTRL13_DRV3_GETHER_TX_CTL		BIT(18)
#define IOCTRL13_DRV2_GETHER_TX_CTL		BIT(17)
#define IOCTRL13_DRV1_GETHER_TX_CTL		BIT(16)
#define IOCTRL13_DRV3_GETHER_TXC		BIT(14)
#define IOCTRL13_DRV2_GETHER_TXC		BIT(13)
#define IOCTRL13_DRV1_GETHER_TXC		BIT(12)
#define IOCTRL13_DRV3_GETHER_TD0		BIT(10)
#define IOCTRL13_DRV2_GETHER_TD0		BIT(9)
#define IOCTRL13_DRV1_GETHER_TD0		BIT(8)
#define IOCTRL13_DRV3_GETHER_TD1		BIT(6)
#define IOCTRL13_DRV2_GETHER_TD1		BIT(5)
#define IOCTRL13_DRV1_GETHER_TD1		BIT(4)
#define IOCTRL13_DRV3_GETHER_TD2		BIT(2)
#define IOCTRL13_DRV2_GETHER_TD2		BIT(1)
#define IOCTRL13_DRV1_GETHER_TD2		BIT(0)
#define IOCTRL13_DRV3_GETHER_TD3		BIT(30)
#define IOCTRL13_DRV2_GETHER_TD3		BIT(29)
#define IOCTRL13_DRV1_GETHER_TD3		BIT(28)
#define IOCTRL14_DRV3_GETHER_TXCREFCLK		BIT(26)
#define IOCTRL14_DRV2_GETHER_TXCREFCLK		BIT(25)
#define IOCTRL14_DRV1_GETHER_TXCREFCLK		BIT(24)
#define IOCTRL14_DRV3_GETHER_TXCREFCLK_MEGA	BIT(22)
#define IOCTRL14_DRV2_GETHER_TXCREFCLK_MEGA	BIT(21)
#define IOCTRL14_DRV1_GETHER_TXCREFCLK_MEGA	BIT(20)
#define IOCTRL14_DRV3_GETHER_MDIO		BIT(18)
#define IOCTRL14_DRV2_GETHER_MDIO		BIT(17)
#define IOCTRL14_DRV1_GETHER_MDIO		BIT(16)
#define IOCTRL14_DRV3_GETHER_MDC		BIT(14)
#define IOCTRL14_DRV2_GETHER_MDC		BIT(13)
#define IOCTRL14_DRV1_GETHER_MDC		BIT(12)
#define IOCTRL14_DRV3_GETHER_MAGIC		BIT(10)
#define IOCTRL14_DRV2_GETHER_MAGIC		BIT(9)
#define IOCTRL14_DRV1_GETHER_MAGIC		BIT(8)
#define IOCTRL14_DRV3_GETHER_PHY_INT		BIT(6)
#define IOCTRL14_DRV2_GETHER_PHY_INT		BIT(5)
#define IOCTRL14_DRV1_GETHER_PHY_INT		BIT(4)
#define IOCTRL14_DRV3_GETHER_LINK		BIT(2)
#define IOCTRL14_DRV2_GETHER_LINK		BIT(1)
#define IOCTRL14_DRV1_GETHER_LINK		BIT(0)
#define IOCTRL15_DRV3_CANFD0_TX			BIT(30)
#define IOCTRL15_DRV2_CANFD0_TX			BIT(29)
#define IOCTRL15_DRV1_CANFD0_TX			BIT(28)
#define IOCTRL15_DRV3_CANFD0_RX			BIT(26)
#define IOCTRL15_DRV2_CANFD0_RX			BIT(25)
#define IOCTRL15_DRV1_CANFD0_RX			BIT(24)
#define IOCTRL15_DRV3_CANFD1_TX			BIT(22)
#define IOCTRL15_DRV2_CANFD1_TX			BIT(21)
#define IOCTRL15_DRV1_CANFD1_TX			BIT(20)
#define IOCTRL15_DRV3_CANFD1_RX			BIT(18)
#define IOCTRL15_DRV2_CANFD1_RX			BIT(17)
#define IOCTRL15_DRV1_CANFD1_RX			BIT(16)
#define IOCTRL15_DRV3_CAN_CLK			BIT(14)
#define IOCTRL15_DRV2_CAN_CLK			BIT(13)
#define IOCTRL15_DRV1_CAN_CLK			BIT(12)
#define IOCTRL15_DRV2_QSPI0_SPCLK		BIT(9)
#define IOCTRL15_DRV1_QSPI0_SPCLK		BIT(8)
#define IOCTRL15_DRV2_QSPI0_MOSI_IO0		BIT(5)
#define IOCTRL15_DRV1_QSPI0_MOSI_IO0		BIT(4)
#define IOCTRL15_DRV2_QSPI0_MOSI_IO1		BIT(1)
#define IOCTRL15_DRV1_QSPI0_MOSI_IO1		BIT(0)
#define IOCTRL16_DRV2_QSPI0_MOSI_IO2		BIT(29)
#define IOCTRL16_DRV1_QSPI0_MOSI_IO2		BIT(28)
#define IOCTRL16_DRV2_QSPI0_MOSI_IO3		BIT(25)
#define IOCTRL16_DRV1_QSPI0_MOSI_IO3		BIT(24)
#define IOCTRL16_DRV2_QSPI0_SSL			BIT(21)
#define IOCTRL16_DRV1_QSPI0_SSL			BIT(20)
#define IOCTRL16_DRV2_QSPI1_SPCLK		BIT(17)
#define IOCTRL16_DRV1_QSPI1_SPCLK		BIT(16)
#define IOCTRL16_DRV2_QSPI1_MOSI_IO0		BIT(13)
#define IOCTRL16_DRV1_QSPI1_MOSI_IO0		BIT(12)
#define IOCTRL16_DRV2_QSPI1_MOSI_IO1		BIT(9)
#define IOCTRL16_DRV1_QSPI1_MOSI_IO1		BIT(8)
#define IOCTRL16_DRV2_QSPI1_IO2			BIT(5)
#define IOCTRL16_DRV1_QSPI1_IO2			BIT(4)
#define IOCTRL16_DRV2_QSPI1_IO3			BIT(1)
#define IOCTRL16_DRV1_QSPI1_IO3			BIT(0)
#define IOCTRL17_DRV2_QSPI1_SSL			BIT(29)
#define IOCTRL17_DRV1_QSPI1_SSL			BIT(28)
#define IOCTRL17_DRV2_QSPI1_RPC_RESET		BIT(25)
#define IOCTRL17_DRV1_QSPI1_RPC_RESET		BIT(24)
#define IOCTRL17_DRV2_RPC_WP			BIT(21)
#define IOCTRL17_DRV1_RPC_WP			BIT(20)
#define IOCTRL17_DRV2_RPC_INT			BIT(17)
#define IOCTRL17_DRV1_RPC_INT			BIT(16)
#define IOCTRL17_DRV2_DIGRF_CLKIN		BIT(13)
#define IOCTRL17_DRV1_DIGRF_CLKIN		BIT(12)
#define IOCTRL17_DRV2_DIGRF_CLKOUT		BIT(9)
#define IOCTRL17_DRV1_DIGRF_CLKOUT		BIT(8)
#define IOCTRL17_DRV2_RPC_IRQ4			BIT(5)
#define IOCTRL17_DRV1_RPC_IRQ4			BIT(4)
#define IOCTRL17_DRV2_RPC_IRQ5			BIT(1)
#define IOCTRL17_DRV1_RPC_IRQ5			BIT(0)
#define IOCTRL18_DRV3_SCL3			BIT(30)
#define IOCTRL18_DRV2_SCL3			BIT(29)
#define IOCTRL18_DRV1_SCL3			BIT(28)
#define IOCTRL18_DRV3_SDA3			BIT(26)
#define IOCTRL18_DRV2_SDA3			BIT(25)
#define IOCTRL18_DRV1_SDA3			BIT(24)
#define IOCTRL18_DRV3_MSIOF0_RXD		BIT(22)
#define IOCTRL18_DRV2_MSIOF0_RXD		BIT(21)
#define IOCTRL18_DRV1_MSIOF0_RXD		BIT(20)
#define IOCTRL18_DRV3_MSIOF0_TXD		BIT(18)
#define IOCTRL18_DRV2_MSIOF0_TXD		BIT(17)
#define IOCTRL18_DRV1_MSIOF0_TXD		BIT(16)
#define IOCTRL18_DRV3_MSIOF0_SCK		BIT(14)
#define IOCTRL18_DRV2_MSIOF0_SCK		BIT(13)
#define IOCTRL18_DRV1_MSIOF0_SCK		BIT(12)
#define IOCTRL18_DRV3_MSIOF0_SYNC		BIT(10)
#define IOCTRL18_DRV2_MSIOF0_SYNC		BIT(9)
#define IOCTRL18_DRV1_MSIOF0_SYNC		BIT(8)
#define IOCTRL18_DRV3_MSIOF0_SS1		BIT(6)
#define IOCTRL18_DRV2_MSIOF0_SS1		BIT(5)
#define IOCTRL18_DRV1_MSIOF0_SS1		BIT(4)
#define IOCTRL18_DRV3_MSIOF0_SS2		BIT(2)
#define IOCTRL18_DRV2_MSIOF0_SS2		BIT(1)
#define IOCTRL18_DRV1_MSIOF0_SS2		BIT(0)
#define IOCTRL19_DRV3_FSO_CFE_0			BIT(30)
#define IOCTRL19_DRV2_FSO_CFE_0			BIT(29)
#define IOCTRL19_DRV1_FSO_CFE_0			BIT(28)
#define IOCTRL19_DRV3_FSO_CFE_1			BIT(26)
#define IOCTRL19_DRV2_FSO_CFE_1			BIT(25)
#define IOCTRL19_DRV1_FSO_CFE_1			BIT(24)
#define IOCTRL19_DRV3_FSO_TOE			BIT(22)
#define IOCTRL19_DRV2_FSO_TOE			BIT(21)
#define IOCTRL19_DRV1_FSO_TOE			BIT(20)

#define IOCTRL30_POC_VI0_DATA5			BIT(31)
#define IOCTRL30_POC_VI0_DATA4			BIT(30)
#define IOCTRL30_POC_VI0_DATA3			BIT(29)
#define IOCTRL30_POC_VI0_DATA2			BIT(28)
#define IOCTRL30_POC_VI0_DATA1			BIT(27)
#define IOCTRL30_POC_VI0_DATA0			BIT(26)
#define IOCTRL30_POC_VI0_VSYNC_N		BIT(25)
#define IOCTRL30_POC_VI0_HSYNC_N		BIT(24)
#define IOCTRL30_POC_VI0_CLKENB			BIT(23)
#define IOCTRL30_POC_VI0_CLK			BIT(22)
#define IOCTRL30_POC_DU_EXODDF_DU_ODDF_DISP_CDE	BIT(21)
#define IOCTRL30_POC_DU_EXVSYNC_DU_VSYNC	BIT(20)
#define IOCTRL30_POC_DU_EXHSYNC_DU_HSYNC	BIT(19)
#define IOCTRL30_POC_DU_DOTCLKOUT		BIT(18)
#define IOCTRL30_POC_DU_DB7			BIT(17)
#define IOCTRL30_POC_DU_DB6			BIT(16)
#define IOCTRL30_POC_DU_DB5			BIT(15)
#define IOCTRL30_POC_DU_DB4			BIT(14)
#define IOCTRL30_POC_DU_DB3			BIT(13)
#define IOCTRL30_POC_DU_DB2			BIT(12)
#define IOCTRL30_POC_DU_DG7			BIT(11)
#define IOCTRL30_POC_DU_DG6			BIT(10)
#define IOCTRL30_POC_DU_DG5			BIT(9)
#define IOCTRL30_POC_DU_DG4			BIT(8)
#define IOCTRL30_POC_DU_DG3			BIT(7)
#define IOCTRL30_POC_DU_DG2			BIT(6)
#define IOCTRL30_POC_DU_DR7			BIT(5)
#define IOCTRL30_POC_DU_DR6			BIT(4)
#define IOCTRL30_POC_DU_DR5			BIT(3)
#define IOCTRL30_POC_DU_DR4			BIT(2)
#define IOCTRL30_POC_DU_DR3			BIT(1)
#define IOCTRL30_POC_DU_DR2			BIT(0)

#define IOCTRL31_POC_MSIOF0_SS2			BIT(31)
#define IOCTRL31_POC_MSIOF0_SS1			BIT(30)
#define IOCTRL31_POC_MSIOF0_SYNC		BIT(29)
#define IOCTRL31_POC_MSIOF0_SCK			BIT(28)
#define IOCTRL31_POC_MSIOF0_TXD			BIT(27)
#define IOCTRL31_POC_MSIOF0_RXD			BIT(26)
#define IOCTRL31_POC_MSIOF0_IRQ5		BIT(25)
#define IOCTRL31_POC_MSIOF0_IRQ4		BIT(24)
#define IOCTRL31_POC_VI1_FIELD			BIT(23)
#define IOCTRL31_POC_VI1_DATA11			BIT(22)
#define IOCTRL31_POC_VI1_DATA10			BIT(21)
#define IOCTRL31_POC_VI1_DATA9			BIT(20)
#define IOCTRL31_POC_VI1_DATA8			BIT(19)
#define IOCTRL31_POC_VI1_DATA7			BIT(18)
#define IOCTRL31_POC_VI1_DATA6			BIT(17)
#define IOCTRL31_POC_VI1_DATA5			BIT(16)
#define IOCTRL31_POC_VI1_DATA4			BIT(15)
#define IOCTRL31_POC_VI1_DATA3			BIT(14)
#define IOCTRL31_POC_VI1_DATA2			BIT(13)
#define IOCTRL31_POC_VI1_DATA1			BIT(12)
#define IOCTRL31_POC_VI1_DATA0			BIT(11)
#define IOCTRL31_POC_VI1_VSYNC			BIT(10)
#define IOCTRL31_POC_VI1_HSYNC			BIT(9)
#define IOCTRL31_POC_VI1_CLKENB			BIT(8)
#define IOCTRL31_POC_VI1_CLK			BIT(7)
#define IOCTRL31_POC_VI0_FIELD			BIT(6)
#define IOCTRL31_POC_VI0_DATA11			BIT(5)
#define IOCTRL31_POC_VI0_DATA10			BIT(4)
#define IOCTRL31_POC_VI0_DATA9			BIT(3)
#define IOCTRL31_POC_VI0_DATA8			BIT(2)
#define IOCTRL31_POC_VI0_DATA7			BIT(1)
#define IOCTRL31_POC_VI0_DATA6			BIT(0)
#define IOCTRL32_POC_FSO_TOE			BIT(4)
#define IOCTRL32_POC_FSO_CFE_1			BIT(3)
#define IOCTRL32_POC_FSO_CFE_0			BIT(2)
#define IOCTRL32_POC_SDA3			BIT(1)
#define IOCTRL32_POC_SCL3			BIT(0)
#define IOCTRL40_SD0TDSEL1			BIT(1)
#define IOCTRL40_SD0TDSEL0			BIT(0)

#define MOD_sel_canfd0_A			0
#define MOD_sel_canfd0_B			BIT(11)
#define MOD_sel_gether_A			0
#define MOD_sel_gether_B			BIT(10)
#define MOD_sel_hscif0_A			0
#define MOD_sel_hscif0_B			BIT(9)
#define MOD_sel_pwm0_A				0
#define MOD_sel_pwm0_B				BIT(8)
#define MOD_sel_pwm1_A				0
#define MOD_sel_pwm1_B				BIT(7)
#define MOD_sel_pwm2_A				0
#define MOD_sel_pwm2_B				BIT(6)
#define MOD_sel_pwm3_A				0
#define MOD_sel_pwm3_B				BIT(5)
#define MOD_sel_pwm4_A				0
#define MOD_sel_pwm4_B				BIT(4)
#define MOD_sel_rsp_A				0
#define MOD_sel_rsp_B				BIT(2)
#define MOD_sel_scif1_A				0
#define MOD_sel_scif1_B				BIT(1)
#define MOD_sel_tmu_A				0
#define MOD_sel_tmu_B				BIT(0)

static void pfc_reg_write(uint32_t addr, uint32_t data)
{
	mmio_write_32(PFC_PMMR, ~data);
	mmio_write_32((uintptr_t)addr, data);
}

void pfc_init_v3h(void)
{
	/* initialize module select */
	pfc_reg_write(PFC_MOD_SEL0, MOD_sel_canfd0_A
				  | MOD_sel_gether_A
				  | MOD_sel_hscif0_B
				  | MOD_sel_pwm0_A
				  | MOD_sel_pwm1_A
				  | MOD_sel_pwm2_A
				  | MOD_sel_pwm3_A
				  | MOD_sel_pwm4_A
				  | MOD_sel_rsp_A
				  | MOD_sel_scif1_A
				  | MOD_sel_tmu_A);

	/* initialize peripheral function select */
	pfc_reg_write(PFC_IPSR0, IPSR_28_FUNC(0)
			       | IPSR_24_FUNC(0)
			       | IPSR_20_FUNC(0)
			       | IPSR_16_FUNC(0)
			       | IPSR_12_FUNC(0)
			       | IPSR_8_FUNC(0)
			       | IPSR_4_FUNC(0)
			       | IPSR_0_FUNC(0));
	pfc_reg_write(PFC_IPSR1, IPSR_28_FUNC(0)
			       | IPSR_24_FUNC(0)
			       | IPSR_20_FUNC(0)
			       | IPSR_16_FUNC(0)
			       | IPSR_12_FUNC(0)
			       | IPSR_8_FUNC(0)
			       | IPSR_4_FUNC(0)
			       | IPSR_0_FUNC(0));
	pfc_reg_write(PFC_IPSR2, IPSR_28_FUNC(0)
			       | IPSR_24_FUNC(0)
			       | IPSR_20_FUNC(0)
			       | IPSR_16_FUNC(0)
			       | IPSR_12_FUNC(0)
			       | IPSR_8_FUNC(0)
			       | IPSR_4_FUNC(0)
			       | IPSR_0_FUNC(0));
	pfc_reg_write(PFC_IPSR3, IPSR_28_FUNC(0)
			       | IPSR_24_FUNC(0)
			       | IPSR_20_FUNC(0)
			       | IPSR_16_FUNC(0)
			       | IPSR_12_FUNC(0)
			       | IPSR_8_FUNC(0)
			       | IPSR_4_FUNC(0)
			       | IPSR_0_FUNC(0));
	pfc_reg_write(PFC_IPSR4, IPSR_28_FUNC(0)
			       | IPSR_24_FUNC(0)
			       | IPSR_20_FUNC(0)
			       | IPSR_16_FUNC(0)
			       | IPSR_12_FUNC(0)
			       | IPSR_8_FUNC(0)
			       | IPSR_4_FUNC(0)
			       | IPSR_0_FUNC(0));
	pfc_reg_write(PFC_IPSR5, IPSR_28_FUNC(4)
			       | IPSR_24_FUNC(4)
			       | IPSR_20_FUNC(0)
			       | IPSR_16_FUNC(0)
			       | IPSR_12_FUNC(0)
			       | IPSR_8_FUNC(0)
			       | IPSR_4_FUNC(0)
			       | IPSR_0_FUNC(0));
	pfc_reg_write(PFC_IPSR6, IPSR_28_FUNC(4)
			       | IPSR_24_FUNC(4)
			       | IPSR_20_FUNC(4)
			       | IPSR_16_FUNC(4)
			       | IPSR_12_FUNC(4)
			       | IPSR_8_FUNC(4)
			       | IPSR_4_FUNC(4)
			       | IPSR_0_FUNC(4));
	pfc_reg_write(PFC_IPSR7, IPSR_28_FUNC(0)
			       | IPSR_24_FUNC(4)
			       | IPSR_20_FUNC(4)
			       | IPSR_16_FUNC(0)
			       | IPSR_12_FUNC(0)
			       | IPSR_8_FUNC(0)
			       | IPSR_4_FUNC(0)
			       | IPSR_0_FUNC(4));
	pfc_reg_write(PFC_IPSR8, IPSR_28_FUNC(0)
			       | IPSR_24_FUNC(0)
			       | IPSR_20_FUNC(4)
			       | IPSR_16_FUNC(0)
			       | IPSR_12_FUNC(0)
			       | IPSR_8_FUNC(0)
			       | IPSR_4_FUNC(0)
			       | IPSR_0_FUNC(0));
	pfc_reg_write(PFC_IPSR9, IPSR_28_FUNC(0)
			       | IPSR_24_FUNC(0)
			       | IPSR_20_FUNC(0)
			       | IPSR_16_FUNC(0)
			       | IPSR_12_FUNC(0)
			       | IPSR_8_FUNC(0)
			       | IPSR_4_FUNC(0)
			       | IPSR_0_FUNC(0));
	pfc_reg_write(PFC_IPSR10, IPSR_28_FUNC(0)
				| IPSR_24_FUNC(0)
				| IPSR_20_FUNC(0)
				| IPSR_16_FUNC(0)
				| IPSR_12_FUNC(0)
				| IPSR_8_FUNC(0)
				| IPSR_4_FUNC(0)
				| IPSR_0_FUNC(0));

	/* initialize GPIO/perihperal function select */
	pfc_reg_write(PFC_GPSR0, 0x00000000);

	pfc_reg_write(PFC_GPSR1, GPSR1_DIGRF_CLKOUT
			       | GPSR1_DIGRF_CLKIN
			       | GPSR1_CANFD_CLK_A
			       | GPSR1_CANFD0_RX_A
			       | GPSR1_CANFD0_TX_A
			       | GPSR1_AVB_LINK
			       | GPSR1_AVB_PHY_INT
			       | GPSR1_AVB_MDC
			       | GPSR1_AVB_MDIO
			       | GPSR1_AVB_TXCREFCLK
			       | GPSR1_AVB_TD3
			       | GPSR1_AVB_TD2
			       | GPSR1_AVB_TD1
			       | GPSR1_AVB_TD0
			       | GPSR1_AVB_TXC
			       | GPSR1_AVB_TX_CTL
			       | GPSR1_AVB_RD3
			       | GPSR1_AVB_RD2
			       | GPSR1_AVB_RD1
			       | GPSR1_AVB_RD0
			       | GPSR1_AVB_RXC
			       | GPSR1_AVB_RX_CTL
			       | GPSR1_IRQ0);

	pfc_reg_write(PFC_GPSR2, 0x00000000);

	pfc_reg_write(PFC_GPSR3, GPSR3_VI1_FIELD
			       | GPSR3_VI1_DATA11
			       | GPSR3_VI1_DATA10
			       | GPSR3_VI1_DATA9
			       | GPSR3_VI1_DATA8
			       | GPSR3_VI1_DATA7
			       | GPSR3_VI1_DATA6
			       | GPSR3_VI1_DATA5
			       | GPSR3_VI1_DATA4
			       | GPSR3_VI1_DATA3
			       | GPSR3_VI1_DATA2);

	pfc_reg_write(PFC_GPSR4, GPSR4_GETHER_LINK_A
			       | GPSR4_GETHER_PHY_INT_A
			       | GPSR4_GETHER_MDC_A
			       | GPSR4_GETHER_MDIO_A
			       | GPSR4_GETHER_TXCREFCLK_MEGA
			       | GPSR4_GETHER_TXCREFCLK
			       | GPSR4_GETHER_TD3
			       | GPSR4_GETHER_TD2
			       | GPSR4_GETHER_TD1
			       | GPSR4_GETHER_TD0
			       | GPSR4_GETHER_TXC
			       | GPSR4_GETHER_TX_CTL
			       | GPSR4_GETHER_RD3
			       | GPSR4_GETHER_RD2
			       | GPSR4_GETHER_RD1
			       | GPSR4_GETHER_RD0
			       | GPSR4_GETHER_RXC
			       | GPSR4_GETHER_RX_CTL
			       | GPSR4_SDA2
			       | GPSR4_SCL2
			       | GPSR4_SDA1
			       | GPSR4_SCL1
			       | GPSR4_SDA0
			       | GPSR4_SCL0);

	pfc_reg_write(PFC_GPSR5, GPSR5_QSPI1_SSL
			       | GPSR5_QSPI1_IO3
			       | GPSR5_QSPI1_IO2
			       | GPSR5_QSPI1_MISO_IO1
			       | GPSR5_QSPI1_MOSI_IO0
			       | GPSR5_QSPI1_SPCLK
			       | GPSR5_QSPI0_SSL
			       | GPSR5_QSPI0_IO3
			       | GPSR5_QSPI0_IO2
			       | GPSR5_QSPI0_MISO_IO1
			       | GPSR5_QSPI0_MOSI_IO0
			       | GPSR5_QSPI0_SPCLK);



	/* initialize POC Control */

	pfc_reg_write(PFC_POCCTRL0, IOCTRL30_POC_VI0_DATA5
			       | IOCTRL30_POC_VI0_DATA4
			       | IOCTRL30_POC_VI0_DATA3
			       | IOCTRL30_POC_VI0_DATA2
			       | IOCTRL30_POC_VI0_DATA1
			       | IOCTRL30_POC_VI0_DATA0
			       | IOCTRL30_POC_VI0_VSYNC_N
			       | IOCTRL30_POC_VI0_HSYNC_N
			       | IOCTRL30_POC_VI0_CLKENB
			       | IOCTRL30_POC_VI0_CLK
			       | IOCTRL30_POC_DU_EXODDF_DU_ODDF_DISP_CDE
			       | IOCTRL30_POC_DU_EXVSYNC_DU_VSYNC
			       | IOCTRL30_POC_DU_EXHSYNC_DU_HSYNC
			       | IOCTRL30_POC_DU_DOTCLKOUT
			       | IOCTRL30_POC_DU_DB7
			       | IOCTRL30_POC_DU_DB6
			       | IOCTRL30_POC_DU_DB5
			       | IOCTRL30_POC_DU_DB4
			       | IOCTRL30_POC_DU_DB3
			       | IOCTRL30_POC_DU_DB2
			       | IOCTRL30_POC_DU_DG7
			       | IOCTRL30_POC_DU_DG6
			       | IOCTRL30_POC_DU_DG5
			       | IOCTRL30_POC_DU_DG4
			       | IOCTRL30_POC_DU_DG3
			       | IOCTRL30_POC_DU_DG2
			       | IOCTRL30_POC_DU_DR7
			       | IOCTRL30_POC_DU_DR6
			       | IOCTRL30_POC_DU_DR5
			       | IOCTRL30_POC_DU_DR4
			       | IOCTRL30_POC_DU_DR3
			       | IOCTRL30_POC_DU_DR2);

	pfc_reg_write(PFC_IOCTRL31, IOCTRL31_POC_MSIOF0_SS2
			       | IOCTRL31_POC_MSIOF0_SS1
			       | IOCTRL31_POC_MSIOF0_SYNC
			       | IOCTRL31_POC_MSIOF0_SCK
			       | IOCTRL31_POC_MSIOF0_TXD
			       | IOCTRL31_POC_MSIOF0_RXD
			       | IOCTRL31_POC_MSIOF0_IRQ5
			       | IOCTRL31_POC_MSIOF0_IRQ4
			       | IOCTRL31_POC_VI1_FIELD
			       | IOCTRL31_POC_VI1_DATA11
			       | IOCTRL31_POC_VI1_DATA10
			       | IOCTRL31_POC_VI1_DATA9
			       | IOCTRL31_POC_VI1_DATA8
			       | IOCTRL31_POC_VI1_DATA7
			       | IOCTRL31_POC_VI1_DATA6
			       | IOCTRL31_POC_VI1_DATA5
			       | IOCTRL31_POC_VI1_DATA4
			       | IOCTRL31_POC_VI1_DATA3
			       | IOCTRL31_POC_VI1_DATA2
			       | IOCTRL31_POC_VI1_DATA1
			       | IOCTRL31_POC_VI1_DATA0
			       | IOCTRL31_POC_VI1_VSYNC
			       | IOCTRL31_POC_VI1_HSYNC
			       | IOCTRL31_POC_VI1_CLKENB
			       | IOCTRL31_POC_VI1_CLK
			       | IOCTRL31_POC_VI0_FIELD
			       | IOCTRL31_POC_VI0_DATA11
			       | IOCTRL31_POC_VI0_DATA10
			       | IOCTRL31_POC_VI0_DATA9
			       | IOCTRL31_POC_VI0_DATA8
			       | IOCTRL31_POC_VI0_DATA7
			       | IOCTRL31_POC_VI0_DATA6
			       | IOCTRL31_POC_VI0_DATA6);

	pfc_reg_write(PFC_POCCTRL2, IOCTRL32_POC_FSO_TOE
			       | IOCTRL32_POC_FSO_CFE_1
			       | IOCTRL32_POC_FSO_CFE_0
			       | IOCTRL32_POC_SDA3
			       | IOCTRL32_POC_SCL3);

	pfc_reg_write(PFC_IOCTRL33, 0x00000000);

	pfc_reg_write(PFC_TDSELCTRL0, 0x00000000);

	/* initialize LSI pin pull-up/down control */
	pfc_reg_write(PFC_PUD0, 0x80000000U);
	pfc_reg_write(PFC_PUD1, 0x1B01C77CU);
	pfc_reg_write(PFC_PUD2, 0x00000000U);
	pfc_reg_write(PFC_PUD3, 0x0F800008U);
	pfc_reg_write(PFC_PUD4, 0x03807C00U);

	/* initialize LSI pin pull-enable register */
	pfc_reg_write(PFC_PUEN0, 0x0035F721U);
	pfc_reg_write(PFC_PUEN1, 0x7E01C700U);
	pfc_reg_write(PFC_PUEN2, 0x003F0000U);
	pfc_reg_write(PFC_PUEN3, 0x07000000U);
	pfc_reg_write(PFC_PUEN4, 0x0381E800U);

	/* initialize positive/negative logic select */
	mmio_write_32(GPIO_POSNEG0, 0x00000000U);
	mmio_write_32(GPIO_POSNEG1, 0x00000000U);
	mmio_write_32(GPIO_POSNEG2, 0x00000000U);
	mmio_write_32(GPIO_POSNEG3, 0x00000000U);
	mmio_write_32(GPIO_POSNEG4, 0x00000000U);
	mmio_write_32(GPIO_POSNEG5, 0x00000000U);

	/* initialize general IO/interrupt switching */
	mmio_write_32(GPIO_IOINTSEL0, 0x00000000U);
	mmio_write_32(GPIO_IOINTSEL1, 0x00000000U);
	mmio_write_32(GPIO_IOINTSEL2, 0x00000000U);
	mmio_write_32(GPIO_IOINTSEL3, 0x00000000U);
	mmio_write_32(GPIO_IOINTSEL4, 0x00000000U);
	mmio_write_32(GPIO_IOINTSEL5, 0x00000000U);

	/* initialize general output register */
	mmio_write_32(GPIO_OUTDT1, 0x00010000U);
	mmio_write_32(GPIO_OUTDT4, 0x00400000U);
	mmio_write_32(GPIO_OUTDT5, 0x00007000U);

	/* initialize general input/output switching */
	mmio_write_32(GPIO_INOUTSEL0, 0x00000000U);
	mmio_write_32(GPIO_INOUTSEL1, 0x00010000U);
	mmio_write_32(GPIO_INOUTSEL2, 0x00000000U);
	mmio_write_32(GPIO_INOUTSEL3, 0x00000000U);
	mmio_write_32(GPIO_INOUTSEL4, 0x00400000U);
	mmio_write_32(GPIO_INOUTSEL5, 0x00007000U);
}
