{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542973004037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542973004039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 11:36:43 2018 " "Processing started: Fri Nov 23 11:36:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542973004039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542973004039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex6 -c ex6_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex6 -c ex6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542973004039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542973004280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542973004280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktick.v 1 1 " "Found 1 design units, including 1 entities, in source file clktick.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick " "Found entity 1: clktick" {  } { { "clktick.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/clktick.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542973012985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542973012985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a26 A26 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a26\" differs only in case from object \"A26\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a27 A27 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a27\" differs only in case from object \"A27\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a28 A28 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a28\" differs only in case from object \"A28\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a29 A29 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a29\" differs only in case from object \"A29\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a30 A30 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a30\" differs only in case from object \"A30\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a31 A31 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a31\" differs only in case from object \"A31\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a32 A32 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a32\" differs only in case from object \"A32\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a33 A33 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a33\" differs only in case from object \"A33\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a34 A34 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a34\" differs only in case from object \"A34\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a35 A35 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a35\" differs only in case from object \"A35\" in the same scope" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "../../lib/bin2bcd_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542973012986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542973012986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "../../lib/add3_ge5.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/add3_ge5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542973012987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542973012987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../../lib/hex_to_7seg.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542973012987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542973012987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex6_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex6_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex6_top " "Found entity 1: ex6_top" {  } { { "ex6_top.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542973012988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542973012988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_16.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Found entity 1: counter_16" {  } { { "counter_16.v" "" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/counter_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542973012988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542973012988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex6_top " "Elaborating entity \"ex6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542973013038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick clktick:ClockDivider " "Elaborating entity \"clktick\" for hierarchy \"clktick:ClockDivider\"" {  } { { "ex6_top.v" "ClockDivider" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542973013040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_16 counter_16:Counter " "Elaborating entity \"counter_16\" for hierarchy \"counter_16:Counter\"" {  } { { "ex6_top.v" "Counter" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542973013042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 bin2bcd_16:BCDDecoder " "Elaborating entity \"bin2bcd_16\" for hierarchy \"bin2bcd_16:BCDDecoder\"" {  } { { "ex6_top.v" "BCDDecoder" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542973013043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 bin2bcd_16:BCDDecoder\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"bin2bcd_16:BCDDecoder\|add3_ge5:A1\"" {  } { { "../../lib/bin2bcd_16.v" "A1" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/lib/bin2bcd_16.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542973013044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:Display0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:Display0\"" {  } { { "ex6_top.v" "Display0" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542973013052 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd0\[5\] " "Net \"bcd0\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd0\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd0\[4\] " "Net \"bcd0\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd0\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd1\[5\] " "Net \"bcd1\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd1\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd1\[4\] " "Net \"bcd1\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd1\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd2\[5\] " "Net \"bcd2\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd2\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd2\[4\] " "Net \"bcd2\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd2\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd3\[5\] " "Net \"bcd3\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd3\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd3\[4\] " "Net \"bcd3\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd3\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd4\[5\] " "Net \"bcd4\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd4\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd4\[4\] " "Net \"bcd4\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd4\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542973013074 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd0\[5\] " "Net \"bcd0\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd0\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd0\[4\] " "Net \"bcd0\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd0\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd1\[5\] " "Net \"bcd1\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd1\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd1\[4\] " "Net \"bcd1\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd1\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd2\[5\] " "Net \"bcd2\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd2\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd2\[4\] " "Net \"bcd2\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd2\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd3\[5\] " "Net \"bcd3\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd3\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd3\[4\] " "Net \"bcd3\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd3\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd4\[5\] " "Net \"bcd4\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd4\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd4\[4\] " "Net \"bcd4\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd4\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013074 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542973013074 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd0\[5\] " "Net \"bcd0\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd0\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd0\[4\] " "Net \"bcd0\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd0\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd1\[5\] " "Net \"bcd1\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd1\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd1\[4\] " "Net \"bcd1\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd1\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd2\[5\] " "Net \"bcd2\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd2\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd2\[4\] " "Net \"bcd2\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd2\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd3\[5\] " "Net \"bcd3\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd3\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd3\[4\] " "Net \"bcd3\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd3\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd4\[5\] " "Net \"bcd4\[5\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd4\[5\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013075 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd4\[4\] " "Net \"bcd4\[4\]\" is missing source, defaulting to GND" {  } { { "ex6_top.v" "bcd4\[4\]" { Text "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/ex6_top.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542973013075 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542973013075 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542973013511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542973013701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/output_files/ex6_top.map.smsg " "Generated suppressed messages file /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment6/output_files/ex6_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542973013991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542973014065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542973014065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542973014110 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542973014110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542973014110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542973014110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "995 " "Peak virtual memory: 995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542973014117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 11:36:54 2018 " "Processing ended: Fri Nov 23 11:36:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542973014117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542973014117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542973014117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542973014117 ""}
