INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT16/SCS_TT16.sim/sim_1/synth/timing/xsim/CDELAY_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCS_TT
INFO: [VRFC 10-311] analyzing module SCS_TT_CTR
INFO: [VRFC 10-311] analyzing module SCS_TT_TT_CDELAY_0_0
INFO: [VRFC 10-311] analyzing module SCS_TT_TT_CDELAY_0_1
INFO: [VRFC 10-311] analyzing module SCS_TT_TT_CDELAY_1_0
INFO: [VRFC 10-311] analyzing module SCS_TT_TT_CDELAY_2_0
INFO: [VRFC 10-311] analyzing module SCS_TT_TT_CDELAY_2_1
INFO: [VRFC 10-311] analyzing module SCS_TT_TT_DETECTOR_0_0
INFO: [VRFC 10-311] analyzing module SCS_TT_wrapper
INFO: [VRFC 10-311] analyzing module TT_CDELAY
INFO: [VRFC 10-311] analyzing module TT_CDELAY_0
INFO: [VRFC 10-311] analyzing module TT_CDELAY_1
INFO: [VRFC 10-311] analyzing module TT_CDELAY_2
INFO: [VRFC 10-311] analyzing module TT_CDELAY_3
INFO: [VRFC 10-311] analyzing module TT_DETECTOR
INFO: [VRFC 10-311] analyzing module c_counter_binary_v12_0_13
INFO: [VRFC 10-311] analyzing module c_addsub_v12_0_13_fabric_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_v12_0_13_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_v12_0_13_lut6_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_v12_0_13_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_v12_0_13_viv
INFO: [VRFC 10-311] analyzing module c_reg_fd_v12_0_6_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT16/SCS_TT16.srcs/sources_1/new/TT_CDELAY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TT_CDELAY'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT16/SCS_TT16.srcs/sim_1/new/CDELAY_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CDELAY_TB'
