// Seed: 4144570378
module module_0 (
    output wor  id_0,
    input  tri  id_1
    , id_4,
    output tri1 id_2
);
  wire id_5;
  tri  id_6;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8,
    output tri id_9,
    input tri id_10,
    input wand id_11,
    input wand id_12
);
  wire id_14, id_15;
  module_0(
      id_8, id_11, id_4
  );
endmodule
