<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='517' type='bool llvm::TargetRegisterInfo::isConstantPhysReg(llvm::MCRegister PhysReg) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='63' u='c' c='_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='515'>/// Returns true if PhysReg is unallocatable and constant throughout the
  /// function.  Used by MachineRegisterInfo::isConstantPhysReg().</doc>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='517' u='c' c='_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegENS_10MCRegisterE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='354' c='_ZNK4llvm19AArch64RegisterInfo17isConstantPhysRegENS_10MCRegisterE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2237' c='_ZNK4llvm14SIRegisterInfo17isConstantPhysRegENS_10MCRegisterE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='113' c='_ZNK4llvm17RISCVRegisterInfo17isConstantPhysRegENS_10MCRegisterE'/>
