Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jun  1 13:25:37 2024
| Host         : DESKTOP-K6E9EK3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                445         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  16          
TIMING-18  Warning           Missing input or output delay                              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (445)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2170)
5. checking no_input_delay (17)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (445)
--------------------------
 There are 445 register/latch pins with no clock driven by root clock pin: div10to1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2170)
---------------------------------------------------
 There are 2170 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.892        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.892        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 div10to1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.890ns (21.556%)  route 3.239ns (78.444%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    div10to1/CLK
    SLICE_X38Y41         FDCE                                         r  div10to1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  div10to1/counter_reg[4]/Q
                         net (fo=2, routed)           0.954     6.557    div10to1/counter[4]
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  div10to1/counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.097    div10to1/counter[31]_i_8_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.221 r  div10to1/counter[31]_i_3/O
                         net (fo=32, routed)          1.869     9.090    div10to1/counter[31]_i_3_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I1_O)        0.124     9.214 r  div10to1/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.214    div10to1/counter_0[31]
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y47         FDCE (Setup_fdce_C_D)        0.079    15.106    div10to1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 div10to1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.890ns (21.629%)  route 3.225ns (78.371%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    div10to1/CLK
    SLICE_X38Y41         FDCE                                         r  div10to1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  div10to1/counter_reg[4]/Q
                         net (fo=2, routed)           0.954     6.557    div10to1/counter[4]
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  div10to1/counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.097    div10to1/counter[31]_i_8_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.221 r  div10to1/counter[31]_i_3/O
                         net (fo=32, routed)          1.855     9.076    div10to1/counter[31]_i_3_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I1_O)        0.124     9.200 r  div10to1/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.200    div10to1/counter_0[30]
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y47         FDCE (Setup_fdce_C_D)        0.079    15.106    div10to1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 div10to1/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.890ns (22.439%)  route 3.076ns (77.561%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  div10to1/counter_reg[28]/Q
                         net (fo=2, routed)           0.818     6.424    div10to1/counter[28]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.548 r  div10to1/counter[31]_i_9/O
                         net (fo=1, routed)           0.421     6.969    div10to1/counter[31]_i_9_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.093 r  div10to1/counter[31]_i_4/O
                         net (fo=32, routed)          1.837     8.930    div10to1/counter[31]_i_4_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.054 r  div10to1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.054    div10to1/counter_0[5]
    SLICE_X36Y42         FDCE                                         r  div10to1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    div10to1/CLK
    SLICE_X36Y42         FDCE                                         r  div10to1/counter_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.029    15.054    div10to1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 div10to1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 2.335ns (58.173%)  route 1.679ns (41.827%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    div10to1/CLK
    SLICE_X36Y41         FDCE                                         r  div10to1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  div10to1/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.273    div10to1/counter[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.947 r  div10to1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.947    div10to1/counter_reg[4]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  div10to1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    div10to1/counter_reg[8]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  div10to1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.175    div10to1/counter_reg[12]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  div10to1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.289    div10to1/counter_reg[16]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  div10to1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.403    div10to1/counter_reg[20]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  div10to1/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    div10to1/counter_reg[24]_i_2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  div10to1/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    div10to1/counter_reg[28]_i_2_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.853 r  div10to1/counter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.947     8.800    div10to1/data0[29]
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.299     9.099 r  div10to1/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.099    div10to1/counter_0[29]
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y47         FDCE (Setup_fdce_C_D)        0.081    15.108    div10to1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 div10to1/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.890ns (22.480%)  route 3.069ns (77.520%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  div10to1/counter_reg[28]/Q
                         net (fo=2, routed)           0.818     6.424    div10to1/counter[28]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.548 r  div10to1/counter[31]_i_9/O
                         net (fo=1, routed)           0.421     6.969    div10to1/counter[31]_i_9_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.093 r  div10to1/counter[31]_i_4/O
                         net (fo=32, routed)          1.829     8.922    div10to1/counter[31]_i_4_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.046 r  div10to1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.046    div10to1/counter_0[7]
    SLICE_X36Y42         FDCE                                         r  div10to1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    div10to1/CLK
    SLICE_X36Y42         FDCE                                         r  div10to1/counter_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.031    15.056    div10to1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 div10to1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 2.337ns (60.328%)  route 1.537ns (39.672%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    div10to1/CLK
    SLICE_X36Y41         FDCE                                         r  div10to1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  div10to1/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.273    div10to1/counter[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.947 r  div10to1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.947    div10to1/counter_reg[4]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  div10to1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    div10to1/counter_reg[8]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  div10to1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.175    div10to1/counter_reg[12]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  div10to1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.289    div10to1/counter_reg[16]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  div10to1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.403    div10to1/counter_reg[20]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  div10to1/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    div10to1/counter_reg[24]_i_2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.851 r  div10to1/counter_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.805     8.656    div10to1/data0[26]
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.303     8.959 r  div10to1/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.959    div10to1/counter_0[26]
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    div10to1/CLK
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.031    15.058    div10to1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 div10to1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 2.241ns (59.267%)  route 1.540ns (40.733%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    div10to1/CLK
    SLICE_X36Y41         FDCE                                         r  div10to1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  div10to1/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.273    div10to1/counter[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.947 r  div10to1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.947    div10to1/counter_reg[4]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  div10to1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    div10to1/counter_reg[8]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  div10to1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.175    div10to1/counter_reg[12]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  div10to1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.289    div10to1/counter_reg[16]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  div10to1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.403    div10to1/counter_reg[20]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  div10to1/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    div10to1/counter_reg[24]_i_2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.756 r  div10to1/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.808     8.564    div10to1/data0[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.302     8.866 r  div10to1/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     8.866    div10to1/counter_0[27]
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    div10to1/CLK
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.031    15.058    div10to1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 div10to1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 2.223ns (59.125%)  route 1.537ns (40.875%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    div10to1/CLK
    SLICE_X36Y41         FDCE                                         r  div10to1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  div10to1/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.273    div10to1/counter[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.947 r  div10to1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.947    div10to1/counter_reg[4]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  div10to1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.061    div10to1/counter_reg[8]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  div10to1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.175    div10to1/counter_reg[12]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  div10to1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.289    div10to1/counter_reg[16]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  div10to1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.403    div10to1/counter_reg[20]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.737 r  div10to1/counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.805     8.542    div10to1/data0[22]
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.303     8.845 r  div10to1/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.845    div10to1/counter_0[22]
    SLICE_X36Y46         FDCE                                         r  div10to1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    div10to1/CLK
    SLICE_X36Y46         FDCE                                         r  div10to1/counter_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.031    15.057    div10to1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 div10to1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.890ns (23.712%)  route 2.863ns (76.288%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    div10to1/CLK
    SLICE_X38Y41         FDCE                                         r  div10to1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  div10to1/counter_reg[4]/Q
                         net (fo=2, routed)           0.954     6.557    div10to1/counter[4]
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  div10to1/counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.097    div10to1/counter[31]_i_8_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.221 r  div10to1/counter[31]_i_3/O
                         net (fo=32, routed)          1.493     8.715    div10to1/counter[31]_i_3_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.839 r  div10to1/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.839    div10to1/counter_0[21]
    SLICE_X36Y46         FDCE                                         r  div10to1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    div10to1/CLK
    SLICE_X36Y46         FDCE                                         r  div10to1/counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.029    15.055    div10to1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 div10to1/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.890ns (23.449%)  route 2.905ns (76.551%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  div10to1/counter_reg[28]/Q
                         net (fo=2, routed)           0.818     6.424    div10to1/counter[28]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.548 r  div10to1/counter[31]_i_9/O
                         net (fo=1, routed)           0.421     6.969    div10to1/counter[31]_i_9_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.093 r  div10to1/counter[31]_i_4/O
                         net (fo=32, routed)          1.666     8.759    div10to1/counter[31]_i_4_n_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.883 r  div10to1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.883    div10to1/counter_0[6]
    SLICE_X38Y42         FDCE                                         r  div10to1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    div10to1/CLK
    SLICE_X38Y42         FDCE                                         r  div10to1/counter_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.077    15.102    div10to1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  6.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div10to1/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    div10to1/CLK
    SLICE_X38Y46         FDCE                                         r  div10to1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  div10to1/clk_out_reg/Q
                         net (fo=2, routed)           0.175     1.785    div10to1/JC_OBUF[0]
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  div10to1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.830    div10to1/clk_out_i_1_n_0
    SLICE_X38Y46         FDCE                                         r  div10to1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    div10to1/CLK
    SLICE_X38Y46         FDCE                                         r  div10to1/clk_out_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.120     1.566    div10to1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 div10to1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    div10to1/CLK
    SLICE_X38Y41         FDCE                                         r  div10to1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  div10to1/counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.842    div10to1/counter[0]
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  div10to1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    div10to1/counter_0[0]
    SLICE_X38Y41         FDCE                                         r  div10to1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div10to1/CLK
    SLICE_X38Y41         FDCE                                         r  div10to1/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y41         FDCE (Hold_fdce_C_D)         0.121     1.566    div10to1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 div10to1/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.045%)  route 0.306ns (56.955%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    div10to1/CLK
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  div10to1/counter_reg[27]/Q
                         net (fo=2, routed)           0.134     1.722    div10to1/counter[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.767 r  div10to1/counter[31]_i_4/O
                         net (fo=32, routed)          0.172     1.939    div10to1/counter[31]_i_4_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.984 r  div10to1/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     1.984    div10to1/counter_0[29]
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[29]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y47         FDCE (Hold_fdce_C_D)         0.121     1.584    div10to1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 div10to1/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.360%)  route 0.278ns (54.640%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    div10to1/CLK
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  div10to1/counter_reg[27]/Q
                         net (fo=2, routed)           0.134     1.722    div10to1/counter[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.767 r  div10to1/counter[31]_i_4/O
                         net (fo=32, routed)          0.144     1.911    div10to1/counter[31]_i_4_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.956 r  div10to1/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.956    div10to1/counter_0[27]
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    div10to1/CLK
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[27]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.092     1.539    div10to1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 div10to1/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.041%)  route 0.332ns (58.959%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    div10to1/CLK
    SLICE_X36Y42         FDCE                                         r  div10to1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  div10to1/counter_reg[8]/Q
                         net (fo=2, routed)           0.207     1.793    div10to1/counter[8]
    SLICE_X36Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.838 r  div10to1/counter[31]_i_2/O
                         net (fo=32, routed)          0.125     1.963    div10to1/counter[31]_i_2_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.045     2.008 r  div10to1/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.008    div10to1/counter_0[9]
    SLICE_X38Y43         FDCE                                         r  div10to1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    div10to1/CLK
    SLICE_X38Y43         FDCE                                         r  div10to1/counter_reg[9]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y43         FDCE (Hold_fdce_C_D)         0.120     1.582    div10to1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 div10to1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.776%)  route 0.365ns (61.224%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    div10to1/CLK
    SLICE_X36Y41         FDCE                                         r  div10to1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  div10to1/counter_reg[3]/Q
                         net (fo=2, routed)           0.134     1.720    div10to1/counter[3]
    SLICE_X36Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.765 r  div10to1/counter[31]_i_3/O
                         net (fo=32, routed)          0.231     1.996    div10to1/counter[31]_i_3_n_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.045     2.041 r  div10to1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.041    div10to1/counter_0[6]
    SLICE_X38Y42         FDCE                                         r  div10to1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div10to1/CLK
    SLICE_X38Y42         FDCE                                         r  div10to1/counter_reg[6]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.120     1.581    div10to1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 div10to1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.231ns (41.530%)  route 0.325ns (58.470%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    div10to1/CLK
    SLICE_X36Y41         FDCE                                         r  div10to1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  div10to1/counter_reg[3]/Q
                         net (fo=2, routed)           0.134     1.720    div10to1/counter[3]
    SLICE_X36Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.765 r  div10to1/counter[31]_i_3/O
                         net (fo=32, routed)          0.191     1.956    div10to1/counter[31]_i_3_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.045     2.001 r  div10to1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.001    div10to1/counter_0[3]
    SLICE_X36Y41         FDCE                                         r  div10to1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div10to1/CLK
    SLICE_X36Y41         FDCE                                         r  div10to1/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.092     1.537    div10to1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 div10to1/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.231ns (38.204%)  route 0.374ns (61.796%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    div10to1/CLK
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  div10to1/counter_reg[27]/Q
                         net (fo=2, routed)           0.134     1.722    div10to1/counter[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.767 r  div10to1/counter[31]_i_4/O
                         net (fo=32, routed)          0.240     2.007    div10to1/counter[31]_i_4_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I2_O)        0.045     2.052 r  div10to1/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     2.052    div10to1/counter_0[31]
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[31]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y47         FDCE (Hold_fdce_C_D)         0.121     1.584    div10to1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 div10to1/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.231ns (37.956%)  route 0.378ns (62.044%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    div10to1/CLK
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  div10to1/counter_reg[27]/Q
                         net (fo=2, routed)           0.134     1.722    div10to1/counter[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.767 r  div10to1/counter[31]_i_4/O
                         net (fo=32, routed)          0.244     2.011    div10to1/counter[31]_i_4_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I2_O)        0.045     2.056 r  div10to1/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.056    div10to1/counter_0[24]
    SLICE_X38Y46         FDCE                                         r  div10to1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    div10to1/CLK
    SLICE_X38Y46         FDCE                                         r  div10to1/counter_reg[24]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.121     1.583    div10to1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 div10to1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div10to1/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.231ns (37.876%)  route 0.379ns (62.124%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    div10to1/CLK
    SLICE_X36Y45         FDCE                                         r  div10to1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  div10to1/counter_reg[18]/Q
                         net (fo=2, routed)           0.187     1.774    div10to1/counter[18]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.819 r  div10to1/counter[31]_i_5/O
                         net (fo=32, routed)          0.192     2.011    div10to1/counter[31]_i_5_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.045     2.056 r  div10to1/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.056    div10to1/counter_0[19]
    SLICE_X38Y45         FDCE                                         r  div10to1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    div10to1/CLK
    SLICE_X38Y45         FDCE                                         r  div10to1/counter_reg[19]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.120     1.582    div10to1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.474    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   div10to1/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y41   div10to1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   div10to1/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   div10to1/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   div10to1/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   div10to1/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   div10to1/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   div10to1/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y44   div10to1/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   div10to1/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   div10to1/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y41   div10to1/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y41   div10to1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   div10to1/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   div10to1/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y41   div10to1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y41   div10to1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   div10to1/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2200 Endpoints
Min Delay          2200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Register_File/register_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.458ns  (logic 3.042ns (21.040%)  route 11.416ns (78.960%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[4]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  riscv32i/Program_Counter/pc_reg[4]/Q
                         net (fo=100, routed)         1.596     2.052    riscv32i/Instr_Decoder/pc_debug_o[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  riscv32i/Instr_Decoder/rs1_addr__4/O
                         net (fo=2, routed)           1.315     3.492    riscv32i/Instr_Decoder/rs1_addr__4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     3.616 r  riscv32i/Instr_Decoder/rs1_addr__24/O
                         net (fo=1, routed)           0.499     4.114    riscv32i/Program_Counter/operand_a[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.640 r  riscv32i/Program_Counter/register_reg[2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.640    riscv32i/Program_Counter/register_reg[2][3]_i_2_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  riscv32i/Program_Counter/register_reg[2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.754    riscv32i/Program_Counter/register_reg[2][7]_i_2_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.976 r  riscv32i/Program_Counter/register_reg[2][11]_i_2/O[0]
                         net (fo=153, routed)         3.707     8.683    riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/A6
    SLICE_X56Y50         MUXF7 (Prop_muxf7_S_O)       0.467     9.150 r  riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000     9.150    riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/O1
    SLICE_X56Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.238 r  riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           1.209    10.447    riscv32i/LSU/dmem/DMEM_reg_0_255_3_3_n_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.347    10.794 r  riscv32i/LSU/dmem/register[2][3]_i_7/O
                         net (fo=1, routed)           0.444    11.238    riscv32i/Program_Counter/register[2][3]_i_3_2
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.326    11.564 r  riscv32i/Program_Counter/register[2][3]_i_4/O
                         net (fo=1, routed)           0.789    12.353    riscv32i/Program_Counter/LSU/rdata_o[3]
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  riscv32i/Program_Counter/register[2][3]_i_3/O
                         net (fo=1, routed)           0.850    13.327    riscv32i/Program_Counter/ld_data[3]
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.451 r  riscv32i/Program_Counter/register[2][3]_i_1/O
                         net (fo=4, routed)           1.007    14.458    riscv32i/Register_File/D[3]
    SLICE_X63Y61         FDCE                                         r  riscv32i/Register_File/register_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Register_File/register_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.362ns  (logic 2.812ns (19.580%)  route 11.550ns (80.420%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[4]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  riscv32i/Program_Counter/pc_reg[4]/Q
                         net (fo=100, routed)         1.596     2.052    riscv32i/Instr_Decoder/pc_debug_o[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  riscv32i/Instr_Decoder/rs1_addr__4/O
                         net (fo=2, routed)           1.315     3.492    riscv32i/Instr_Decoder/rs1_addr__4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     3.616 r  riscv32i/Instr_Decoder/rs1_addr__24/O
                         net (fo=1, routed)           0.499     4.114    riscv32i/Program_Counter/operand_a[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.640 r  riscv32i/Program_Counter/register_reg[2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.640    riscv32i/Program_Counter/register_reg[2][3]_i_2_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  riscv32i/Program_Counter/register_reg[2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.754    riscv32i/Program_Counter/register_reg[2][7]_i_2_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.976 r  riscv32i/Program_Counter/register_reg[2][11]_i_2/O[0]
                         net (fo=153, routed)         3.856     8.832    riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/A6
    SLICE_X56Y51         MUXF7 (Prop_muxf7_S_O)       0.467     9.299 r  riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     9.299    riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/O1
    SLICE_X56Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     9.387 r  riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           1.061    10.448    riscv32i/LSU/dmem/DMEM_reg_0_255_2_2_n_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.319    10.767 r  riscv32i/LSU/dmem/register[2][2]_i_6/O
                         net (fo=1, routed)           0.665    11.433    riscv32i/Program_Counter/register[2][2]_i_2_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.557 r  riscv32i/Program_Counter/register[2][2]_i_3/O
                         net (fo=1, routed)           0.809    12.366    riscv32i/Program_Counter/LSU/rdata_o[2]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.490 r  riscv32i/Program_Counter/register[2][2]_i_2/O
                         net (fo=1, routed)           0.900    13.390    riscv32i/Program_Counter/ld_data[2]
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  riscv32i/Program_Counter/register[2][2]_i_1/O
                         net (fo=4, routed)           0.848    14.362    riscv32i/Register_File/D[2]
    SLICE_X61Y62         FDCE                                         r  riscv32i/Register_File/register_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Register_File/register_reg[5][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.258ns  (logic 2.794ns (19.596%)  route 11.464ns (80.404%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[4]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  riscv32i/Program_Counter/pc_reg[4]/Q
                         net (fo=100, routed)         1.596     2.052    riscv32i/Instr_Decoder/pc_debug_o[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  riscv32i/Instr_Decoder/rs1_addr__4/O
                         net (fo=2, routed)           1.315     3.492    riscv32i/Instr_Decoder/rs1_addr__4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     3.616 r  riscv32i/Instr_Decoder/rs1_addr__24/O
                         net (fo=1, routed)           0.499     4.114    riscv32i/Program_Counter/operand_a[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     4.670 f  riscv32i/Program_Counter/register_reg[2][3]_i_2/O[2]
                         net (fo=165, routed)         1.198     5.869    riscv32i/Program_Counter/ALU/data0[2]
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.302     6.171 f  riscv32i/Program_Counter/io_hex1_o[15]_i_3/O
                         net (fo=10, routed)          0.840     7.010    riscv32i/Program_Counter/io_hex1_o[15]_i_3_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.152     7.162 f  riscv32i/Program_Counter/io_hex0_o[15]_i_6/O
                         net (fo=5, routed)           1.239     8.402    riscv32i/Program_Counter/io_hex0_o[15]_i_6_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.728 r  riscv32i/Program_Counter/register[2][15]_i_14/O
                         net (fo=48, routed)          2.124    10.852    riscv32i/LSU/register[2][15]_i_4_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.976 r  riscv32i/LSU/register[2][15]_i_16/O
                         net (fo=1, routed)           0.000    10.976    riscv32i/LSU/register[2][15]_i_16_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    11.185 r  riscv32i/LSU/register_reg[2][15]_i_9/O
                         net (fo=1, routed)           0.650    11.835    riscv32i/Program_Counter/register_reg[4][15]_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I4_O)        0.297    12.132 r  riscv32i/Program_Counter/register[2][15]_i_4/O
                         net (fo=1, routed)           1.009    13.141    riscv32i/WriteBack_MUX/register_reg[4][15]_0[2]
    SLICE_X63Y67         LUT5 (Prop_lut5_I1_O)        0.124    13.265 r  riscv32i/WriteBack_MUX/register[2][15]_i_2/O
                         net (fo=4, routed)           0.993    14.258    riscv32i/Register_File/D[15]
    SLICE_X59Y64         FDCE                                         r  riscv32i/Register_File/register_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Register_File/register_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.172ns  (logic 3.042ns (21.464%)  route 11.130ns (78.536%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[4]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  riscv32i/Program_Counter/pc_reg[4]/Q
                         net (fo=100, routed)         1.596     2.052    riscv32i/Instr_Decoder/pc_debug_o[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  riscv32i/Instr_Decoder/rs1_addr__4/O
                         net (fo=2, routed)           1.315     3.492    riscv32i/Instr_Decoder/rs1_addr__4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     3.616 r  riscv32i/Instr_Decoder/rs1_addr__24/O
                         net (fo=1, routed)           0.499     4.114    riscv32i/Program_Counter/operand_a[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.640 r  riscv32i/Program_Counter/register_reg[2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.640    riscv32i/Program_Counter/register_reg[2][3]_i_2_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  riscv32i/Program_Counter/register_reg[2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.754    riscv32i/Program_Counter/register_reg[2][7]_i_2_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.976 r  riscv32i/Program_Counter/register_reg[2][11]_i_2/O[0]
                         net (fo=153, routed)         3.707     8.683    riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/A6
    SLICE_X56Y50         MUXF7 (Prop_muxf7_S_O)       0.467     9.150 r  riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000     9.150    riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/O1
    SLICE_X56Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.238 r  riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           1.209    10.447    riscv32i/LSU/dmem/DMEM_reg_0_255_3_3_n_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.347    10.794 r  riscv32i/LSU/dmem/register[2][3]_i_7/O
                         net (fo=1, routed)           0.444    11.238    riscv32i/Program_Counter/register[2][3]_i_3_2
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.326    11.564 r  riscv32i/Program_Counter/register[2][3]_i_4/O
                         net (fo=1, routed)           0.789    12.353    riscv32i/Program_Counter/LSU/rdata_o[3]
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  riscv32i/Program_Counter/register[2][3]_i_3/O
                         net (fo=1, routed)           0.850    13.327    riscv32i/Program_Counter/ld_data[3]
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.451 r  riscv32i/Program_Counter/register[2][3]_i_1/O
                         net (fo=4, routed)           0.721    14.172    riscv32i/Register_File/D[3]
    SLICE_X64Y61         FDCE                                         r  riscv32i/Register_File/register_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Register_File/register_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.165ns  (logic 3.042ns (21.476%)  route 11.123ns (78.524%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[4]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  riscv32i/Program_Counter/pc_reg[4]/Q
                         net (fo=100, routed)         1.596     2.052    riscv32i/Instr_Decoder/pc_debug_o[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  riscv32i/Instr_Decoder/rs1_addr__4/O
                         net (fo=2, routed)           1.315     3.492    riscv32i/Instr_Decoder/rs1_addr__4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     3.616 r  riscv32i/Instr_Decoder/rs1_addr__24/O
                         net (fo=1, routed)           0.499     4.114    riscv32i/Program_Counter/operand_a[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.640 r  riscv32i/Program_Counter/register_reg[2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.640    riscv32i/Program_Counter/register_reg[2][3]_i_2_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  riscv32i/Program_Counter/register_reg[2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.754    riscv32i/Program_Counter/register_reg[2][7]_i_2_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.976 r  riscv32i/Program_Counter/register_reg[2][11]_i_2/O[0]
                         net (fo=153, routed)         3.707     8.683    riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/A6
    SLICE_X56Y50         MUXF7 (Prop_muxf7_S_O)       0.467     9.150 r  riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000     9.150    riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/O1
    SLICE_X56Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.238 r  riscv32i/LSU/dmem/DMEM_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           1.209    10.447    riscv32i/LSU/dmem/DMEM_reg_0_255_3_3_n_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.347    10.794 r  riscv32i/LSU/dmem/register[2][3]_i_7/O
                         net (fo=1, routed)           0.444    11.238    riscv32i/Program_Counter/register[2][3]_i_3_2
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.326    11.564 r  riscv32i/Program_Counter/register[2][3]_i_4/O
                         net (fo=1, routed)           0.789    12.353    riscv32i/Program_Counter/LSU/rdata_o[3]
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  riscv32i/Program_Counter/register[2][3]_i_3/O
                         net (fo=1, routed)           0.850    13.327    riscv32i/Program_Counter/ld_data[3]
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.451 r  riscv32i/Program_Counter/register[2][3]_i_1/O
                         net (fo=4, routed)           0.714    14.165    riscv32i/Register_File/D[3]
    SLICE_X62Y62         FDCE                                         r  riscv32i/Register_File/register_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Register_File/register_reg[2][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.113ns  (logic 2.794ns (19.798%)  route 11.319ns (80.202%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[4]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  riscv32i/Program_Counter/pc_reg[4]/Q
                         net (fo=100, routed)         1.596     2.052    riscv32i/Instr_Decoder/pc_debug_o[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  riscv32i/Instr_Decoder/rs1_addr__4/O
                         net (fo=2, routed)           1.315     3.492    riscv32i/Instr_Decoder/rs1_addr__4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     3.616 r  riscv32i/Instr_Decoder/rs1_addr__24/O
                         net (fo=1, routed)           0.499     4.114    riscv32i/Program_Counter/operand_a[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     4.670 f  riscv32i/Program_Counter/register_reg[2][3]_i_2/O[2]
                         net (fo=165, routed)         1.198     5.869    riscv32i/Program_Counter/ALU/data0[2]
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.302     6.171 f  riscv32i/Program_Counter/io_hex1_o[15]_i_3/O
                         net (fo=10, routed)          0.840     7.010    riscv32i/Program_Counter/io_hex1_o[15]_i_3_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.152     7.162 f  riscv32i/Program_Counter/io_hex0_o[15]_i_6/O
                         net (fo=5, routed)           1.239     8.402    riscv32i/Program_Counter/io_hex0_o[15]_i_6_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.728 r  riscv32i/Program_Counter/register[2][15]_i_14/O
                         net (fo=48, routed)          2.124    10.852    riscv32i/LSU/register[2][15]_i_4_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.976 r  riscv32i/LSU/register[2][15]_i_16/O
                         net (fo=1, routed)           0.000    10.976    riscv32i/LSU/register[2][15]_i_16_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    11.185 r  riscv32i/LSU/register_reg[2][15]_i_9/O
                         net (fo=1, routed)           0.650    11.835    riscv32i/Program_Counter/register_reg[4][15]_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I4_O)        0.297    12.132 r  riscv32i/Program_Counter/register[2][15]_i_4/O
                         net (fo=1, routed)           1.009    13.141    riscv32i/WriteBack_MUX/register_reg[4][15]_0[2]
    SLICE_X63Y67         LUT5 (Prop_lut5_I1_O)        0.124    13.265 r  riscv32i/WriteBack_MUX/register[2][15]_i_2/O
                         net (fo=4, routed)           0.848    14.113    riscv32i/Register_File/D[15]
    SLICE_X65Y64         FDCE                                         r  riscv32i/Register_File/register_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Register_File/register_reg[2][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.089ns  (logic 2.799ns (19.866%)  route 11.290ns (80.134%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[4]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  riscv32i/Program_Counter/pc_reg[4]/Q
                         net (fo=100, routed)         1.596     2.052    riscv32i/Instr_Decoder/pc_debug_o[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  riscv32i/Instr_Decoder/rs1_addr__4/O
                         net (fo=2, routed)           1.315     3.492    riscv32i/Instr_Decoder/rs1_addr__4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     3.616 r  riscv32i/Instr_Decoder/rs1_addr__24/O
                         net (fo=1, routed)           0.499     4.114    riscv32i/Program_Counter/operand_a[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     4.670 f  riscv32i/Program_Counter/register_reg[2][3]_i_2/O[2]
                         net (fo=165, routed)         1.198     5.869    riscv32i/Program_Counter/ALU/data0[2]
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.302     6.171 f  riscv32i/Program_Counter/io_hex1_o[15]_i_3/O
                         net (fo=10, routed)          0.840     7.010    riscv32i/Program_Counter/io_hex1_o[15]_i_3_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.152     7.162 f  riscv32i/Program_Counter/io_hex0_o[15]_i_6/O
                         net (fo=5, routed)           1.239     8.402    riscv32i/Program_Counter/io_hex0_o[15]_i_6_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.728 r  riscv32i/Program_Counter/register[2][15]_i_14/O
                         net (fo=48, routed)          2.496    11.224    riscv32i/LSU/register[2][15]_i_4_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.348 r  riscv32i/LSU/register[2][11]_i_10/O
                         net (fo=1, routed)           0.000    11.348    riscv32i/LSU/register[2][11]_i_10_n_0
    SLICE_X60Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    11.562 r  riscv32i/LSU/register_reg[2][11]_i_6/O
                         net (fo=1, routed)           0.581    12.143    riscv32i/Program_Counter/register_reg[4][11]_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I4_O)        0.297    12.440 r  riscv32i/Program_Counter/register[2][11]_i_3/O
                         net (fo=1, routed)           0.713    13.152    riscv32i/Program_Counter/ld_data[11]
    SLICE_X59Y64         LUT6 (Prop_lut6_I1_O)        0.124    13.276 r  riscv32i/Program_Counter/register[2][11]_i_1/O
                         net (fo=4, routed)           0.813    14.089    riscv32i/Register_File/D[11]
    SLICE_X61Y64         FDCE                                         r  riscv32i/Register_File/register_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Register_File/register_reg[5][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.019ns  (logic 2.812ns (20.059%)  route 11.207ns (79.941%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[4]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  riscv32i/Program_Counter/pc_reg[4]/Q
                         net (fo=100, routed)         1.596     2.052    riscv32i/Instr_Decoder/pc_debug_o[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  riscv32i/Instr_Decoder/rs1_addr__4/O
                         net (fo=2, routed)           1.315     3.492    riscv32i/Instr_Decoder/rs1_addr__4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     3.616 r  riscv32i/Instr_Decoder/rs1_addr__24/O
                         net (fo=1, routed)           0.499     4.114    riscv32i/Program_Counter/operand_a[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.640 r  riscv32i/Program_Counter/register_reg[2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.640    riscv32i/Program_Counter/register_reg[2][3]_i_2_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  riscv32i/Program_Counter/register_reg[2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.754    riscv32i/Program_Counter/register_reg[2][7]_i_2_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.976 r  riscv32i/Program_Counter/register_reg[2][11]_i_2/O[0]
                         net (fo=153, routed)         3.856     8.832    riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/A6
    SLICE_X56Y51         MUXF7 (Prop_muxf7_S_O)       0.467     9.299 r  riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     9.299    riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/O1
    SLICE_X56Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     9.387 r  riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           1.061    10.448    riscv32i/LSU/dmem/DMEM_reg_0_255_2_2_n_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.319    10.767 r  riscv32i/LSU/dmem/register[2][2]_i_6/O
                         net (fo=1, routed)           0.665    11.433    riscv32i/Program_Counter/register[2][2]_i_2_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.557 r  riscv32i/Program_Counter/register[2][2]_i_3/O
                         net (fo=1, routed)           0.809    12.366    riscv32i/Program_Counter/LSU/rdata_o[2]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.490 r  riscv32i/Program_Counter/register[2][2]_i_2/O
                         net (fo=1, routed)           0.900    13.390    riscv32i/Program_Counter/ld_data[2]
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  riscv32i/Program_Counter/register[2][2]_i_1/O
                         net (fo=4, routed)           0.505    14.019    riscv32i/Register_File/D[2]
    SLICE_X59Y62         FDCE                                         r  riscv32i/Register_File/register_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Register_File/register_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.009ns  (logic 2.812ns (20.072%)  route 11.197ns (79.928%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[4]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  riscv32i/Program_Counter/pc_reg[4]/Q
                         net (fo=100, routed)         1.596     2.052    riscv32i/Instr_Decoder/pc_debug_o[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  riscv32i/Instr_Decoder/rs1_addr__4/O
                         net (fo=2, routed)           1.315     3.492    riscv32i/Instr_Decoder/rs1_addr__4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     3.616 r  riscv32i/Instr_Decoder/rs1_addr__24/O
                         net (fo=1, routed)           0.499     4.114    riscv32i/Program_Counter/operand_a[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.640 r  riscv32i/Program_Counter/register_reg[2][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.640    riscv32i/Program_Counter/register_reg[2][3]_i_2_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  riscv32i/Program_Counter/register_reg[2][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.754    riscv32i/Program_Counter/register_reg[2][7]_i_2_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.976 r  riscv32i/Program_Counter/register_reg[2][11]_i_2/O[0]
                         net (fo=153, routed)         3.856     8.832    riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/A6
    SLICE_X56Y51         MUXF7 (Prop_muxf7_S_O)       0.467     9.299 r  riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     9.299    riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/O1
    SLICE_X56Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     9.387 r  riscv32i/LSU/dmem/DMEM_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           1.061    10.448    riscv32i/LSU/dmem/DMEM_reg_0_255_2_2_n_0
    SLICE_X57Y60         LUT2 (Prop_lut2_I0_O)        0.319    10.767 r  riscv32i/LSU/dmem/register[2][2]_i_6/O
                         net (fo=1, routed)           0.665    11.433    riscv32i/Program_Counter/register[2][2]_i_2_2
    SLICE_X57Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.557 r  riscv32i/Program_Counter/register[2][2]_i_3/O
                         net (fo=1, routed)           0.809    12.366    riscv32i/Program_Counter/LSU/rdata_o[2]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.490 r  riscv32i/Program_Counter/register[2][2]_i_2/O
                         net (fo=1, routed)           0.900    13.390    riscv32i/Program_Counter/ld_data[2]
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  riscv32i/Program_Counter/register[2][2]_i_1/O
                         net (fo=4, routed)           0.495    14.009    riscv32i/Register_File/D[2]
    SLICE_X62Y61         FDCE                                         r  riscv32i/Register_File/register_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Register_File/register_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.979ns  (logic 2.831ns (20.252%)  route 11.148ns (79.748%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[4]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  riscv32i/Program_Counter/pc_reg[4]/Q
                         net (fo=100, routed)         1.596     2.052    riscv32i/Instr_Decoder/pc_debug_o[4]
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.176 r  riscv32i/Instr_Decoder/rs1_addr__4/O
                         net (fo=2, routed)           1.315     3.492    riscv32i/Instr_Decoder/rs1_addr__4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     3.616 r  riscv32i/Instr_Decoder/rs1_addr__24/O
                         net (fo=1, routed)           0.499     4.114    riscv32i/Program_Counter/operand_a[0]
    SLICE_X63Y62         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     4.670 f  riscv32i/Program_Counter/register_reg[2][3]_i_2/O[2]
                         net (fo=165, routed)         1.198     5.869    riscv32i/Program_Counter/ALU/data0[2]
    SLICE_X58Y61         LUT2 (Prop_lut2_I1_O)        0.302     6.171 f  riscv32i/Program_Counter/io_hex1_o[15]_i_3/O
                         net (fo=10, routed)          0.840     7.010    riscv32i/Program_Counter/io_hex1_o[15]_i_3_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I1_O)        0.152     7.162 f  riscv32i/Program_Counter/io_hex0_o[15]_i_6/O
                         net (fo=5, routed)           1.239     8.402    riscv32i/Program_Counter/io_hex0_o[15]_i_6_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.728 r  riscv32i/Program_Counter/register[2][15]_i_14/O
                         net (fo=48, routed)          1.649    10.377    riscv32i/LSU/register[2][15]_i_4_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.501 r  riscv32i/LSU/register[2][7]_i_10/O
                         net (fo=1, routed)           0.000    10.501    riscv32i/LSU/register[2][7]_i_10_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.245    10.746 r  riscv32i/LSU/register_reg[2][7]_i_6/O
                         net (fo=1, routed)           0.890    11.636    riscv32i/Program_Counter/register_reg[4][7]_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I4_O)        0.298    11.934 r  riscv32i/Program_Counter/register[2][7]_i_3/O
                         net (fo=1, routed)           0.931    12.865    riscv32i/Program_Counter/ld_data[7]
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.989 r  riscv32i/Program_Counter/register[2][7]_i_1/O
                         net (fo=4, routed)           0.990    13.979    riscv32i/Register_File/D[7]
    SLICE_X64Y61         FDCE                                         r  riscv32i/Register_File/register_reg[2][7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Program_Counter/pc_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[12]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  riscv32i/Program_Counter/pc_reg[12]/Q
                         net (fo=5, routed)           0.173     0.314    riscv32i/Program_Counter/pc_debug_o[12]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.045     0.359 r  riscv32i/Program_Counter/pc[9]_i_2/O
                         net (fo=1, routed)           0.000     0.359    riscv32i/Program_Counter/pc[9]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  riscv32i/Program_Counter/pc_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    riscv32i/Program_Counter/pc_reg[9]_i_1_n_4
    SLICE_X62Y67         FDCE                                         r  riscv32i/Program_Counter/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Program_Counter/pc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[8]/C
    SLICE_X62Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  riscv32i/Program_Counter/pc_reg[8]/Q
                         net (fo=5, routed)           0.173     0.314    riscv32i/Program_Counter/pc_debug_o[8]
    SLICE_X62Y66         LUT4 (Prop_lut4_I3_O)        0.045     0.359 r  riscv32i/Program_Counter/pc[5]_i_2/O
                         net (fo=1, routed)           0.000     0.359    riscv32i/Program_Counter/pc[5]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  riscv32i/Program_Counter/pc_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    riscv32i/Program_Counter/pc_reg[5]_i_1_n_4
    SLICE_X62Y66         FDCE                                         r  riscv32i/Program_Counter/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Program_Counter/pc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[5]/C
    SLICE_X62Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  riscv32i/Program_Counter/pc_reg[5]/Q
                         net (fo=5, routed)           0.197     0.338    riscv32i/Program_Counter/pc_debug_o[5]
    SLICE_X62Y66         LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  riscv32i/Program_Counter/pc[5]_i_5/O
                         net (fo=1, routed)           0.000     0.383    riscv32i/Program_Counter/pc[5]_i_5_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  riscv32i/Program_Counter/pc_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    riscv32i/Program_Counter/pc_reg[5]_i_1_n_7
    SLICE_X62Y66         FDCE                                         r  riscv32i/Program_Counter/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Program_Counter/pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.256ns (56.251%)  route 0.199ns (43.749%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[1]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  riscv32i/Program_Counter/pc_reg[1]/Q
                         net (fo=5, routed)           0.199     0.340    riscv32i/Program_Counter/pc_debug_o[1]
    SLICE_X62Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.385 r  riscv32i/Program_Counter/pc[1]_i_6/O
                         net (fo=1, routed)           0.000     0.385    riscv32i/Program_Counter/pc[1]_i_6_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.455 r  riscv32i/Program_Counter/pc_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.455    riscv32i/Program_Counter/pc_reg[1]_i_1_n_7
    SLICE_X62Y65         FDCE                                         r  riscv32i/Program_Counter/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Program_Counter/pc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.256ns (56.251%)  route 0.199ns (43.749%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[9]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  riscv32i/Program_Counter/pc_reg[9]/Q
                         net (fo=5, routed)           0.199     0.340    riscv32i/Program_Counter/pc_debug_o[9]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.045     0.385 r  riscv32i/Program_Counter/pc[9]_i_5/O
                         net (fo=1, routed)           0.000     0.385    riscv32i/Program_Counter/pc[9]_i_5_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.455 r  riscv32i/Program_Counter/pc_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.455    riscv32i/Program_Counter/pc_reg[9]_i_1_n_7
    SLICE_X62Y67         FDCE                                         r  riscv32i/Program_Counter/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Program_Counter/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.186ns (38.396%)  route 0.298ns (61.604%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[0]/C
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  riscv32i/Program_Counter/pc_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    riscv32i/Program_Counter/pc_debug_o[0]
    SLICE_X63Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.368 r  riscv32i/Program_Counter/pc[0]_i_1/O
                         net (fo=1, routed)           0.116     0.484    riscv32i/Program_Counter/pc[0]_i_1_n_0
    SLICE_X63Y60         FDCE                                         r  riscv32i/Program_Counter/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Program_Counter/pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.251ns (51.454%)  route 0.237ns (48.546%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[6]/C
    SLICE_X62Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  riscv32i/Program_Counter/pc_reg[6]/Q
                         net (fo=5, routed)           0.237     0.378    riscv32i/Program_Counter/pc_debug_o[6]
    SLICE_X62Y66         LUT4 (Prop_lut4_I3_O)        0.045     0.423 r  riscv32i/Program_Counter/pc[5]_i_4/O
                         net (fo=1, routed)           0.000     0.423    riscv32i/Program_Counter/pc[5]_i_4_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.488 r  riscv32i/Program_Counter/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.488    riscv32i/Program_Counter/pc_reg[5]_i_1_n_6
    SLICE_X62Y66         FDCE                                         r  riscv32i/Program_Counter/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Program_Counter/pc_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.292ns (59.458%)  route 0.199ns (40.542%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[9]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  riscv32i/Program_Counter/pc_reg[9]/Q
                         net (fo=5, routed)           0.199     0.340    riscv32i/Program_Counter/pc_debug_o[9]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.045     0.385 r  riscv32i/Program_Counter/pc[9]_i_5/O
                         net (fo=1, routed)           0.000     0.385    riscv32i/Program_Counter/pc[9]_i_5_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.491 r  riscv32i/Program_Counter/pc_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.491    riscv32i/Program_Counter/pc_reg[9]_i_1_n_6
    SLICE_X62Y67         FDCE                                         r  riscv32i/Program_Counter/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Program_Counter/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/Program_Counter/pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.292ns (59.458%)  route 0.199ns (40.542%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDCE                         0.000     0.000 r  riscv32i/Program_Counter/pc_reg[1]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  riscv32i/Program_Counter/pc_reg[1]/Q
                         net (fo=5, routed)           0.199     0.340    riscv32i/Program_Counter/pc_debug_o[1]
    SLICE_X62Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.385 r  riscv32i/Program_Counter/pc[1]_i_6/O
                         net (fo=1, routed)           0.000     0.385    riscv32i/Program_Counter/pc[1]_i_6_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.491 r  riscv32i/Program_Counter/pc_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.491    riscv32i/Program_Counter/pc_reg[1]_i_1_n_6
    SLICE_X62Y65         FDCE                                         r  riscv32i/Program_Counter/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv32i/Register_File/register_reg[5][15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            riscv32i/LSU/dmem/DMEM_reg_0_15_0_0__29/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.186ns (37.153%)  route 0.315ns (62.847%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE                         0.000     0.000 r  riscv32i/Register_File/register_reg[5][15]/C
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  riscv32i/Register_File/register_reg[5][15]/Q
                         net (fo=1, routed)           0.156     0.297    riscv32i/Program_Counter/Q[15]
    SLICE_X59Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  riscv32i/Program_Counter/io_hex0_o[15]_i_2/O
                         net (fo=22, routed)          0.159     0.501    riscv32i/LSU/dmem/DMEM_reg_0_15_0_0__29/D
    SLICE_X60Y63         RAMS32                                       r  riscv32i/LSU/dmem/DMEM_reg_0_15_0_0__29/SP/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div10to1/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.784ns  (logic 4.151ns (53.329%)  route 3.633ns (46.671%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    div10to1/CLK
    SLICE_X38Y46         FDCE                                         r  div10to1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  div10to1/clk_out_reg/Q
                         net (fo=2, routed)           0.711     6.316    JC_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.412 r  JC_OBUF_BUFG[0]_inst/O
                         net (fo=446, routed)         2.921     9.333    JC_OBUF_BUFG[0]
    K17                  OBUF (Prop_obuf_I_O)         3.537    12.870 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.870    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div10to1/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.428ns (58.643%)  route 1.007ns (41.357%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    div10to1/CLK
    SLICE_X38Y46         FDCE                                         r  div10to1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  div10to1/clk_out_reg/Q
                         net (fo=2, routed)           0.270     1.881    JC_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.907 r  JC_OBUF_BUFG[0]_inst/O
                         net (fo=446, routed)         0.736     2.643    JC_OBUF_BUFG[0]
    K17                  OBUF (Prop_obuf_I_O)         1.238     3.881 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.881    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.441ns (25.611%)  route 4.186ns (74.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         4.186     5.628    div10to1/btnC_IBUF
    SLICE_X36Y45         FDCE                                         f  div10to1/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    div10to1/CLK
    SLICE_X36Y45         FDCE                                         r  div10to1/counter_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.441ns (25.611%)  route 4.186ns (74.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         4.186     5.628    div10to1/btnC_IBUF
    SLICE_X36Y45         FDCE                                         f  div10to1/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    div10to1/CLK
    SLICE_X36Y45         FDCE                                         r  div10to1/counter_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.441ns (25.611%)  route 4.186ns (74.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         4.186     5.628    div10to1/btnC_IBUF
    SLICE_X36Y45         FDCE                                         f  div10to1/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    div10to1/CLK
    SLICE_X36Y45         FDCE                                         r  div10to1/counter_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.624ns  (logic 1.441ns (25.626%)  route 4.183ns (74.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         4.183     5.624    div10to1/btnC_IBUF
    SLICE_X38Y47         FDCE                                         f  div10to1/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.624ns  (logic 1.441ns (25.626%)  route 4.183ns (74.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         4.183     5.624    div10to1/btnC_IBUF
    SLICE_X38Y47         FDCE                                         f  div10to1/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.624ns  (logic 1.441ns (25.626%)  route 4.183ns (74.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         4.183     5.624    div10to1/btnC_IBUF
    SLICE_X38Y47         FDCE                                         f  div10to1/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.624ns  (logic 1.441ns (25.626%)  route 4.183ns (74.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         4.183     5.624    div10to1/btnC_IBUF
    SLICE_X38Y47         FDCE                                         f  div10to1/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    div10to1/CLK
    SLICE_X38Y47         FDCE                                         r  div10to1/counter_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.441ns (25.652%)  route 4.177ns (74.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         4.177     5.619    div10to1/btnC_IBUF
    SLICE_X36Y47         FDCE                                         f  div10to1/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    div10to1/CLK
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.441ns (25.652%)  route 4.177ns (74.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         4.177     5.619    div10to1/btnC_IBUF
    SLICE_X36Y47         FDCE                                         f  div10to1/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    div10to1/CLK
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.441ns (25.652%)  route 4.177ns (74.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         4.177     5.619    div10to1/btnC_IBUF
    SLICE_X36Y47         FDCE                                         f  div10to1/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    div10to1/CLK
    SLICE_X36Y47         FDCE                                         r  div10to1/counter_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.210ns (13.276%)  route 1.369ns (86.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         1.369     1.578    div10to1/btnC_IBUF
    SLICE_X36Y43         FDCE                                         f  div10to1/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    div10to1/CLK
    SLICE_X36Y43         FDCE                                         r  div10to1/counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.210ns (13.276%)  route 1.369ns (86.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         1.369     1.578    div10to1/btnC_IBUF
    SLICE_X36Y43         FDCE                                         f  div10to1/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    div10to1/CLK
    SLICE_X36Y43         FDCE                                         r  div10to1/counter_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.210ns (13.276%)  route 1.369ns (86.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         1.369     1.578    div10to1/btnC_IBUF
    SLICE_X36Y43         FDCE                                         f  div10to1/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    div10to1/CLK
    SLICE_X36Y43         FDCE                                         r  div10to1/counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.210ns (12.604%)  route 1.453ns (87.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         1.453     1.662    div10to1/btnC_IBUF
    SLICE_X36Y42         FDCE                                         f  div10to1/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div10to1/CLK
    SLICE_X36Y42         FDCE                                         r  div10to1/counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.210ns (12.604%)  route 1.453ns (87.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         1.453     1.662    div10to1/btnC_IBUF
    SLICE_X36Y42         FDCE                                         f  div10to1/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div10to1/CLK
    SLICE_X36Y42         FDCE                                         r  div10to1/counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.210ns (12.604%)  route 1.453ns (87.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         1.453     1.662    div10to1/btnC_IBUF
    SLICE_X36Y42         FDCE                                         f  div10to1/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div10to1/CLK
    SLICE_X36Y42         FDCE                                         r  div10to1/counter_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.210ns (12.396%)  route 1.481ns (87.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         1.481     1.690    div10to1/btnC_IBUF
    SLICE_X38Y41         FDCE                                         f  div10to1/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div10to1/CLK
    SLICE_X38Y41         FDCE                                         r  div10to1/counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.210ns (12.396%)  route 1.481ns (87.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         1.481     1.690    div10to1/btnC_IBUF
    SLICE_X38Y41         FDCE                                         f  div10to1/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div10to1/CLK
    SLICE_X38Y41         FDCE                                         r  div10to1/counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.210ns (12.283%)  route 1.496ns (87.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         1.496     1.706    div10to1/btnC_IBUF
    SLICE_X36Y41         FDCE                                         f  div10to1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div10to1/CLK
    SLICE_X36Y41         FDCE                                         r  div10to1/counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            div10to1/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.210ns (12.283%)  route 1.496ns (87.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=303, routed)         1.496     1.706    div10to1/btnC_IBUF
    SLICE_X36Y41         FDCE                                         f  div10to1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div10to1/CLK
    SLICE_X36Y41         FDCE                                         r  div10to1/counter_reg[2]/C





