-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity delay is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    addrs_signed : IN STD_LOGIC_VECTOR (39 downto 0);
    now : IN STD_LOGIC_VECTOR (11 downto 0);
    addrs_left : OUT STD_LOGIC_VECTOR (191 downto 0);
    rates_left : OUT STD_LOGIC_VECTOR (79 downto 0);
    addrs_right : OUT STD_LOGIC_VECTOR (191 downto 0);
    rates_right : OUT STD_LOGIC_VECTOR (95 downto 0) );
end;


architecture behav of delay is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "delay_delay,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-2,HLS_INPUT_CLOCK=2.778000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.546000,HLS_SYN_LAT=11,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1976,HLS_SYN_LUT=1526,HLS_VERSION=2024_1}";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal now_read_reg_1193 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal now_read_reg_1193_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal now_read_reg_1193_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal now_read_reg_1193_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal now_read_reg_1193_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal now_read_reg_1193_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal now_read_reg_1193_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal now_read_reg_1193_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal now_read_reg_1193_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal now_read_reg_1193_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_signed_fu_128_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_reg_1213 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_reg_1213_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_reg_1213_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_reg_1213_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_reg_1213_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_reg_1213_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_reg_1213_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_reg_1213_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_reg_1213_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_1_fu_138_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_1_reg_1220 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_1_reg_1220_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_1_reg_1220_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_1_reg_1220_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_1_reg_1220_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_1_reg_1220_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_1_reg_1220_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_1_reg_1220_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_1_reg_1220_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_2_fu_148_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_2_reg_1227 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_2_reg_1227_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_2_reg_1227_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_2_reg_1227_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_2_reg_1227_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_2_reg_1227_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_2_reg_1227_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_2_reg_1227_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_2_reg_1227_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_3_fu_158_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_3_reg_1234 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_3_reg_1234_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_3_reg_1234_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_3_reg_1234_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_3_reg_1234_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_3_reg_1234_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_3_reg_1234_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_3_reg_1234_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_3_reg_1234_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_4_fu_162_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_4_reg_1241 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_4_reg_1241_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_4_reg_1241_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_4_reg_1241_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_4_reg_1241_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_4_reg_1241_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_4_reg_1241_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_4_reg_1241_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_4_reg_1241_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_5_fu_168_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_5_reg_1248 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_5_reg_1248_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_5_reg_1248_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_5_reg_1248_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_5_reg_1248_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_5_reg_1248_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_5_reg_1248_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_5_reg_1248_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_5_reg_1248_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_6_fu_174_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_6_reg_1255 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_6_reg_1255_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_6_reg_1255_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_6_reg_1255_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_6_reg_1255_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_6_reg_1255_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_6_reg_1255_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_6_reg_1255_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_6_reg_1255_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_7_fu_180_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_7_reg_1262 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_7_reg_1262_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_7_reg_1262_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_7_reg_1262_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_7_reg_1262_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_7_reg_1262_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_7_reg_1262_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_7_reg_1262_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_7_reg_1262_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_signed_8_reg_1269 : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_8_reg_1269_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_8_reg_1269_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_8_reg_1269_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_8_reg_1269_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_8_reg_1269_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_8_reg_1269_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_8_reg_1269_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_8_reg_1269_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_9_reg_1276 : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_9_reg_1276_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_9_reg_1276_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_9_reg_1276_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_9_reg_1276_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_9_reg_1276_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_9_reg_1276_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_9_reg_1276_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_9_reg_1276_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_10_reg_1283 : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_10_reg_1283_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_10_reg_1283_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_10_reg_1283_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_10_reg_1283_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_10_reg_1283_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_10_reg_1283_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_10_reg_1283_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_10_reg_1283_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_11_reg_1290 : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_11_reg_1290_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_11_reg_1290_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_11_reg_1290_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_11_reg_1290_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_11_reg_1290_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_11_reg_1290_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_11_reg_1290_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_11_reg_1290_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_12_reg_1297 : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_12_reg_1297_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_12_reg_1297_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_12_reg_1297_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_12_reg_1297_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_12_reg_1297_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_12_reg_1297_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_12_reg_1297_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_12_reg_1297_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_13_reg_1304 : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_13_reg_1304_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_13_reg_1304_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_13_reg_1304_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_13_reg_1304_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_13_reg_1304_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_13_reg_1304_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_13_reg_1304_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_13_reg_1304_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_14_reg_1311 : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_14_reg_1311_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_14_reg_1311_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_14_reg_1311_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_14_reg_1311_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_14_reg_1311_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_14_reg_1311_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_14_reg_1311_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_14_reg_1311_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_15_reg_1318 : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_15_reg_1318_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_15_reg_1318_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_15_reg_1318_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_15_reg_1318_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_15_reg_1318_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_15_reg_1318_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_15_reg_1318_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal addr_signed_15_reg_1318_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln247_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_reg_1325 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_1_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_1_reg_1330 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_2_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_2_reg_1335 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_3_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_3_reg_1340 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_4_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_4_reg_1345 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_5_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_5_reg_1350 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_6_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_6_reg_1355 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_7_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_7_reg_1360 : STD_LOGIC_VECTOR (0 downto 0);
    signal min01_fu_298_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal min01_reg_1365 : STD_LOGIC_VECTOR (9 downto 0);
    signal min01_reg_1365_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal min23_fu_303_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal min23_reg_1371 : STD_LOGIC_VECTOR (9 downto 0);
    signal min23_reg_1371_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal min45_fu_308_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal min45_reg_1377 : STD_LOGIC_VECTOR (9 downto 0);
    signal min45_reg_1377_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal min67_fu_313_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal min67_reg_1383 : STD_LOGIC_VECTOR (9 downto 0);
    signal min67_reg_1383_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln247_fu_318_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_reg_1389 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_reg_1389_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_1_fu_323_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_1_reg_1395 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_1_reg_1395_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_2_fu_328_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_2_reg_1401 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_2_reg_1401_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_3_fu_333_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_3_reg_1407 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_3_reg_1407_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln247_8_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_8_reg_1413 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_9_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_9_reg_1418 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_10_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_10_reg_1423 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_11_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_11_reg_1428 : STD_LOGIC_VECTOR (0 downto 0);
    signal min03_fu_354_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal min03_reg_1433 : STD_LOGIC_VECTOR (9 downto 0);
    signal min03_reg_1433_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal min47_fu_359_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal min47_reg_1439 : STD_LOGIC_VECTOR (9 downto 0);
    signal min47_reg_1439_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln247_6_fu_364_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_6_reg_1445 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_6_reg_1445_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_7_fu_369_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_7_reg_1451 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln247_7_reg_1451_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln247_12_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_12_reg_1457 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_13_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_13_reg_1462 : STD_LOGIC_VECTOR (0 downto 0);
    signal min07_fu_382_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal min07_reg_1467 : STD_LOGIC_VECTOR (9 downto 0);
    signal min07_reg_1467_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal min8F_fu_387_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal min8F_reg_1473 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln247_fu_392_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln247_reg_1478 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln247_14_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln247_14_reg_1483 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_value_fu_400_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal min_value_reg_1488 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp8_reg_1508 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_fu_443_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_reg_1513 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_reg_1513_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_reg_1519 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_1_fu_461_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_1_reg_1524 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_1_reg_1524_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_reg_1530 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_2_fu_479_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_2_reg_1535 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_2_reg_1535_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_reg_1541 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_3_fu_497_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_3_reg_1546 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_3_reg_1546_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_reg_1552 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_4_fu_515_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_4_reg_1557 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_4_reg_1557_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_reg_1563 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_5_fu_533_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_5_reg_1568 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_5_reg_1568_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_reg_1574 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_6_fu_551_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_6_reg_1579 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_6_reg_1579_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_reg_1585 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_7_fu_569_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_7_reg_1590 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_7_reg_1590_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_7_reg_1596 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_8_fu_588_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_8_reg_1601 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_8_reg_1601_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_reg_1607 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_9_fu_607_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_9_reg_1612 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_9_reg_1612_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_reg_1618 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_10_fu_626_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_10_reg_1623 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_10_reg_1623_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_10_reg_1629 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_11_fu_645_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_11_reg_1634 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_11_reg_1634_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_reg_1640 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_12_fu_664_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_12_reg_1645 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_12_reg_1645_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_12_reg_1651 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_13_fu_683_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_13_reg_1656 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_13_reg_1656_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_reg_1662 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_14_fu_702_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_14_reg_1667 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_14_reg_1667_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_14_reg_1673 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_15_fu_721_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_15_reg_1678 : STD_LOGIC_VECTOR (4 downto 0);
    signal rate_left_15_reg_1678_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal addr_right_fu_728_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_reg_1684 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_1_fu_736_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_1_reg_1690 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_2_fu_744_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_2_reg_1696 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_3_fu_752_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_3_reg_1702 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_4_fu_760_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_4_reg_1708 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_5_fu_768_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_5_reg_1714 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_6_fu_776_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_6_reg_1720 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_7_fu_784_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_7_reg_1726 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_8_fu_792_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_8_reg_1732 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_9_fu_800_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_9_reg_1738 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_10_fu_808_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_10_reg_1744 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_11_fu_816_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_11_reg_1750 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_12_fu_824_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_12_reg_1756 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_13_fu_832_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_13_reg_1762 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_14_fu_840_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_14_reg_1768 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_15_fu_848_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_right_15_reg_1774 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp2_fu_429_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_1_fu_447_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_2_fu_465_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_3_fu_483_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_4_fu_501_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_5_fu_519_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_6_fu_537_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_7_fu_555_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_fu_405_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_8_fu_573_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_1_fu_408_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_9_fu_592_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_2_fu_411_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_10_fu_611_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_3_fu_414_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_11_fu_630_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_4_fu_417_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_12_fu_649_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_5_fu_420_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_13_fu_668_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_6_fu_423_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_14_fu_687_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_7_fu_426_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp2_15_fu_706_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln54_fu_725_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_1_fu_733_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_2_fu_741_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_3_fu_749_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_4_fu_757_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_5_fu_765_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_6_fu_773_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_7_fu_781_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_8_fu_789_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_9_fu_797_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_10_fu_805_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_11_fu_813_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_12_fu_821_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_13_fu_829_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_14_fu_837_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_15_fu_845_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln57_fu_858_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_1_fu_872_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_2_fu_886_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_3_fu_900_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_4_fu_914_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_5_fu_928_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_6_fu_942_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_7_fu_956_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_8_fu_970_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_9_fu_984_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_10_fu_998_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_11_fu_1012_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_12_fu_1026_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_13_fu_1040_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_14_fu_1054_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_15_fu_1068_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal addr_left_15_fu_1063_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_14_fu_1049_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_13_fu_1035_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_12_fu_1021_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_11_fu_1007_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_10_fu_993_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_9_fu_979_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_8_fu_965_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_7_fu_951_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_6_fu_937_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_5_fu_923_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_4_fu_909_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_3_fu_895_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_2_fu_881_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_1_fu_867_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_left_fu_853_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal rate_right_15_fu_1071_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_14_fu_1057_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_13_fu_1043_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_12_fu_1029_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_11_fu_1015_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_10_fu_1001_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_9_fu_987_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_8_fu_973_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_7_fu_959_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_6_fu_945_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_5_fu_931_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_4_fu_917_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_3_fu_903_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_2_fu_889_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_1_fu_875_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal rate_right_fu_861_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                addr_right_10_reg_1744 <= addr_right_10_fu_808_p2;
                addr_right_11_reg_1750 <= addr_right_11_fu_816_p2;
                addr_right_12_reg_1756 <= addr_right_12_fu_824_p2;
                addr_right_13_reg_1762 <= addr_right_13_fu_832_p2;
                addr_right_14_reg_1768 <= addr_right_14_fu_840_p2;
                addr_right_15_reg_1774 <= addr_right_15_fu_848_p2;
                addr_right_1_reg_1690 <= addr_right_1_fu_736_p2;
                addr_right_2_reg_1696 <= addr_right_2_fu_744_p2;
                addr_right_3_reg_1702 <= addr_right_3_fu_752_p2;
                addr_right_4_reg_1708 <= addr_right_4_fu_760_p2;
                addr_right_5_reg_1714 <= addr_right_5_fu_768_p2;
                addr_right_6_reg_1720 <= addr_right_6_fu_776_p2;
                addr_right_7_reg_1726 <= addr_right_7_fu_784_p2;
                addr_right_8_reg_1732 <= addr_right_8_fu_792_p2;
                addr_right_9_reg_1738 <= addr_right_9_fu_800_p2;
                addr_right_reg_1684 <= addr_right_fu_728_p2;
                addr_signed_10_reg_1283 <= addrs_signed(19 downto 11);
                addr_signed_10_reg_1283_pp0_iter1_reg <= addr_signed_10_reg_1283;
                addr_signed_10_reg_1283_pp0_iter2_reg <= addr_signed_10_reg_1283_pp0_iter1_reg;
                addr_signed_10_reg_1283_pp0_iter3_reg <= addr_signed_10_reg_1283_pp0_iter2_reg;
                addr_signed_10_reg_1283_pp0_iter4_reg <= addr_signed_10_reg_1283_pp0_iter3_reg;
                addr_signed_10_reg_1283_pp0_iter5_reg <= addr_signed_10_reg_1283_pp0_iter4_reg;
                addr_signed_10_reg_1283_pp0_iter6_reg <= addr_signed_10_reg_1283_pp0_iter5_reg;
                addr_signed_10_reg_1283_pp0_iter7_reg <= addr_signed_10_reg_1283_pp0_iter6_reg;
                addr_signed_10_reg_1283_pp0_iter8_reg <= addr_signed_10_reg_1283_pp0_iter7_reg;
                addr_signed_11_reg_1290 <= addrs_signed(9 downto 1);
                addr_signed_11_reg_1290_pp0_iter1_reg <= addr_signed_11_reg_1290;
                addr_signed_11_reg_1290_pp0_iter2_reg <= addr_signed_11_reg_1290_pp0_iter1_reg;
                addr_signed_11_reg_1290_pp0_iter3_reg <= addr_signed_11_reg_1290_pp0_iter2_reg;
                addr_signed_11_reg_1290_pp0_iter4_reg <= addr_signed_11_reg_1290_pp0_iter3_reg;
                addr_signed_11_reg_1290_pp0_iter5_reg <= addr_signed_11_reg_1290_pp0_iter4_reg;
                addr_signed_11_reg_1290_pp0_iter6_reg <= addr_signed_11_reg_1290_pp0_iter5_reg;
                addr_signed_11_reg_1290_pp0_iter7_reg <= addr_signed_11_reg_1290_pp0_iter6_reg;
                addr_signed_11_reg_1290_pp0_iter8_reg <= addr_signed_11_reg_1290_pp0_iter7_reg;
                addr_signed_12_reg_1297 <= addr_signed_4_fu_162_p2(9 downto 1);
                addr_signed_12_reg_1297_pp0_iter1_reg <= addr_signed_12_reg_1297;
                addr_signed_12_reg_1297_pp0_iter2_reg <= addr_signed_12_reg_1297_pp0_iter1_reg;
                addr_signed_12_reg_1297_pp0_iter3_reg <= addr_signed_12_reg_1297_pp0_iter2_reg;
                addr_signed_12_reg_1297_pp0_iter4_reg <= addr_signed_12_reg_1297_pp0_iter3_reg;
                addr_signed_12_reg_1297_pp0_iter5_reg <= addr_signed_12_reg_1297_pp0_iter4_reg;
                addr_signed_12_reg_1297_pp0_iter6_reg <= addr_signed_12_reg_1297_pp0_iter5_reg;
                addr_signed_12_reg_1297_pp0_iter7_reg <= addr_signed_12_reg_1297_pp0_iter6_reg;
                addr_signed_12_reg_1297_pp0_iter8_reg <= addr_signed_12_reg_1297_pp0_iter7_reg;
                addr_signed_13_reg_1304 <= addr_signed_5_fu_168_p2(9 downto 1);
                addr_signed_13_reg_1304_pp0_iter1_reg <= addr_signed_13_reg_1304;
                addr_signed_13_reg_1304_pp0_iter2_reg <= addr_signed_13_reg_1304_pp0_iter1_reg;
                addr_signed_13_reg_1304_pp0_iter3_reg <= addr_signed_13_reg_1304_pp0_iter2_reg;
                addr_signed_13_reg_1304_pp0_iter4_reg <= addr_signed_13_reg_1304_pp0_iter3_reg;
                addr_signed_13_reg_1304_pp0_iter5_reg <= addr_signed_13_reg_1304_pp0_iter4_reg;
                addr_signed_13_reg_1304_pp0_iter6_reg <= addr_signed_13_reg_1304_pp0_iter5_reg;
                addr_signed_13_reg_1304_pp0_iter7_reg <= addr_signed_13_reg_1304_pp0_iter6_reg;
                addr_signed_13_reg_1304_pp0_iter8_reg <= addr_signed_13_reg_1304_pp0_iter7_reg;
                addr_signed_14_reg_1311 <= addr_signed_6_fu_174_p2(9 downto 1);
                addr_signed_14_reg_1311_pp0_iter1_reg <= addr_signed_14_reg_1311;
                addr_signed_14_reg_1311_pp0_iter2_reg <= addr_signed_14_reg_1311_pp0_iter1_reg;
                addr_signed_14_reg_1311_pp0_iter3_reg <= addr_signed_14_reg_1311_pp0_iter2_reg;
                addr_signed_14_reg_1311_pp0_iter4_reg <= addr_signed_14_reg_1311_pp0_iter3_reg;
                addr_signed_14_reg_1311_pp0_iter5_reg <= addr_signed_14_reg_1311_pp0_iter4_reg;
                addr_signed_14_reg_1311_pp0_iter6_reg <= addr_signed_14_reg_1311_pp0_iter5_reg;
                addr_signed_14_reg_1311_pp0_iter7_reg <= addr_signed_14_reg_1311_pp0_iter6_reg;
                addr_signed_14_reg_1311_pp0_iter8_reg <= addr_signed_14_reg_1311_pp0_iter7_reg;
                addr_signed_15_reg_1318 <= addr_signed_7_fu_180_p2(9 downto 1);
                addr_signed_15_reg_1318_pp0_iter1_reg <= addr_signed_15_reg_1318;
                addr_signed_15_reg_1318_pp0_iter2_reg <= addr_signed_15_reg_1318_pp0_iter1_reg;
                addr_signed_15_reg_1318_pp0_iter3_reg <= addr_signed_15_reg_1318_pp0_iter2_reg;
                addr_signed_15_reg_1318_pp0_iter4_reg <= addr_signed_15_reg_1318_pp0_iter3_reg;
                addr_signed_15_reg_1318_pp0_iter5_reg <= addr_signed_15_reg_1318_pp0_iter4_reg;
                addr_signed_15_reg_1318_pp0_iter6_reg <= addr_signed_15_reg_1318_pp0_iter5_reg;
                addr_signed_15_reg_1318_pp0_iter7_reg <= addr_signed_15_reg_1318_pp0_iter6_reg;
                addr_signed_15_reg_1318_pp0_iter8_reg <= addr_signed_15_reg_1318_pp0_iter7_reg;
                addr_signed_1_reg_1220 <= addrs_signed(29 downto 20);
                addr_signed_1_reg_1220_pp0_iter1_reg <= addr_signed_1_reg_1220;
                addr_signed_1_reg_1220_pp0_iter2_reg <= addr_signed_1_reg_1220_pp0_iter1_reg;
                addr_signed_1_reg_1220_pp0_iter3_reg <= addr_signed_1_reg_1220_pp0_iter2_reg;
                addr_signed_1_reg_1220_pp0_iter4_reg <= addr_signed_1_reg_1220_pp0_iter3_reg;
                addr_signed_1_reg_1220_pp0_iter5_reg <= addr_signed_1_reg_1220_pp0_iter4_reg;
                addr_signed_1_reg_1220_pp0_iter6_reg <= addr_signed_1_reg_1220_pp0_iter5_reg;
                addr_signed_1_reg_1220_pp0_iter7_reg <= addr_signed_1_reg_1220_pp0_iter6_reg;
                addr_signed_1_reg_1220_pp0_iter8_reg <= addr_signed_1_reg_1220_pp0_iter7_reg;
                addr_signed_2_reg_1227 <= addrs_signed(19 downto 10);
                addr_signed_2_reg_1227_pp0_iter1_reg <= addr_signed_2_reg_1227;
                addr_signed_2_reg_1227_pp0_iter2_reg <= addr_signed_2_reg_1227_pp0_iter1_reg;
                addr_signed_2_reg_1227_pp0_iter3_reg <= addr_signed_2_reg_1227_pp0_iter2_reg;
                addr_signed_2_reg_1227_pp0_iter4_reg <= addr_signed_2_reg_1227_pp0_iter3_reg;
                addr_signed_2_reg_1227_pp0_iter5_reg <= addr_signed_2_reg_1227_pp0_iter4_reg;
                addr_signed_2_reg_1227_pp0_iter6_reg <= addr_signed_2_reg_1227_pp0_iter5_reg;
                addr_signed_2_reg_1227_pp0_iter7_reg <= addr_signed_2_reg_1227_pp0_iter6_reg;
                addr_signed_2_reg_1227_pp0_iter8_reg <= addr_signed_2_reg_1227_pp0_iter7_reg;
                addr_signed_3_reg_1234 <= addr_signed_3_fu_158_p1;
                addr_signed_3_reg_1234_pp0_iter1_reg <= addr_signed_3_reg_1234;
                addr_signed_3_reg_1234_pp0_iter2_reg <= addr_signed_3_reg_1234_pp0_iter1_reg;
                addr_signed_3_reg_1234_pp0_iter3_reg <= addr_signed_3_reg_1234_pp0_iter2_reg;
                addr_signed_3_reg_1234_pp0_iter4_reg <= addr_signed_3_reg_1234_pp0_iter3_reg;
                addr_signed_3_reg_1234_pp0_iter5_reg <= addr_signed_3_reg_1234_pp0_iter4_reg;
                addr_signed_3_reg_1234_pp0_iter6_reg <= addr_signed_3_reg_1234_pp0_iter5_reg;
                addr_signed_3_reg_1234_pp0_iter7_reg <= addr_signed_3_reg_1234_pp0_iter6_reg;
                addr_signed_3_reg_1234_pp0_iter8_reg <= addr_signed_3_reg_1234_pp0_iter7_reg;
                addr_signed_4_reg_1241 <= addr_signed_4_fu_162_p2;
                addr_signed_4_reg_1241_pp0_iter1_reg <= addr_signed_4_reg_1241;
                addr_signed_4_reg_1241_pp0_iter2_reg <= addr_signed_4_reg_1241_pp0_iter1_reg;
                addr_signed_4_reg_1241_pp0_iter3_reg <= addr_signed_4_reg_1241_pp0_iter2_reg;
                addr_signed_4_reg_1241_pp0_iter4_reg <= addr_signed_4_reg_1241_pp0_iter3_reg;
                addr_signed_4_reg_1241_pp0_iter5_reg <= addr_signed_4_reg_1241_pp0_iter4_reg;
                addr_signed_4_reg_1241_pp0_iter6_reg <= addr_signed_4_reg_1241_pp0_iter5_reg;
                addr_signed_4_reg_1241_pp0_iter7_reg <= addr_signed_4_reg_1241_pp0_iter6_reg;
                addr_signed_4_reg_1241_pp0_iter8_reg <= addr_signed_4_reg_1241_pp0_iter7_reg;
                addr_signed_5_reg_1248 <= addr_signed_5_fu_168_p2;
                addr_signed_5_reg_1248_pp0_iter1_reg <= addr_signed_5_reg_1248;
                addr_signed_5_reg_1248_pp0_iter2_reg <= addr_signed_5_reg_1248_pp0_iter1_reg;
                addr_signed_5_reg_1248_pp0_iter3_reg <= addr_signed_5_reg_1248_pp0_iter2_reg;
                addr_signed_5_reg_1248_pp0_iter4_reg <= addr_signed_5_reg_1248_pp0_iter3_reg;
                addr_signed_5_reg_1248_pp0_iter5_reg <= addr_signed_5_reg_1248_pp0_iter4_reg;
                addr_signed_5_reg_1248_pp0_iter6_reg <= addr_signed_5_reg_1248_pp0_iter5_reg;
                addr_signed_5_reg_1248_pp0_iter7_reg <= addr_signed_5_reg_1248_pp0_iter6_reg;
                addr_signed_5_reg_1248_pp0_iter8_reg <= addr_signed_5_reg_1248_pp0_iter7_reg;
                addr_signed_6_reg_1255 <= addr_signed_6_fu_174_p2;
                addr_signed_6_reg_1255_pp0_iter1_reg <= addr_signed_6_reg_1255;
                addr_signed_6_reg_1255_pp0_iter2_reg <= addr_signed_6_reg_1255_pp0_iter1_reg;
                addr_signed_6_reg_1255_pp0_iter3_reg <= addr_signed_6_reg_1255_pp0_iter2_reg;
                addr_signed_6_reg_1255_pp0_iter4_reg <= addr_signed_6_reg_1255_pp0_iter3_reg;
                addr_signed_6_reg_1255_pp0_iter5_reg <= addr_signed_6_reg_1255_pp0_iter4_reg;
                addr_signed_6_reg_1255_pp0_iter6_reg <= addr_signed_6_reg_1255_pp0_iter5_reg;
                addr_signed_6_reg_1255_pp0_iter7_reg <= addr_signed_6_reg_1255_pp0_iter6_reg;
                addr_signed_6_reg_1255_pp0_iter8_reg <= addr_signed_6_reg_1255_pp0_iter7_reg;
                addr_signed_7_reg_1262 <= addr_signed_7_fu_180_p2;
                addr_signed_7_reg_1262_pp0_iter1_reg <= addr_signed_7_reg_1262;
                addr_signed_7_reg_1262_pp0_iter2_reg <= addr_signed_7_reg_1262_pp0_iter1_reg;
                addr_signed_7_reg_1262_pp0_iter3_reg <= addr_signed_7_reg_1262_pp0_iter2_reg;
                addr_signed_7_reg_1262_pp0_iter4_reg <= addr_signed_7_reg_1262_pp0_iter3_reg;
                addr_signed_7_reg_1262_pp0_iter5_reg <= addr_signed_7_reg_1262_pp0_iter4_reg;
                addr_signed_7_reg_1262_pp0_iter6_reg <= addr_signed_7_reg_1262_pp0_iter5_reg;
                addr_signed_7_reg_1262_pp0_iter7_reg <= addr_signed_7_reg_1262_pp0_iter6_reg;
                addr_signed_7_reg_1262_pp0_iter8_reg <= addr_signed_7_reg_1262_pp0_iter7_reg;
                addr_signed_8_reg_1269 <= addrs_signed(39 downto 31);
                addr_signed_8_reg_1269_pp0_iter1_reg <= addr_signed_8_reg_1269;
                addr_signed_8_reg_1269_pp0_iter2_reg <= addr_signed_8_reg_1269_pp0_iter1_reg;
                addr_signed_8_reg_1269_pp0_iter3_reg <= addr_signed_8_reg_1269_pp0_iter2_reg;
                addr_signed_8_reg_1269_pp0_iter4_reg <= addr_signed_8_reg_1269_pp0_iter3_reg;
                addr_signed_8_reg_1269_pp0_iter5_reg <= addr_signed_8_reg_1269_pp0_iter4_reg;
                addr_signed_8_reg_1269_pp0_iter6_reg <= addr_signed_8_reg_1269_pp0_iter5_reg;
                addr_signed_8_reg_1269_pp0_iter7_reg <= addr_signed_8_reg_1269_pp0_iter6_reg;
                addr_signed_8_reg_1269_pp0_iter8_reg <= addr_signed_8_reg_1269_pp0_iter7_reg;
                addr_signed_9_reg_1276 <= addrs_signed(29 downto 21);
                addr_signed_9_reg_1276_pp0_iter1_reg <= addr_signed_9_reg_1276;
                addr_signed_9_reg_1276_pp0_iter2_reg <= addr_signed_9_reg_1276_pp0_iter1_reg;
                addr_signed_9_reg_1276_pp0_iter3_reg <= addr_signed_9_reg_1276_pp0_iter2_reg;
                addr_signed_9_reg_1276_pp0_iter4_reg <= addr_signed_9_reg_1276_pp0_iter3_reg;
                addr_signed_9_reg_1276_pp0_iter5_reg <= addr_signed_9_reg_1276_pp0_iter4_reg;
                addr_signed_9_reg_1276_pp0_iter6_reg <= addr_signed_9_reg_1276_pp0_iter5_reg;
                addr_signed_9_reg_1276_pp0_iter7_reg <= addr_signed_9_reg_1276_pp0_iter6_reg;
                addr_signed_9_reg_1276_pp0_iter8_reg <= addr_signed_9_reg_1276_pp0_iter7_reg;
                addr_signed_reg_1213 <= addrs_signed(39 downto 30);
                addr_signed_reg_1213_pp0_iter1_reg <= addr_signed_reg_1213;
                addr_signed_reg_1213_pp0_iter2_reg <= addr_signed_reg_1213_pp0_iter1_reg;
                addr_signed_reg_1213_pp0_iter3_reg <= addr_signed_reg_1213_pp0_iter2_reg;
                addr_signed_reg_1213_pp0_iter4_reg <= addr_signed_reg_1213_pp0_iter3_reg;
                addr_signed_reg_1213_pp0_iter5_reg <= addr_signed_reg_1213_pp0_iter4_reg;
                addr_signed_reg_1213_pp0_iter6_reg <= addr_signed_reg_1213_pp0_iter5_reg;
                addr_signed_reg_1213_pp0_iter7_reg <= addr_signed_reg_1213_pp0_iter6_reg;
                addr_signed_reg_1213_pp0_iter8_reg <= addr_signed_reg_1213_pp0_iter7_reg;
                icmp_ln247_10_reg_1423 <= icmp_ln247_10_fu_346_p2;
                icmp_ln247_11_reg_1428 <= icmp_ln247_11_fu_350_p2;
                icmp_ln247_12_reg_1457 <= icmp_ln247_12_fu_374_p2;
                icmp_ln247_13_reg_1462 <= icmp_ln247_13_fu_378_p2;
                icmp_ln247_14_reg_1483 <= icmp_ln247_14_fu_395_p2;
                icmp_ln247_1_reg_1330 <= icmp_ln247_1_fu_270_p2;
                icmp_ln247_2_reg_1335 <= icmp_ln247_2_fu_274_p2;
                icmp_ln247_3_reg_1340 <= icmp_ln247_3_fu_278_p2;
                icmp_ln247_4_reg_1345 <= icmp_ln247_4_fu_282_p2;
                icmp_ln247_5_reg_1350 <= icmp_ln247_5_fu_286_p2;
                icmp_ln247_6_reg_1355 <= icmp_ln247_6_fu_290_p2;
                icmp_ln247_7_reg_1360 <= icmp_ln247_7_fu_294_p2;
                icmp_ln247_8_reg_1413 <= icmp_ln247_8_fu_338_p2;
                icmp_ln247_9_reg_1418 <= icmp_ln247_9_fu_342_p2;
                icmp_ln247_reg_1325 <= icmp_ln247_fu_266_p2;
                min01_reg_1365 <= min01_fu_298_p3;
                min01_reg_1365_pp0_iter3_reg <= min01_reg_1365;
                min03_reg_1433 <= min03_fu_354_p3;
                min03_reg_1433_pp0_iter5_reg <= min03_reg_1433;
                min07_reg_1467 <= min07_fu_382_p3;
                min07_reg_1467_pp0_iter7_reg <= min07_reg_1467;
                min23_reg_1371 <= min23_fu_303_p3;
                min23_reg_1371_pp0_iter3_reg <= min23_reg_1371;
                min45_reg_1377 <= min45_fu_308_p3;
                min45_reg_1377_pp0_iter3_reg <= min45_reg_1377;
                min47_reg_1439 <= min47_fu_359_p3;
                min47_reg_1439_pp0_iter5_reg <= min47_reg_1439;
                min67_reg_1383 <= min67_fu_313_p3;
                min67_reg_1383_pp0_iter3_reg <= min67_reg_1383;
                min8F_reg_1473 <= min8F_fu_387_p3;
                min_value_reg_1488 <= min_value_fu_400_p3;
                now_read_reg_1193 <= now;
                now_read_reg_1193_pp0_iter1_reg <= now_read_reg_1193;
                now_read_reg_1193_pp0_iter2_reg <= now_read_reg_1193_pp0_iter1_reg;
                now_read_reg_1193_pp0_iter3_reg <= now_read_reg_1193_pp0_iter2_reg;
                now_read_reg_1193_pp0_iter4_reg <= now_read_reg_1193_pp0_iter3_reg;
                now_read_reg_1193_pp0_iter5_reg <= now_read_reg_1193_pp0_iter4_reg;
                now_read_reg_1193_pp0_iter6_reg <= now_read_reg_1193_pp0_iter5_reg;
                now_read_reg_1193_pp0_iter7_reg <= now_read_reg_1193_pp0_iter6_reg;
                now_read_reg_1193_pp0_iter8_reg <= now_read_reg_1193_pp0_iter7_reg;
                now_read_reg_1193_pp0_iter9_reg <= now_read_reg_1193_pp0_iter8_reg;
                rate_left_10_reg_1623 <= rate_left_10_fu_626_p1;
                rate_left_10_reg_1623_pp0_iter10_reg <= rate_left_10_reg_1623;
                rate_left_11_reg_1634 <= rate_left_11_fu_645_p1;
                rate_left_11_reg_1634_pp0_iter10_reg <= rate_left_11_reg_1634;
                rate_left_12_reg_1645 <= rate_left_12_fu_664_p1;
                rate_left_12_reg_1645_pp0_iter10_reg <= rate_left_12_reg_1645;
                rate_left_13_reg_1656 <= rate_left_13_fu_683_p1;
                rate_left_13_reg_1656_pp0_iter10_reg <= rate_left_13_reg_1656;
                rate_left_14_reg_1667 <= rate_left_14_fu_702_p1;
                rate_left_14_reg_1667_pp0_iter10_reg <= rate_left_14_reg_1667;
                rate_left_15_reg_1678 <= rate_left_15_fu_721_p1;
                rate_left_15_reg_1678_pp0_iter10_reg <= rate_left_15_reg_1678;
                rate_left_1_reg_1524 <= rate_left_1_fu_461_p1;
                rate_left_1_reg_1524_pp0_iter10_reg <= rate_left_1_reg_1524;
                rate_left_2_reg_1535 <= rate_left_2_fu_479_p1;
                rate_left_2_reg_1535_pp0_iter10_reg <= rate_left_2_reg_1535;
                rate_left_3_reg_1546 <= rate_left_3_fu_497_p1;
                rate_left_3_reg_1546_pp0_iter10_reg <= rate_left_3_reg_1546;
                rate_left_4_reg_1557 <= rate_left_4_fu_515_p1;
                rate_left_4_reg_1557_pp0_iter10_reg <= rate_left_4_reg_1557;
                rate_left_5_reg_1568 <= rate_left_5_fu_533_p1;
                rate_left_5_reg_1568_pp0_iter10_reg <= rate_left_5_reg_1568;
                rate_left_6_reg_1579 <= rate_left_6_fu_551_p1;
                rate_left_6_reg_1579_pp0_iter10_reg <= rate_left_6_reg_1579;
                rate_left_7_reg_1590 <= rate_left_7_fu_569_p1;
                rate_left_7_reg_1590_pp0_iter10_reg <= rate_left_7_reg_1590;
                rate_left_8_reg_1601 <= rate_left_8_fu_588_p1;
                rate_left_8_reg_1601_pp0_iter10_reg <= rate_left_8_reg_1601;
                rate_left_9_reg_1612 <= rate_left_9_fu_607_p1;
                rate_left_9_reg_1612_pp0_iter10_reg <= rate_left_9_reg_1612;
                rate_left_reg_1513 <= rate_left_fu_443_p1;
                rate_left_reg_1513_pp0_iter10_reg <= rate_left_reg_1513;
                select_ln247_1_reg_1395 <= select_ln247_1_fu_323_p3;
                select_ln247_1_reg_1395_pp0_iter3_reg <= select_ln247_1_reg_1395;
                select_ln247_2_reg_1401 <= select_ln247_2_fu_328_p3;
                select_ln247_2_reg_1401_pp0_iter3_reg <= select_ln247_2_reg_1401;
                select_ln247_3_reg_1407 <= select_ln247_3_fu_333_p3;
                select_ln247_3_reg_1407_pp0_iter3_reg <= select_ln247_3_reg_1407;
                select_ln247_6_reg_1445 <= select_ln247_6_fu_364_p3;
                select_ln247_6_reg_1445_pp0_iter5_reg <= select_ln247_6_reg_1445;
                select_ln247_7_reg_1451 <= select_ln247_7_fu_369_p3;
                select_ln247_7_reg_1451_pp0_iter5_reg <= select_ln247_7_reg_1451;
                select_ln247_reg_1389 <= select_ln247_fu_318_p3;
                select_ln247_reg_1389_pp0_iter3_reg <= select_ln247_reg_1389;
                sext_ln247_reg_1478 <= sext_ln247_fu_392_p1;
                tmp8_reg_1508 <= tmp2_fu_429_p2(9 downto 5);
                tmp_10_reg_1629 <= tmp2_11_fu_630_p2(9 downto 5);
                tmp_11_reg_1640 <= tmp2_12_fu_649_p2(9 downto 5);
                tmp_12_reg_1651 <= tmp2_13_fu_668_p2(9 downto 5);
                tmp_13_reg_1662 <= tmp2_14_fu_687_p2(9 downto 5);
                tmp_14_reg_1673 <= tmp2_15_fu_706_p2(9 downto 5);
                tmp_1_reg_1530 <= tmp2_2_fu_465_p2(9 downto 5);
                tmp_2_reg_1541 <= tmp2_3_fu_483_p2(9 downto 5);
                tmp_3_reg_1552 <= tmp2_4_fu_501_p2(9 downto 5);
                tmp_4_reg_1563 <= tmp2_5_fu_519_p2(9 downto 5);
                tmp_5_reg_1574 <= tmp2_6_fu_537_p2(9 downto 5);
                tmp_6_reg_1585 <= tmp2_7_fu_555_p2(9 downto 5);
                tmp_7_reg_1596 <= tmp2_8_fu_573_p2(9 downto 5);
                tmp_8_reg_1607 <= tmp2_9_fu_592_p2(9 downto 5);
                tmp_9_reg_1618 <= tmp2_10_fu_611_p2(9 downto 5);
                tmp_s_reg_1519 <= tmp2_1_fu_447_p2(9 downto 5);
            end if;
        end if;
    end process;
    addr_left_10_fu_993_p2 <= std_logic_vector(unsigned(addr_right_10_reg_1744) + unsigned(ap_const_lv12_FFF));
    addr_left_11_fu_1007_p2 <= std_logic_vector(unsigned(addr_right_11_reg_1750) + unsigned(ap_const_lv12_FFF));
    addr_left_12_fu_1021_p2 <= std_logic_vector(unsigned(addr_right_12_reg_1756) + unsigned(ap_const_lv12_FFF));
    addr_left_13_fu_1035_p2 <= std_logic_vector(unsigned(addr_right_13_reg_1762) + unsigned(ap_const_lv12_FFF));
    addr_left_14_fu_1049_p2 <= std_logic_vector(unsigned(addr_right_14_reg_1768) + unsigned(ap_const_lv12_FFF));
    addr_left_15_fu_1063_p2 <= std_logic_vector(unsigned(addr_right_15_reg_1774) + unsigned(ap_const_lv12_FFF));
    addr_left_1_fu_867_p2 <= std_logic_vector(unsigned(addr_right_1_reg_1690) + unsigned(ap_const_lv12_FFF));
    addr_left_2_fu_881_p2 <= std_logic_vector(unsigned(addr_right_2_reg_1696) + unsigned(ap_const_lv12_FFF));
    addr_left_3_fu_895_p2 <= std_logic_vector(unsigned(addr_right_3_reg_1702) + unsigned(ap_const_lv12_FFF));
    addr_left_4_fu_909_p2 <= std_logic_vector(unsigned(addr_right_4_reg_1708) + unsigned(ap_const_lv12_FFF));
    addr_left_5_fu_923_p2 <= std_logic_vector(unsigned(addr_right_5_reg_1714) + unsigned(ap_const_lv12_FFF));
    addr_left_6_fu_937_p2 <= std_logic_vector(unsigned(addr_right_6_reg_1720) + unsigned(ap_const_lv12_FFF));
    addr_left_7_fu_951_p2 <= std_logic_vector(unsigned(addr_right_7_reg_1726) + unsigned(ap_const_lv12_FFF));
    addr_left_8_fu_965_p2 <= std_logic_vector(unsigned(addr_right_8_reg_1732) + unsigned(ap_const_lv12_FFF));
    addr_left_9_fu_979_p2 <= std_logic_vector(unsigned(addr_right_9_reg_1738) + unsigned(ap_const_lv12_FFF));
    addr_left_fu_853_p2 <= std_logic_vector(unsigned(addr_right_reg_1684) + unsigned(ap_const_lv12_FFF));
    addr_right_10_fu_808_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_10_fu_805_p1));
    addr_right_11_fu_816_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_11_fu_813_p1));
    addr_right_12_fu_824_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_12_fu_821_p1));
    addr_right_13_fu_832_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_13_fu_829_p1));
    addr_right_14_fu_840_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_14_fu_837_p1));
    addr_right_15_fu_848_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_15_fu_845_p1));
    addr_right_1_fu_736_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_1_fu_733_p1));
    addr_right_2_fu_744_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_2_fu_741_p1));
    addr_right_3_fu_752_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_3_fu_749_p1));
    addr_right_4_fu_760_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_4_fu_757_p1));
    addr_right_5_fu_768_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_5_fu_765_p1));
    addr_right_6_fu_776_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_6_fu_773_p1));
    addr_right_7_fu_784_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_7_fu_781_p1));
    addr_right_8_fu_792_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_8_fu_789_p1));
    addr_right_9_fu_800_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_9_fu_797_p1));
    addr_right_fu_728_p2 <= std_logic_vector(unsigned(now_read_reg_1193_pp0_iter9_reg) - unsigned(zext_ln54_fu_725_p1));
    addr_signed_1_fu_138_p4 <= addrs_signed(29 downto 20);
    addr_signed_2_fu_148_p4 <= addrs_signed(19 downto 10);
    addr_signed_3_fu_158_p1 <= addrs_signed(10 - 1 downto 0);
    addr_signed_4_fu_162_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(addr_signed_fu_128_p4));
    addr_signed_5_fu_168_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(addr_signed_1_fu_138_p4));
    addr_signed_6_fu_174_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(addr_signed_2_fu_148_p4));
    addr_signed_7_fu_180_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(addr_signed_3_fu_158_p1));
    addr_signed_fu_128_p4 <= addrs_signed(39 downto 30);
    addrs_left <= (((((((((((((((addr_left_15_fu_1063_p2 & addr_left_14_fu_1049_p2) & addr_left_13_fu_1035_p2) & addr_left_12_fu_1021_p2) & addr_left_11_fu_1007_p2) & addr_left_10_fu_993_p2) & addr_left_9_fu_979_p2) & addr_left_8_fu_965_p2) & addr_left_7_fu_951_p2) & addr_left_6_fu_937_p2) & addr_left_5_fu_923_p2) & addr_left_4_fu_909_p2) & addr_left_3_fu_895_p2) & addr_left_2_fu_881_p2) & addr_left_1_fu_867_p2) & addr_left_fu_853_p2);
    addrs_right <= (((((((((((((((addr_right_15_reg_1774 & addr_right_14_reg_1768) & addr_right_13_reg_1762) & addr_right_12_reg_1756) & addr_right_11_reg_1750) & addr_right_10_reg_1744) & addr_right_9_reg_1738) & addr_right_8_reg_1732) & addr_right_7_reg_1726) & addr_right_6_reg_1720) & addr_right_5_reg_1714) & addr_right_4_reg_1708) & addr_right_3_reg_1702) & addr_right_2_reg_1696) & addr_right_1_reg_1690) & addr_right_reg_1684);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    icmp_ln247_10_fu_346_p2 <= "1" when (signed(select_ln247_reg_1389) < signed(select_ln247_1_reg_1395)) else "0";
    icmp_ln247_11_fu_350_p2 <= "1" when (signed(select_ln247_2_reg_1401) < signed(select_ln247_3_reg_1407)) else "0";
    icmp_ln247_12_fu_374_p2 <= "1" when (signed(min03_reg_1433) < signed(min47_reg_1439)) else "0";
    icmp_ln247_13_fu_378_p2 <= "1" when (signed(select_ln247_6_reg_1445) < signed(select_ln247_7_reg_1451)) else "0";
    icmp_ln247_14_fu_395_p2 <= "1" when (signed(min07_reg_1467) < signed(sext_ln247_fu_392_p1)) else "0";
    icmp_ln247_1_fu_270_p2 <= "1" when (signed(addr_signed_2_reg_1227) < signed(addr_signed_3_reg_1234)) else "0";
    icmp_ln247_2_fu_274_p2 <= "1" when (signed(addr_signed_4_reg_1241) < signed(addr_signed_5_reg_1248)) else "0";
    icmp_ln247_3_fu_278_p2 <= "1" when (signed(addr_signed_6_reg_1255) < signed(addr_signed_7_reg_1262)) else "0";
    icmp_ln247_4_fu_282_p2 <= "1" when (signed(addr_signed_8_reg_1269) < signed(addr_signed_9_reg_1276)) else "0";
    icmp_ln247_5_fu_286_p2 <= "1" when (signed(addr_signed_10_reg_1283) < signed(addr_signed_11_reg_1290)) else "0";
    icmp_ln247_6_fu_290_p2 <= "1" when (signed(addr_signed_12_reg_1297) < signed(addr_signed_13_reg_1304)) else "0";
    icmp_ln247_7_fu_294_p2 <= "1" when (signed(addr_signed_14_reg_1311) < signed(addr_signed_15_reg_1318)) else "0";
    icmp_ln247_8_fu_338_p2 <= "1" when (signed(min01_reg_1365) < signed(min23_reg_1371)) else "0";
    icmp_ln247_9_fu_342_p2 <= "1" when (signed(min45_reg_1377) < signed(min67_reg_1383)) else "0";
    icmp_ln247_fu_266_p2 <= "1" when (signed(addr_signed_reg_1213) < signed(addr_signed_1_reg_1220)) else "0";
    min01_fu_298_p3 <= 
        addr_signed_reg_1213_pp0_iter1_reg when (icmp_ln247_reg_1325(0) = '1') else 
        addr_signed_1_reg_1220_pp0_iter1_reg;
    min03_fu_354_p3 <= 
        min01_reg_1365_pp0_iter3_reg when (icmp_ln247_8_reg_1413(0) = '1') else 
        min23_reg_1371_pp0_iter3_reg;
    min07_fu_382_p3 <= 
        min03_reg_1433_pp0_iter5_reg when (icmp_ln247_12_reg_1457(0) = '1') else 
        min47_reg_1439_pp0_iter5_reg;
    min23_fu_303_p3 <= 
        addr_signed_2_reg_1227_pp0_iter1_reg when (icmp_ln247_1_reg_1330(0) = '1') else 
        addr_signed_3_reg_1234_pp0_iter1_reg;
    min45_fu_308_p3 <= 
        addr_signed_4_reg_1241_pp0_iter1_reg when (icmp_ln247_2_reg_1335(0) = '1') else 
        addr_signed_5_reg_1248_pp0_iter1_reg;
    min47_fu_359_p3 <= 
        min45_reg_1377_pp0_iter3_reg when (icmp_ln247_9_reg_1418(0) = '1') else 
        min67_reg_1383_pp0_iter3_reg;
    min67_fu_313_p3 <= 
        addr_signed_6_reg_1255_pp0_iter1_reg when (icmp_ln247_3_reg_1340(0) = '1') else 
        addr_signed_7_reg_1262_pp0_iter1_reg;
    min8F_fu_387_p3 <= 
        select_ln247_6_reg_1445_pp0_iter5_reg when (icmp_ln247_13_reg_1462(0) = '1') else 
        select_ln247_7_reg_1451_pp0_iter5_reg;
    min_value_fu_400_p3 <= 
        min07_reg_1467_pp0_iter7_reg when (icmp_ln247_14_reg_1483(0) = '1') else 
        sext_ln247_reg_1478;
    rate_left_10_fu_626_p1 <= tmp2_10_fu_611_p2(5 - 1 downto 0);
    rate_left_11_fu_645_p1 <= tmp2_11_fu_630_p2(5 - 1 downto 0);
    rate_left_12_fu_664_p1 <= tmp2_12_fu_649_p2(5 - 1 downto 0);
    rate_left_13_fu_683_p1 <= tmp2_13_fu_668_p2(5 - 1 downto 0);
    rate_left_14_fu_702_p1 <= tmp2_14_fu_687_p2(5 - 1 downto 0);
    rate_left_15_fu_721_p1 <= tmp2_15_fu_706_p2(5 - 1 downto 0);
    rate_left_1_fu_461_p1 <= tmp2_1_fu_447_p2(5 - 1 downto 0);
    rate_left_2_fu_479_p1 <= tmp2_2_fu_465_p2(5 - 1 downto 0);
    rate_left_3_fu_497_p1 <= tmp2_3_fu_483_p2(5 - 1 downto 0);
    rate_left_4_fu_515_p1 <= tmp2_4_fu_501_p2(5 - 1 downto 0);
    rate_left_5_fu_533_p1 <= tmp2_5_fu_519_p2(5 - 1 downto 0);
    rate_left_6_fu_551_p1 <= tmp2_6_fu_537_p2(5 - 1 downto 0);
    rate_left_7_fu_569_p1 <= tmp2_7_fu_555_p2(5 - 1 downto 0);
    rate_left_8_fu_588_p1 <= tmp2_8_fu_573_p2(5 - 1 downto 0);
    rate_left_9_fu_607_p1 <= tmp2_9_fu_592_p2(5 - 1 downto 0);
    rate_left_fu_443_p1 <= tmp2_fu_429_p2(5 - 1 downto 0);
    rate_right_10_fu_1001_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_10_fu_998_p1));
    rate_right_11_fu_1015_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_11_fu_1012_p1));
    rate_right_12_fu_1029_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_12_fu_1026_p1));
    rate_right_13_fu_1043_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_13_fu_1040_p1));
    rate_right_14_fu_1057_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_14_fu_1054_p1));
    rate_right_15_fu_1071_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_15_fu_1068_p1));
    rate_right_1_fu_875_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_1_fu_872_p1));
    rate_right_2_fu_889_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_2_fu_886_p1));
    rate_right_3_fu_903_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_3_fu_900_p1));
    rate_right_4_fu_917_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_4_fu_914_p1));
    rate_right_5_fu_931_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_5_fu_928_p1));
    rate_right_6_fu_945_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_6_fu_942_p1));
    rate_right_7_fu_959_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_7_fu_956_p1));
    rate_right_8_fu_973_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_8_fu_970_p1));
    rate_right_9_fu_987_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_9_fu_984_p1));
    rate_right_fu_861_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(zext_ln57_fu_858_p1));
    rates_left <= (((((((((((((((rate_left_15_reg_1678_pp0_iter10_reg & rate_left_14_reg_1667_pp0_iter10_reg) & rate_left_13_reg_1656_pp0_iter10_reg) & rate_left_12_reg_1645_pp0_iter10_reg) & rate_left_11_reg_1634_pp0_iter10_reg) & rate_left_10_reg_1623_pp0_iter10_reg) & rate_left_9_reg_1612_pp0_iter10_reg) & rate_left_8_reg_1601_pp0_iter10_reg) & rate_left_7_reg_1590_pp0_iter10_reg) & rate_left_6_reg_1579_pp0_iter10_reg) & rate_left_5_reg_1568_pp0_iter10_reg) & rate_left_4_reg_1557_pp0_iter10_reg) & rate_left_3_reg_1546_pp0_iter10_reg) & rate_left_2_reg_1535_pp0_iter10_reg) & rate_left_1_reg_1524_pp0_iter10_reg) & rate_left_reg_1513_pp0_iter10_reg);
    rates_right <= (((((((((((((((rate_right_15_fu_1071_p2 & rate_right_14_fu_1057_p2) & rate_right_13_fu_1043_p2) & rate_right_12_fu_1029_p2) & rate_right_11_fu_1015_p2) & rate_right_10_fu_1001_p2) & rate_right_9_fu_987_p2) & rate_right_8_fu_973_p2) & rate_right_7_fu_959_p2) & rate_right_6_fu_945_p2) & rate_right_5_fu_931_p2) & rate_right_4_fu_917_p2) & rate_right_3_fu_903_p2) & rate_right_2_fu_889_p2) & rate_right_1_fu_875_p2) & rate_right_fu_861_p2);
    select_ln247_1_fu_323_p3 <= 
        addr_signed_10_reg_1283_pp0_iter1_reg when (icmp_ln247_5_reg_1350(0) = '1') else 
        addr_signed_11_reg_1290_pp0_iter1_reg;
    select_ln247_2_fu_328_p3 <= 
        addr_signed_12_reg_1297_pp0_iter1_reg when (icmp_ln247_6_reg_1355(0) = '1') else 
        addr_signed_13_reg_1304_pp0_iter1_reg;
    select_ln247_3_fu_333_p3 <= 
        addr_signed_14_reg_1311_pp0_iter1_reg when (icmp_ln247_7_reg_1360(0) = '1') else 
        addr_signed_15_reg_1318_pp0_iter1_reg;
    select_ln247_6_fu_364_p3 <= 
        select_ln247_reg_1389_pp0_iter3_reg when (icmp_ln247_10_reg_1423(0) = '1') else 
        select_ln247_1_reg_1395_pp0_iter3_reg;
    select_ln247_7_fu_369_p3 <= 
        select_ln247_2_reg_1401_pp0_iter3_reg when (icmp_ln247_11_reg_1428(0) = '1') else 
        select_ln247_3_reg_1407_pp0_iter3_reg;
    select_ln247_fu_318_p3 <= 
        addr_signed_8_reg_1269_pp0_iter1_reg when (icmp_ln247_4_reg_1345(0) = '1') else 
        addr_signed_9_reg_1276_pp0_iter1_reg;
        sext_ln247_fu_392_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(min8F_reg_1473),10));

        sext_ln26_1_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(addr_signed_9_reg_1276_pp0_iter8_reg),10));

        sext_ln26_2_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(addr_signed_10_reg_1283_pp0_iter8_reg),10));

        sext_ln26_3_fu_414_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(addr_signed_11_reg_1290_pp0_iter8_reg),10));

        sext_ln26_4_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(addr_signed_12_reg_1297_pp0_iter8_reg),10));

        sext_ln26_5_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(addr_signed_13_reg_1304_pp0_iter8_reg),10));

        sext_ln26_6_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(addr_signed_14_reg_1311_pp0_iter8_reg),10));

        sext_ln26_7_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(addr_signed_15_reg_1318_pp0_iter8_reg),10));

        sext_ln26_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(addr_signed_8_reg_1269_pp0_iter8_reg),10));

    tmp2_10_fu_611_p2 <= std_logic_vector(signed(sext_ln26_2_fu_411_p1) - signed(min_value_reg_1488));
    tmp2_11_fu_630_p2 <= std_logic_vector(signed(sext_ln26_3_fu_414_p1) - signed(min_value_reg_1488));
    tmp2_12_fu_649_p2 <= std_logic_vector(signed(sext_ln26_4_fu_417_p1) - signed(min_value_reg_1488));
    tmp2_13_fu_668_p2 <= std_logic_vector(signed(sext_ln26_5_fu_420_p1) - signed(min_value_reg_1488));
    tmp2_14_fu_687_p2 <= std_logic_vector(signed(sext_ln26_6_fu_423_p1) - signed(min_value_reg_1488));
    tmp2_15_fu_706_p2 <= std_logic_vector(signed(sext_ln26_7_fu_426_p1) - signed(min_value_reg_1488));
    tmp2_1_fu_447_p2 <= std_logic_vector(unsigned(addr_signed_1_reg_1220_pp0_iter8_reg) - unsigned(min_value_reg_1488));
    tmp2_2_fu_465_p2 <= std_logic_vector(unsigned(addr_signed_2_reg_1227_pp0_iter8_reg) - unsigned(min_value_reg_1488));
    tmp2_3_fu_483_p2 <= std_logic_vector(unsigned(addr_signed_3_reg_1234_pp0_iter8_reg) - unsigned(min_value_reg_1488));
    tmp2_4_fu_501_p2 <= std_logic_vector(unsigned(addr_signed_4_reg_1241_pp0_iter8_reg) - unsigned(min_value_reg_1488));
    tmp2_5_fu_519_p2 <= std_logic_vector(unsigned(addr_signed_5_reg_1248_pp0_iter8_reg) - unsigned(min_value_reg_1488));
    tmp2_6_fu_537_p2 <= std_logic_vector(unsigned(addr_signed_6_reg_1255_pp0_iter8_reg) - unsigned(min_value_reg_1488));
    tmp2_7_fu_555_p2 <= std_logic_vector(unsigned(addr_signed_7_reg_1262_pp0_iter8_reg) - unsigned(min_value_reg_1488));
    tmp2_8_fu_573_p2 <= std_logic_vector(signed(sext_ln26_fu_405_p1) - signed(min_value_reg_1488));
    tmp2_9_fu_592_p2 <= std_logic_vector(signed(sext_ln26_1_fu_408_p1) - signed(min_value_reg_1488));
    tmp2_fu_429_p2 <= std_logic_vector(unsigned(addr_signed_reg_1213_pp0_iter8_reg) - unsigned(min_value_reg_1488));
    zext_ln54_10_fu_805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_1618),12));
    zext_ln54_11_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_reg_1629),12));
    zext_ln54_12_fu_821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_1640),12));
    zext_ln54_13_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_1651),12));
    zext_ln54_14_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_1662),12));
    zext_ln54_15_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_1673),12));
    zext_ln54_1_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_1519),12));
    zext_ln54_2_fu_741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_1530),12));
    zext_ln54_3_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_1541),12));
    zext_ln54_4_fu_757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_1552),12));
    zext_ln54_5_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_1563),12));
    zext_ln54_6_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_1574),12));
    zext_ln54_7_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_1585),12));
    zext_ln54_8_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_1596),12));
    zext_ln54_9_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_1607),12));
    zext_ln54_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp8_reg_1508),12));
    zext_ln57_10_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_10_reg_1623_pp0_iter10_reg),6));
    zext_ln57_11_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_11_reg_1634_pp0_iter10_reg),6));
    zext_ln57_12_fu_1026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_12_reg_1645_pp0_iter10_reg),6));
    zext_ln57_13_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_13_reg_1656_pp0_iter10_reg),6));
    zext_ln57_14_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_14_reg_1667_pp0_iter10_reg),6));
    zext_ln57_15_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_15_reg_1678_pp0_iter10_reg),6));
    zext_ln57_1_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_1_reg_1524_pp0_iter10_reg),6));
    zext_ln57_2_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_2_reg_1535_pp0_iter10_reg),6));
    zext_ln57_3_fu_900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_3_reg_1546_pp0_iter10_reg),6));
    zext_ln57_4_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_4_reg_1557_pp0_iter10_reg),6));
    zext_ln57_5_fu_928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_5_reg_1568_pp0_iter10_reg),6));
    zext_ln57_6_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_6_reg_1579_pp0_iter10_reg),6));
    zext_ln57_7_fu_956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_7_reg_1590_pp0_iter10_reg),6));
    zext_ln57_8_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_8_reg_1601_pp0_iter10_reg),6));
    zext_ln57_9_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_9_reg_1612_pp0_iter10_reg),6));
    zext_ln57_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rate_left_reg_1513_pp0_iter10_reg),6));
end behav;
