--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml top_ml605_extphy.twx top_ml605_extphy.ncd -o
top_ml605_extphy.twr top_ml605_extphy.pcf

Design file:              top_ml605_extphy.ncd
Physical constraint file: top_ml605_extphy.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3640 paths analyzed, 380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.617ns.
--------------------------------------------------------------------------------

Paths for end point InstVGA/next_pixel_10 (SLICE_X60Y121.B2), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.431ns (Levels of Logic = 6)
  Clock Path Skew:      -0.151ns (1.480 - 1.631)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y96.AQ      Tcko                  0.518   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X51Y94.D1      net (fanout=3)        0.841   InstVGA/pix_read_addr<8>
    SLICE_X51Y94.D       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y94.C5      net (fanout=1)        0.263   N359
    SLICE_X51Y94.C       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y95.B4      net (fanout=2)        0.584   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y95.BMUX    Tilo                  0.358   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3_SW0
    SLICE_X51Y95.A1      net (fanout=1)        0.669   N389
    SLICE_X51Y95.A       Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3
    SLICE_X61Y71.C2      net (fanout=13)       2.246   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o
    SLICE_X61Y71.C       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT41
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT43
    SLICE_X60Y121.B2     net (fanout=1)        2.413   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT42
    SLICE_X60Y121.CLK    Tas                   0.043   InstVGA/next_pixel<11>
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT44
                                                       InstVGA/next_pixel_10
    -------------------------------------------------  ---------------------------
    Total                                      8.431ns (1.415ns logic, 7.016ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_4 (FF)
  Destination:          InstVGA/next_pixel_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.412ns (Levels of Logic = 6)
  Clock Path Skew:      -0.151ns (1.480 - 1.631)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_4 to InstVGA/next_pixel_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.AQ      Tcko                  0.518   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_4
    SLICE_X51Y94.D2      net (fanout=3)        0.822   InstVGA/pix_read_addr<4>
    SLICE_X51Y94.D       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y94.C5      net (fanout=1)        0.263   N359
    SLICE_X51Y94.C       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y95.B4      net (fanout=2)        0.584   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y95.BMUX    Tilo                  0.358   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3_SW0
    SLICE_X51Y95.A1      net (fanout=1)        0.669   N389
    SLICE_X51Y95.A       Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3
    SLICE_X61Y71.C2      net (fanout=13)       2.246   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o
    SLICE_X61Y71.C       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT41
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT43
    SLICE_X60Y121.B2     net (fanout=1)        2.413   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT42
    SLICE_X60Y121.CLK    Tas                   0.043   InstVGA/next_pixel<11>
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT44
                                                       InstVGA/next_pixel_10
    -------------------------------------------------  ---------------------------
    Total                                      8.412ns (1.415ns logic, 6.997ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_7 (FF)
  Destination:          InstVGA/next_pixel_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.248ns (Levels of Logic = 6)
  Clock Path Skew:      -0.151ns (1.480 - 1.631)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_7 to InstVGA/next_pixel_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.DQ      Tcko                  0.518   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_7
    SLICE_X51Y94.D3      net (fanout=3)        0.658   InstVGA/pix_read_addr<7>
    SLICE_X51Y94.D       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y94.C5      net (fanout=1)        0.263   N359
    SLICE_X51Y94.C       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y95.B4      net (fanout=2)        0.584   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y95.BMUX    Tilo                  0.358   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3_SW0
    SLICE_X51Y95.A1      net (fanout=1)        0.669   N389
    SLICE_X51Y95.A       Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3
    SLICE_X61Y71.C2      net (fanout=13)       2.246   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o
    SLICE_X61Y71.C       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT41
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT43
    SLICE_X60Y121.B2     net (fanout=1)        2.413   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT42
    SLICE_X60Y121.CLK    Tas                   0.043   InstVGA/next_pixel<11>
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT44
                                                       InstVGA/next_pixel_10
    -------------------------------------------------  ---------------------------
    Total                                      8.248ns (1.415ns logic, 6.833ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/next_pixel_8 (SLICE_X60Y122.D2), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.427ns (Levels of Logic = 7)
  Clock Path Skew:      -0.153ns (1.478 - 1.631)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y96.AQ      Tcko                  0.518   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X51Y94.D1      net (fanout=3)        0.841   InstVGA/pix_read_addr<8>
    SLICE_X51Y94.D       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y94.C5      net (fanout=1)        0.263   N359
    SLICE_X51Y94.C       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B1      net (fanout=2)        0.833   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0
    SLICE_X50Y93.A4      net (fanout=1)        0.452   N385
    SLICE_X50Y93.A       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3
    SLICE_X61Y74.B2      net (fanout=12)       2.015   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o
    SLICE_X61Y74.B       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
    SLICE_X61Y74.A4      net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
    SLICE_X61Y74.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT223
    SLICE_X60Y122.D2     net (fanout=1)        2.283   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT223
    SLICE_X60Y122.CLK    Tas                   0.045   InstVGA/next_pixel<8>
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT224
                                                       InstVGA/next_pixel_8
    -------------------------------------------------  ---------------------------
    Total                                      8.427ns (1.307ns logic, 7.120ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_4 (FF)
  Destination:          InstVGA/next_pixel_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.408ns (Levels of Logic = 7)
  Clock Path Skew:      -0.153ns (1.478 - 1.631)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_4 to InstVGA/next_pixel_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.AQ      Tcko                  0.518   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_4
    SLICE_X51Y94.D2      net (fanout=3)        0.822   InstVGA/pix_read_addr<4>
    SLICE_X51Y94.D       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y94.C5      net (fanout=1)        0.263   N359
    SLICE_X51Y94.C       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B1      net (fanout=2)        0.833   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0
    SLICE_X50Y93.A4      net (fanout=1)        0.452   N385
    SLICE_X50Y93.A       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3
    SLICE_X61Y74.B2      net (fanout=12)       2.015   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o
    SLICE_X61Y74.B       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
    SLICE_X61Y74.A4      net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
    SLICE_X61Y74.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT223
    SLICE_X60Y122.D2     net (fanout=1)        2.283   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT223
    SLICE_X60Y122.CLK    Tas                   0.045   InstVGA/next_pixel<8>
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT224
                                                       InstVGA/next_pixel_8
    -------------------------------------------------  ---------------------------
    Total                                      8.408ns (1.307ns logic, 7.101ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_7 (FF)
  Destination:          InstVGA/next_pixel_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.244ns (Levels of Logic = 7)
  Clock Path Skew:      -0.153ns (1.478 - 1.631)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_7 to InstVGA/next_pixel_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.DQ      Tcko                  0.518   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_7
    SLICE_X51Y94.D3      net (fanout=3)        0.658   InstVGA/pix_read_addr<7>
    SLICE_X51Y94.D       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y94.C5      net (fanout=1)        0.263   N359
    SLICE_X51Y94.C       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B1      net (fanout=2)        0.833   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0
    SLICE_X50Y93.A4      net (fanout=1)        0.452   N385
    SLICE_X50Y93.A       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3
    SLICE_X61Y74.B2      net (fanout=12)       2.015   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o
    SLICE_X61Y74.B       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
    SLICE_X61Y74.A4      net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
    SLICE_X61Y74.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT222
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT223
    SLICE_X60Y122.D2     net (fanout=1)        2.283   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT223
    SLICE_X60Y122.CLK    Tas                   0.045   InstVGA/next_pixel<8>
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT224
                                                       InstVGA/next_pixel_8
    -------------------------------------------------  ---------------------------
    Total                                      8.244ns (1.307ns logic, 6.937ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/next_pixel_1 (SLICE_X64Y130.B2), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.082ns (Levels of Logic = 7)
  Clock Path Skew:      -0.147ns (1.484 - 1.631)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y96.AQ      Tcko                  0.518   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X51Y94.D1      net (fanout=3)        0.841   InstVGA/pix_read_addr<8>
    SLICE_X51Y94.D       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y94.C5      net (fanout=1)        0.263   N359
    SLICE_X51Y94.C       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B1      net (fanout=2)        0.833   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0
    SLICE_X50Y93.A4      net (fanout=1)        0.452   N385
    SLICE_X50Y93.A       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3
    SLICE_X60Y82.B1      net (fanout=12)       1.464   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o
    SLICE_X60Y82.B       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT82
    SLICE_X60Y82.A4      net (fanout=1)        0.452   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT81
    SLICE_X60Y82.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT83
    SLICE_X64Y130.B2     net (fanout=1)        2.422   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT82
    SLICE_X64Y130.CLK    Tas                   0.093   InstVGA/next_pixel<1>
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT84
                                                       InstVGA/next_pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      8.082ns (1.355ns logic, 6.727ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_4 (FF)
  Destination:          InstVGA/next_pixel_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.063ns (Levels of Logic = 7)
  Clock Path Skew:      -0.147ns (1.484 - 1.631)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_4 to InstVGA/next_pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.AQ      Tcko                  0.518   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_4
    SLICE_X51Y94.D2      net (fanout=3)        0.822   InstVGA/pix_read_addr<4>
    SLICE_X51Y94.D       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y94.C5      net (fanout=1)        0.263   N359
    SLICE_X51Y94.C       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B1      net (fanout=2)        0.833   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0
    SLICE_X50Y93.A4      net (fanout=1)        0.452   N385
    SLICE_X50Y93.A       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3
    SLICE_X60Y82.B1      net (fanout=12)       1.464   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o
    SLICE_X60Y82.B       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT82
    SLICE_X60Y82.A4      net (fanout=1)        0.452   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT81
    SLICE_X60Y82.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT83
    SLICE_X64Y130.B2     net (fanout=1)        2.422   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT82
    SLICE_X64Y130.CLK    Tas                   0.093   InstVGA/next_pixel<1>
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT84
                                                       InstVGA/next_pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      8.063ns (1.355ns logic, 6.708ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_7 (FF)
  Destination:          InstVGA/next_pixel_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.899ns (Levels of Logic = 7)
  Clock Path Skew:      -0.147ns (1.484 - 1.631)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_7 to InstVGA/next_pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.DQ      Tcko                  0.518   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_7
    SLICE_X51Y94.D3      net (fanout=3)        0.658   InstVGA/pix_read_addr<7>
    SLICE_X51Y94.D       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y94.C5      net (fanout=1)        0.263   N359
    SLICE_X51Y94.C       Tilo                  0.124   N359
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B1      net (fanout=2)        0.833   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X50Y93.B       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0
    SLICE_X50Y93.A4      net (fanout=1)        0.452   N385
    SLICE_X50Y93.A       Tilo                  0.124   N385
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3
    SLICE_X60Y82.B1      net (fanout=12)       1.464   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o
    SLICE_X60Y82.B       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT82
    SLICE_X60Y82.A4      net (fanout=1)        0.452   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT81
    SLICE_X60Y82.A       Tilo                  0.124   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT83
    SLICE_X64Y130.B2     net (fanout=1)        2.422   InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT82
    SLICE_X64Y130.CLK    Tas                   0.093   InstVGA/next_pixel<1>
                                                       InstVGA/Mmux_data_outtemp4[11]_data_outtemp1[11]_mux_9_OUT84
                                                       InstVGA/next_pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      7.899ns (1.355ns logic, 6.544ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point InstVGA/pix_read1_12 (SLICE_X51Y100.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/pix_read1_11 (FF)
  Destination:          InstVGA/pix_read1_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/pix_read1_11 to InstVGA/pix_read1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.141   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1_11
    SLICE_X51Y99.D3      net (fanout=6)        0.185   InstVGA/pix_read1<11>
    SLICE_X51Y99.COUT    Topcyd                0.160   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1<11>_rt
                                                       InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CIN    net (fanout=1)        0.001   InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CLK    Tckcin      (-Th)     0.050   InstVGA/pix_read1<15>
                                                       InstVGA/Mcount_pix_read1_cy<15>
                                                       InstVGA/pix_read1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.251ns logic, 0.186ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/pix_read1_8 (FF)
  Destination:          InstVGA/pix_read1_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/pix_read1_8 to InstVGA/pix_read1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.AQ      Tcko                  0.141   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1_8
    SLICE_X51Y99.A3      net (fanout=6)        0.183   InstVGA/pix_read1<8>
    SLICE_X51Y99.COUT    Topcya                0.197   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1<8>_rt
                                                       InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CIN    net (fanout=1)        0.001   InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CLK    Tckcin      (-Th)     0.050   InstVGA/pix_read1<15>
                                                       InstVGA/Mcount_pix_read1_cy<15>
                                                       InstVGA/pix_read1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.288ns logic, 0.184ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/pix_read1_7 (FF)
  Destination:          InstVGA/pix_read1_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 3)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/pix_read1_7 to InstVGA/pix_read1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y98.DQ      Tcko                  0.141   InstVGA/pix_read1<7>
                                                       InstVGA/pix_read1_7
    SLICE_X51Y98.D3      net (fanout=6)        0.199   InstVGA/pix_read1<7>
    SLICE_X51Y98.COUT    Topcyd                0.160   InstVGA/pix_read1<7>
                                                       InstVGA/pix_read1<7>_rt
                                                       InstVGA/Mcount_pix_read1_cy<7>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   InstVGA/Mcount_pix_read1_cy<7>
    SLICE_X51Y99.COUT    Tbyp                  0.039   InstVGA/pix_read1<11>
                                                       InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CIN    net (fanout=1)        0.001   InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CLK    Tckcin      (-Th)     0.050   InstVGA/pix_read1<15>
                                                       InstVGA/Mcount_pix_read1_cy<15>
                                                       InstVGA/pix_read1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.290ns logic, 0.200ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/pix_read1_14 (SLICE_X51Y100.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/pix_read1_11 (FF)
  Destination:          InstVGA/pix_read1_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/pix_read1_11 to InstVGA/pix_read1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.141   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1_11
    SLICE_X51Y99.D3      net (fanout=6)        0.185   InstVGA/pix_read1<11>
    SLICE_X51Y99.COUT    Topcyd                0.160   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1<11>_rt
                                                       InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CIN    net (fanout=1)        0.001   InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CLK    Tckcin      (-Th)     0.040   InstVGA/pix_read1<15>
                                                       InstVGA/Mcount_pix_read1_cy<15>
                                                       InstVGA/pix_read1_14
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.261ns logic, 0.186ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/pix_read1_8 (FF)
  Destination:          InstVGA/pix_read1_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/pix_read1_8 to InstVGA/pix_read1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.AQ      Tcko                  0.141   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1_8
    SLICE_X51Y99.A3      net (fanout=6)        0.183   InstVGA/pix_read1<8>
    SLICE_X51Y99.COUT    Topcya                0.197   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1<8>_rt
                                                       InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CIN    net (fanout=1)        0.001   InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CLK    Tckcin      (-Th)     0.040   InstVGA/pix_read1<15>
                                                       InstVGA/Mcount_pix_read1_cy<15>
                                                       InstVGA/pix_read1_14
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.298ns logic, 0.184ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/pix_read1_7 (FF)
  Destination:          InstVGA/pix_read1_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 3)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/pix_read1_7 to InstVGA/pix_read1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y98.DQ      Tcko                  0.141   InstVGA/pix_read1<7>
                                                       InstVGA/pix_read1_7
    SLICE_X51Y98.D3      net (fanout=6)        0.199   InstVGA/pix_read1<7>
    SLICE_X51Y98.COUT    Topcyd                0.160   InstVGA/pix_read1<7>
                                                       InstVGA/pix_read1<7>_rt
                                                       InstVGA/Mcount_pix_read1_cy<7>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   InstVGA/Mcount_pix_read1_cy<7>
    SLICE_X51Y99.COUT    Tbyp                  0.039   InstVGA/pix_read1<11>
                                                       InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CIN    net (fanout=1)        0.001   InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CLK    Tckcin      (-Th)     0.040   InstVGA/pix_read1<15>
                                                       InstVGA/Mcount_pix_read1_cy<15>
                                                       InstVGA/pix_read1_14
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.300ns logic, 0.200ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/pix_read1_13 (SLICE_X51Y100.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/pix_read1_11 (FF)
  Destination:          InstVGA/pix_read1_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/pix_read1_11 to InstVGA/pix_read1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.141   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1_11
    SLICE_X51Y99.D3      net (fanout=6)        0.185   InstVGA/pix_read1<11>
    SLICE_X51Y99.COUT    Topcyd                0.160   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1<11>_rt
                                                       InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CIN    net (fanout=1)        0.001   InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CLK    Tckcin      (-Th)     0.015   InstVGA/pix_read1<15>
                                                       InstVGA/Mcount_pix_read1_cy<15>
                                                       InstVGA/pix_read1_13
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.286ns logic, 0.186ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/pix_read1_8 (FF)
  Destination:          InstVGA/pix_read1_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/pix_read1_8 to InstVGA/pix_read1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.AQ      Tcko                  0.141   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1_8
    SLICE_X51Y99.A3      net (fanout=6)        0.183   InstVGA/pix_read1<8>
    SLICE_X51Y99.COUT    Topcya                0.197   InstVGA/pix_read1<11>
                                                       InstVGA/pix_read1<8>_rt
                                                       InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CIN    net (fanout=1)        0.001   InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CLK    Tckcin      (-Th)     0.015   InstVGA/pix_read1<15>
                                                       InstVGA/Mcount_pix_read1_cy<15>
                                                       InstVGA/pix_read1_13
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.323ns logic, 0.184ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/pix_read1_7 (FF)
  Destination:          InstVGA/pix_read1_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 3)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/pix_read1_7 to InstVGA/pix_read1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y98.DQ      Tcko                  0.141   InstVGA/pix_read1<7>
                                                       InstVGA/pix_read1_7
    SLICE_X51Y98.D3      net (fanout=6)        0.199   InstVGA/pix_read1<7>
    SLICE_X51Y98.COUT    Topcyd                0.160   InstVGA/pix_read1<7>
                                                       InstVGA/pix_read1<7>_rt
                                                       InstVGA/Mcount_pix_read1_cy<7>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   InstVGA/Mcount_pix_read1_cy<7>
    SLICE_X51Y99.COUT    Tbyp                  0.039   InstVGA/pix_read1<11>
                                                       InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CIN    net (fanout=1)        0.001   InstVGA/Mcount_pix_read1_cy<11>
    SLICE_X51Y100.CLK    Tckcin      (-Th)     0.015   InstVGA/pix_read1<15>
                                                       InstVGA/Mcount_pix_read1_cy<15>
                                                       InstVGA/pix_read1_13
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.325ns logic, 0.200ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: InstColorgen/Mram_n00021/CLKARDCLKL
  Logical resource: InstColorgen/Mram_n00021/CLKARDCLKL
  Location pin: RAMB36_X3Y29.CLKARDCLKL
  Clock network: clk100_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: InstColorgen/Mram_n00021/CLKARDCLKU
  Logical resource: InstColorgen/Mram_n00021/CLKARDCLKU
  Location pin: RAMB36_X3Y29.CLKARDCLKU
  Clock network: clk100_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: InstColorgen/Mram_n00022/CLKARDCLK
  Logical resource: InstColorgen/Mram_n00022/CLKARDCLK
  Location pin: RAMB18_X2Y54.RDCLK
  Clock network: clk100_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    8.617|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3640 paths, 0 nets, and 449 connections

Design statistics:
   Minimum period:   8.617ns{1}   (Maximum frequency: 116.050MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 21 19:31:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 823 MB



