// Seed: 1598216040
module module_0 #(
    parameter id_10 = 32'd60
) (
    input uwire id_0,
    output wand id_1
    , _id_10, id_11 = 1,
    input wire id_2,
    input uwire id_3[id_10 : -1],
    output tri1 id_4,
    output wand id_5,
    output wor id_6,
    output uwire id_7#(
        .id_12(1),
        .id_13(1),
        .id_14(1),
        .id_15(-1)
    ),
    input tri id_8
);
  wire id_16;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    output tri id_3,
    output wand id_4[-1 'b0 : -1 'b0],
    output tri0 id_5,
    input wand id_6,
    output wire id_7,
    input wor id_8,
    output supply0 id_9,
    input wand id_10,
    input wand id_11,
    input supply1 id_12,
    output supply0 id_13
);
  logic [7:0][-1  -  1  ==  -1 'b0 : -1] id_15;
  integer id_16;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_10,
      id_5,
      id_3,
      id_5,
      id_4,
      id_0
  );
  always id_15 = -1;
  parameter id_17 = 1;
endmodule
