{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621741489685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621741489685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 10:44:49 2021 " "Processing started: Sun May 23 10:44:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621741489685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621741489685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621741489685 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621741490090 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_sw.v(52) " "Verilog HDL information at led_sw.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "sources/led_sw/led_sw.v" "" { Text "D:/laptrinhphancung/uart_test/sources/led_sw/led_sw.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1621741490140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/led_sw/led_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/led_sw/led_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_sw_cmd " "Found entity 1: led_sw_cmd" {  } { { "sources/led_sw/led_sw.v" "" { Text "D:/laptrinhphancung/uart_test/sources/led_sw/led_sw.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "sources/lcd/reset_delay.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd/lcdlab1.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd/lcdlab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdlab1 " "Found entity 1: lcdlab1" {  } { { "sources/lcd/lcdlab1.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcdlab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490155 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_test.v(119) " "Verilog HDL warning at lcd_test.v(119): extended using \"x\" or \"z\"" {  } { { "sources/lcd/lcd_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_test.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1621741490155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd/lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd/lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "sources/lcd/lcd_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490155 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_messages.v(39) " "Verilog HDL information at lcd_messages.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1621741490160 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_messages.v(229) " "Verilog HDL warning at lcd_messages.v(229): extended using \"x\" or \"z\"" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1621741490160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd/lcd_messages.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd/lcd_messages.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_messages " "Found entity 1: lcd_messages" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "sources/lcd/lcd_controller.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd/lcd_component.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd/lcd_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_component " "Found entity 1: lcd_component" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "sources/my_pll.v" "" { Text "D:/laptrinhphancung/uart_test/sources/my_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart/rtl/verilog/uart16550/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/uart/rtl/verilog/uart16550/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "sources/uart/rtl/verilog/uart16550/uart_transmitter.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_transmitter.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart/rtl/verilog/uart16550/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/uart/rtl/verilog/uart16550/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "sources/uart/rtl/verilog/uart16550/uart_tfifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_tfifo.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart/rtl/verilog/uart16550/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/uart/rtl/verilog/uart16550/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "sources/uart/rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_sync_flops.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart/rtl/verilog/uart16550/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/uart/rtl/verilog/uart16550/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "sources/uart/rtl/verilog/uart16550/uart_rfifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_rfifo.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart/rtl/verilog/uart16550/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/uart/rtl/verilog/uart16550/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart/rtl/verilog/uart16550/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/uart/rtl/verilog/uart16550/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "sources/uart/rtl/verilog/uart16550/uart_receiver.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_receiver.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart/rtl/verilog/uart16550/uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file sources/uart/rtl/verilog/uart16550/uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart/rtl/verilog/uart16550/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file sources/uart/rtl/verilog/uart16550/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart/rtl/verilog/uart16550/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/uart/rtl/verilog/uart16550/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "sources/uart/rtl/verilog/uart16550/raminfr.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/raminfr.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490201 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fifo.v(165) " "Verilog HDL information at fifo.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1621741490201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STRING_CONNECT string_CONNECT fifo.v(51) " "Verilog HDL Declaration information at fifo.v(51): object \"STRING_CONNECT\" differs only in case from object \"string_CONNECT\" in the same scope" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1621741490201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "string_led_sv string_LED_SV fifo.v(89) " "Verilog HDL Declaration information at fifo.v(89): object \"string_led_sv\" differs only in case from object \"string_LED_SV\" in the same scope" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1621741490201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_0 lcd_component.v(15) " "Verilog HDL Implicit Net warning at lcd_component.v(15): created implicit net for \"GPIO_0\"" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_1 lcd_component.v(16) " "Verilog HDL Implicit Net warning at lcd_component.v(16): created implicit net for \"GPIO_1\"" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 lcd_component.v(46) " "Verilog HDL Implicit Net warning at lcd_component.v(46): created implicit net for \"HEX0\"" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 lcd_component.v(47) " "Verilog HDL Implicit Net warning at lcd_component.v(47): created implicit net for \"HEX1\"" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 lcd_component.v(48) " "Verilog HDL Implicit Net warning at lcd_component.v(48): created implicit net for \"HEX2\"" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 lcd_component.v(49) " "Verilog HDL Implicit Net warning at lcd_component.v(49): created implicit net for \"HEX3\"" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX4 lcd_component.v(50) " "Verilog HDL Implicit Net warning at lcd_component.v(50): created implicit net for \"HEX4\"" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX5 lcd_component.v(51) " "Verilog HDL Implicit Net warning at lcd_component.v(51): created implicit net for \"HEX5\"" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 lcd_component.v(52) " "Verilog HDL Implicit Net warning at lcd_component.v(52): created implicit net for \"HEX6\"" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 lcd_component.v(53) " "Verilog HDL Implicit Net warning at lcd_component.v(53): created implicit net for \"HEX7\"" {  } { { "sources/lcd/lcd_component.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_component.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_test " "Elaborating entity \"uart_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621741490300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll my_pll:U_PLL " "Elaborating entity \"my_pll\" for hierarchy \"my_pll:U_PLL\"" {  } { { "sources/uart_test.v" "U_PLL" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_pll:U_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_pll:U_PLL\|altpll:altpll_component\"" {  } { { "sources/my_pll.v" "altpll_component" { Text "D:/laptrinhphancung/uart_test/sources/my_pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_pll:U_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_pll:U_PLL\|altpll:altpll_component\"" {  } { { "sources/my_pll.v" "" { Text "D:/laptrinhphancung/uart_test/sources/my_pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_pll:U_PLL\|altpll:altpll_component " "Instantiated megafunction \"my_pll:U_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 5 " "Parameter \"clk3_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490350 ""}  } { { "sources/my_pll.v" "" { Text "D:/laptrinhphancung/uart_test/sources/my_pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621741490350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll_altpll " "Found entity 1: my_pll_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "D:/laptrinhphancung/uart_test/db/my_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741490430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741490430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll_altpll my_pll:U_PLL\|altpll:altpll_component\|my_pll_altpll:auto_generated " "Elaborating entity \"my_pll_altpll\" for hierarchy \"my_pll:U_PLL\|altpll:altpll_component\|my_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:U_Controller " "Elaborating entity \"fifo\" for hierarchy \"fifo:U_Controller\"" {  } { { "sources/uart_test.v" "U_Controller" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_input_string fifo.v(103) " "Verilog HDL or VHDL warning at fifo.v(103): object \"start_input_string\" assigned a value but never read" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621741490440 "|uart_test|fifo:U_Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "string_Length fifo.v(160) " "Verilog HDL or VHDL warning at fifo.v(160): object \"string_Length\" assigned a value but never read" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621741490450 "|uart_test|fifo:U_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(207) " "Verilog HDL assignment warning at fifo.v(207): truncated value with size 32 to match size of target (1)" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490460 "|uart_test|fifo:U_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 fifo.v(280) " "Verilog HDL assignment warning at fifo.v(280): truncated value with size 25 to match size of target (8)" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490460 "|uart_test|fifo:U_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(282) " "Verilog HDL assignment warning at fifo.v(282): truncated value with size 32 to match size of target (1)" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490460 "|uart_test|fifo:U_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "561 9 fifo.v(395) " "Verilog HDL assignment warning at fifo.v(395): truncated value with size 561 to match size of target (9)" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490460 "|uart_test|fifo:U_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fifo.v(403) " "Verilog HDL assignment warning at fifo.v(403): truncated value with size 32 to match size of target (9)" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490465 "|uart_test|fifo:U_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "561 489 fifo.v(405) " "Verilog HDL assignment warning at fifo.v(405): truncated value with size 561 to match size of target (489)" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490465 "|uart_test|fifo:U_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "561 33 fifo.v(414) " "Verilog HDL assignment warning at fifo.v(414): truncated value with size 561 to match size of target (33)" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490465 "|uart_test|fifo:U_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "561 489 fifo.v(424) " "Verilog HDL assignment warning at fifo.v(424): truncated value with size 561 to match size of target (489)" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490465 "|uart_test|fifo:U_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fifo.v(434) " "Verilog HDL assignment warning at fifo.v(434): truncated value with size 32 to match size of target (9)" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490495 "|uart_test|fifo:U_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_sw_cmd led_sw_cmd:U_led_sw " "Elaborating entity \"led_sw_cmd\" for hierarchy \"led_sw_cmd:U_led_sw\"" {  } { { "sources/uart_test.v" "U_led_sw" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_regs:U_Driver " "Elaborating entity \"uart_regs\" for hierarchy \"uart_regs:U_Driver\"" {  } { { "sources/uart_test.v" "U_Driver" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(616) " "Verilog HDL assignment warning at uart_regs.v(616): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(628) " "Verilog HDL assignment warning at uart_regs.v(628): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(639) " "Verilog HDL assignment warning at uart_regs.v(639): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(650) " "Verilog HDL assignment warning at uart_regs.v(650): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(661) " "Verilog HDL assignment warning at uart_regs.v(661): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(672) " "Verilog HDL assignment warning at uart_regs.v(672): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(683) " "Verilog HDL assignment warning at uart_regs.v(683): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(694) " "Verilog HDL assignment warning at uart_regs.v(694): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(703) " "Verilog HDL assignment warning at uart_regs.v(703): truncated value with size 32 to match size of target (16)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(705) " "Verilog HDL assignment warning at uart_regs.v(705): truncated value with size 32 to match size of target (16)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(742) " "Verilog HDL assignment warning at uart_regs.v(742): truncated value with size 32 to match size of target (8)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(811) " "Verilog HDL assignment warning at uart_regs.v(811): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(818) " "Verilog HDL assignment warning at uart_regs.v(818): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(825) " "Verilog HDL assignment warning at uart_regs.v(825): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(832) " "Verilog HDL assignment warning at uart_regs.v(832): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(839) " "Verilog HDL assignment warning at uart_regs.v(839): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(850) " "Verilog HDL assignment warning at uart_regs.v(850): truncated value with size 32 to match size of target (1)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490840 "|uart_test|uart_regs:U_Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_regs:U_Driver\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_regs:U_Driver\|uart_transmitter:transmitter\"" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "transmitter" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_regs:U_Driver\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_regs:U_Driver\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "sources/uart/rtl/verilog/uart16550/uart_transmitter.v" "fifo_tx" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_transmitter.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_regs:U_Driver\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_regs:U_Driver\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "sources/uart/rtl/verilog/uart16550/uart_tfifo.v" "tfifo" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_tfifo.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_regs:U_Driver\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_regs:U_Driver\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "i_uart_sync_flops" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_regs:U_Driver\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_regs:U_Driver\|uart_receiver:receiver\"" {  } { { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "receiver" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(228) " "Verilog HDL or VHDL warning at uart_receiver.v(228): object \"rbit_in\" assigned a value but never read" {  } { { "sources/uart/rtl/verilog/uart16550/uart_receiver.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_receiver.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621741490860 "|uart_test|uart_regs:U_Driver|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(261) " "Verilog HDL or VHDL warning at uart_receiver.v(261): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "sources/uart/rtl/verilog/uart16550/uart_receiver.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_receiver.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621741490860 "|uart_test|uart_regs:U_Driver|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(466) " "Verilog HDL assignment warning at uart_receiver.v(466): truncated value with size 32 to match size of target (8)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_receiver.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_receiver.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490860 "|uart_test|uart_regs:U_Driver|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(482) " "Verilog HDL assignment warning at uart_receiver.v(482): truncated value with size 32 to match size of target (10)" {  } { { "sources/uart/rtl/verilog/uart16550/uart_receiver.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_receiver.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490860 "|uart_test|uart_regs:U_Driver|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_regs:U_Driver\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_regs:U_Driver\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "sources/uart/rtl/verilog/uart16550/uart_receiver.v" "fifo_rx" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_receiver.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490860 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "uart_rfifo.v(326) " "Verilog HDL or VHDL warning at the uart_rfifo.v(326): index expression is not wide enough to address all of the elements in the array" {  } { { "sources/uart/rtl/verilog/uart16550/uart_rfifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_rfifo.v" 326 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1621741490860 "|uart_test|uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:r0 " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:r0\"" {  } { { "sources/uart_test.v" "r0" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_messages lcd_messages:lcd_show " "Elaborating entity \"lcd_messages\" for hierarchy \"lcd_messages:lcd_show\"" {  } { { "sources/uart_test.v" "lcd_show" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490870 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serverMessage lcd_messages.v(165) " "Verilog HDL or VHDL warning at lcd_messages.v(165): object \"serverMessage\" assigned a value but never read" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lcd_messages.v(134) " "Verilog HDL assignment warning at lcd_messages.v(134): truncated value with size 32 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(194) " "Verilog HDL assignment warning at lcd_messages.v(194): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(195) " "Verilog HDL assignment warning at lcd_messages.v(195): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(196) " "Verilog HDL assignment warning at lcd_messages.v(196): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(197) " "Verilog HDL assignment warning at lcd_messages.v(197): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(198) " "Verilog HDL assignment warning at lcd_messages.v(198): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(199) " "Verilog HDL assignment warning at lcd_messages.v(199): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(200) " "Verilog HDL assignment warning at lcd_messages.v(200): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(201) " "Verilog HDL assignment warning at lcd_messages.v(201): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(202) " "Verilog HDL assignment warning at lcd_messages.v(202): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(203) " "Verilog HDL assignment warning at lcd_messages.v(203): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(204) " "Verilog HDL assignment warning at lcd_messages.v(204): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(205) " "Verilog HDL assignment warning at lcd_messages.v(205): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(206) " "Verilog HDL assignment warning at lcd_messages.v(206): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(207) " "Verilog HDL assignment warning at lcd_messages.v(207): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(208) " "Verilog HDL assignment warning at lcd_messages.v(208): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(209) " "Verilog HDL assignment warning at lcd_messages.v(209): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(213) " "Verilog HDL assignment warning at lcd_messages.v(213): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(214) " "Verilog HDL assignment warning at lcd_messages.v(214): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(215) " "Verilog HDL assignment warning at lcd_messages.v(215): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(216) " "Verilog HDL assignment warning at lcd_messages.v(216): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(217) " "Verilog HDL assignment warning at lcd_messages.v(217): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(218) " "Verilog HDL assignment warning at lcd_messages.v(218): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(219) " "Verilog HDL assignment warning at lcd_messages.v(219): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(220) " "Verilog HDL assignment warning at lcd_messages.v(220): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(221) " "Verilog HDL assignment warning at lcd_messages.v(221): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(222) " "Verilog HDL assignment warning at lcd_messages.v(222): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(223) " "Verilog HDL assignment warning at lcd_messages.v(223): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(224) " "Verilog HDL assignment warning at lcd_messages.v(224): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(225) " "Verilog HDL assignment warning at lcd_messages.v(225): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(226) " "Verilog HDL assignment warning at lcd_messages.v(226): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(227) " "Verilog HDL assignment warning at lcd_messages.v(227): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_messages.v(228) " "Verilog HDL assignment warning at lcd_messages.v(228): truncated value with size 10 to match size of target (9)" {  } { { "sources/lcd/lcd_messages.v" "" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621741490880 "|uart_test|lcd_messages:lcd_show"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_messages:lcd_show\|lcd_controller:u0 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_messages:lcd_show\|lcd_controller:u0\"" {  } { { "sources/lcd/lcd_messages.v" "u0" { Text "D:/laptrinhphancung/uart_test/sources/lcd/lcd_messages.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741490880 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_regs:U_Driver\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart_regs:U_Driver\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1621741492130 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_regs:U_Driver\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart_regs:U_Driver\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1621741492130 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_regs:U_Driver\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_regs:U_Driver\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_regs:U_Driver\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_regs:U_Driver\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "led_sw_cmd:U_led_sw\|WideOr0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"led_sw_cmd:U_led_sw\|WideOr0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE uart_test.uart_test0.rtl.mif " "Parameter INIT_FILE set to uart_test.uart_test0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "led_sw_cmd:U_led_sw\|WideOr4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"led_sw_cmd:U_led_sw\|WideOr4_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE uart_test.uart_test1.rtl.mif " "Parameter INIT_FILE set to uart_test.uart_test1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "led_sw_cmd:U_led_sw\|WideOr8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"led_sw_cmd:U_led_sw\|WideOr8_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE uart_test.uart_test2.rtl.mif " "Parameter INIT_FILE set to uart_test.uart_test2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "led_sw_cmd:U_led_sw\|WideOr12_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"led_sw_cmd:U_led_sw\|WideOr12_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE uart_test.uart_test3.rtl.mif " "Parameter INIT_FILE set to uart_test.uart_test3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621741494989 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741494989 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1621741494989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_regs:U_Driver\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart_regs:U_Driver\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_regs:U_Driver\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart_regs:U_Driver\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495036 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621741495036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9c1 " "Found entity 1: altsyncram_u9c1" {  } { { "db/altsyncram_u9c1.tdf" "" { Text "D:/laptrinhphancung/uart_test/db/altsyncram_u9c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741495114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741495114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_sw_cmd:U_led_sw\|altsyncram:WideOr0_rtl_0 " "Elaborated megafunction instantiation \"led_sw_cmd:U_led_sw\|altsyncram:WideOr0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741495130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_sw_cmd:U_led_sw\|altsyncram:WideOr0_rtl_0 " "Instantiated megafunction \"led_sw_cmd:U_led_sw\|altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE uart_test.uart_test0.rtl.mif " "Parameter \"INIT_FILE\" = \"uart_test.uart_test0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495130 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621741495130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b201.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b201.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b201 " "Found entity 1: altsyncram_b201" {  } { { "db/altsyncram_b201.tdf" "" { Text "D:/laptrinhphancung/uart_test/db/altsyncram_b201.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741495208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741495208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_sw_cmd:U_led_sw\|altsyncram:WideOr4_rtl_0 " "Elaborated megafunction instantiation \"led_sw_cmd:U_led_sw\|altsyncram:WideOr4_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741495208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_sw_cmd:U_led_sw\|altsyncram:WideOr4_rtl_0 " "Instantiated megafunction \"led_sw_cmd:U_led_sw\|altsyncram:WideOr4_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE uart_test.uart_test1.rtl.mif " "Parameter \"INIT_FILE\" = \"uart_test.uart_test1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495208 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621741495208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c201.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c201.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c201 " "Found entity 1: altsyncram_c201" {  } { { "db/altsyncram_c201.tdf" "" { Text "D:/laptrinhphancung/uart_test/db/altsyncram_c201.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741495286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741495286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_sw_cmd:U_led_sw\|altsyncram:WideOr8_rtl_0 " "Elaborated megafunction instantiation \"led_sw_cmd:U_led_sw\|altsyncram:WideOr8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741495302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_sw_cmd:U_led_sw\|altsyncram:WideOr8_rtl_0 " "Instantiated megafunction \"led_sw_cmd:U_led_sw\|altsyncram:WideOr8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE uart_test.uart_test2.rtl.mif " "Parameter \"INIT_FILE\" = \"uart_test.uart_test2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495302 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621741495302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d201.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d201.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d201 " "Found entity 1: altsyncram_d201" {  } { { "db/altsyncram_d201.tdf" "" { Text "D:/laptrinhphancung/uart_test/db/altsyncram_d201.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741495364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741495364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_sw_cmd:U_led_sw\|altsyncram:WideOr12_rtl_0 " "Elaborated megafunction instantiation \"led_sw_cmd:U_led_sw\|altsyncram:WideOr12_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741495364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_sw_cmd:U_led_sw\|altsyncram:WideOr12_rtl_0 " "Instantiated megafunction \"led_sw_cmd:U_led_sw\|altsyncram:WideOr12_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE uart_test.uart_test3.rtl.mif " "Parameter \"INIT_FILE\" = \"uart_test.uart_test3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621741495364 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621741495364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e201.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e201.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e201 " "Found entity 1: altsyncram_e201" {  } { { "db/altsyncram_e201.tdf" "" { Text "D:/laptrinhphancung/uart_test/db/altsyncram_e201.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621741495442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621741495442 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1621741496114 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1621741496176 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1621741496176 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1621741496176 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1621741496176 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1621741496176 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1621741496176 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1621741496176 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1621741496176 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1621741496176 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sources/fifo.v" "" { Text "D:/laptrinhphancung/uart_test/sources/fifo.v" 187 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_transmitter.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_transmitter.v" 176 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 672 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 683 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 484 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 866 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 664 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 675 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 316 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_regs.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_regs.v" 511 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_sync_flops.v" 119 -1 0 } } { "sources/uart/rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart/rtl/verilog/uart16550/uart_sync_flops.v" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1621741496239 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1621741496239 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741500082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741500082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741500082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741500082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741500082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741500082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741500082 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741500082 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1621741500082 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] VCC " "Pin \"LEDG\[1\]\" is stuck at VCC" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621741500082 "|uart_test|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1621741500082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621741500535 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1621741507986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/laptrinhphancung/uart_test/output_files/uart_test.map.smsg " "Generated suppressed messages file D:/laptrinhphancung/uart_test/output_files/uart_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1621741508142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621741508564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741508564 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "my_pll:U_PLL\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"my_pll:U_PLL\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/my_pll_altpll.v" "" { Text "D:/laptrinhphancung/uart_test/db/my_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sources/my_pll.v" "" { Text "D:/laptrinhphancung/uart_test/sources/my_pll.v" 115 0 0 } } { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 63 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1621741508705 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "my_pll:U_PLL\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"my_pll:U_PLL\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/my_pll_altpll.v" "" { Text "D:/laptrinhphancung/uart_test/db/my_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sources/my_pll.v" "" { Text "D:/laptrinhphancung/uart_test/sources/my_pll.v" 115 0 0 } } { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 63 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1621741508705 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741509158 "|uart_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "sources/uart_test.v" "" { Text "D:/laptrinhphancung/uart_test/sources/uart_test.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621741509158 "|uart_test|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1621741509158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4598 " "Implemented 4598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621741509158 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621741509158 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1621741509158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4478 " "Implemented 4478 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621741509158 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621741509158 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1621741509158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621741509158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621741509204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 10:45:09 2021 " "Processing ended: Sun May 23 10:45:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621741509204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621741509204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621741509204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621741509204 ""}
