###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Sun Jul 11 20:21:31 2021
#  Design:            deconv_kernel_estimator_top_level
#  Command:           report_ccopt_clock_trees -filename reports/cts.clock_trees.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------------
Cell type                     Count    Area        Capacitance
--------------------------------------------------------------
Buffers                          0        0.000       0.000
Inverters                      234     3021.648       3.933
Integrated Clock Gates         114     2503.651       0.496
Non-Integrated Clock Gates       0        0.000       0.000
Clock Logic                      0        0.000       0.000
All                            348     5525.299       4.429
--------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     21730.900
Leaf      17596.405
Total     39327.305
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk      21538.380
Leaf       13371.040
Total      34909.420
-----------------------


Clock DAG capacitances:
=======================

---------------------------------
Type     Gate     Wire     Total
---------------------------------
Top      0.000    0.000     0.000
Trunk    4.429    3.684     8.113
Leaf     2.982    3.198     6.179
Total    7.411    6.882    14.292
---------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
1503     2.982     0.002       0.001      0.002    0.007
--------------------------------------------------------


Clock DAG net violations:
=========================

----------------------------------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
----------------------------------------------------------------------------------------------------------------------------
Remaining Transition    ns         7       0.003       0.002      0.023    [0.006, 0.005, 0.004, 0.004, 0.001, 0.001, 0.001]
----------------------------------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.109      174      0.076       0.020      0.029    0.115    {59 <= 0.065ns, 58 <= 0.087ns, 30 <= 0.098ns, 14 <= 0.104ns, 9 <= 0.109ns}    {2 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
Leaf        0.109      175      0.090       0.012      0.046    0.113    {4 <= 0.065ns, 59 <= 0.087ns, 68 <= 0.098ns, 24 <= 0.104ns, 17 <= 0.109ns}    {3 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------------------------
Name                          Type        Inst     Inst Area 
                                          Count    (um^2)
-------------------------------------------------------------
sky130_fd_sc_hd__clkinv_8     inverter     141      2293.450
sky130_fd_sc_hd__clkinv_4     inverter      70       613.088
sky130_fd_sc_hd__clkinv_2     inverter      23       115.110
sky130_fd_sc_hd__sdlclkp_4    icg           92      2071.987
sky130_fd_sc_hd__sdlclkp_2    icg           15       300.288
sky130_fd_sc_hd__sdlclkp_1    icg            7       131.376
-------------------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-----------------------------------------------------------------------------------------------------------------------
Clock Tree   Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
Name         Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
                                Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
                                                                  (Ohms)                                
-----------------------------------------------------------------------------------------------------------------------
ideal_clock   114    0    234     0       11       28    486.425    1884.23    5525.299   6.882  7.411  clk
-----------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree   Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name         exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                           Pins    Sinks   Sinks       
--------------------------------------------------------------------------------------------------------------------------------------------
ideal_clock       0             0             0            0           0          0       1471       0       32      0         0         0
--------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
 114    0    234     0       11        2        28    8.58857  486.425    188.423    5525.299   6.882  7.411
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       1471       0       32      0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    2.300   89.939   486.425  97.735
Source-sink manhattan distance (um)   2.980   89.118   490.960  98.955
Source-sink resistance (Ohm)         11.875   50.523   188.423  29.659
-----------------------------------------------------------------------

Transition distribution for half-corner delay_default:both.late:
================================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.109      174      0.076       0.020      0.029    0.115    {59 <= 0.065ns, 58 <= 0.087ns, 30 <= 0.098ns, 14 <= 0.104ns, 9 <= 0.109ns}    {2 <= 0.114ns, 2 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
Leaf        0.109      175      0.090       0.012      0.046    0.113    {4 <= 0.065ns, 59 <= 0.087ns, 68 <= 0.098ns, 24 <= 0.104ns, 17 <= 0.109ns}    {3 <= 0.114ns, 0 <= 0.120ns, 0 <= 0.131ns, 0 <= 0.164ns, 0 > 0.164ns}
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

----------------------------------------------------------------------------------------
Clock Tree   # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name         violations         violations        violations    violations    violations
----------------------------------------------------------------------------------------
ideal_clock          0                 0               0             0            51
----------------------------------------------------------------------------------------
Total                0                 0               0             0            51
----------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 51 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Half corner              Violation  Slew    Slew      Dont   Ideal  Target         Pin
                         amount     target  achieved  touch  net?   source         
                                                      net?                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
delay_default:both.late    0.006    0.109    0.115    N      N      auto computed  CTS_ccl_inv_01324/A
delay_default:both.late    0.005    0.109    0.115    N      N      auto computed  CTS_ccl_inv_01294/A
delay_default:both.late    0.005    0.109    0.114    N      N      auto computed  CTS_ccl_inv_01332/Y
delay_default:both.late    0.004    0.109    0.114    N      N      auto computed  CTS_ccl_inv_01309/Y
delay_default:both.late    0.004    0.109    0.113    N      N      auto computed  phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_a_inv_00227/A
delay_default:both.late    0.004    0.109    0.113    N      N      auto computed  deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk0
delay_default:both.late    0.004    0.109    0.113    N      N      auto computed  phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_a_inv_00229/A
delay_default:both.late    0.003    0.109    0.112    N      N      auto computed  phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_inv_00629/Y
delay_default:both.late    0.001    0.109    0.110    N      N      auto computed  coeff_table_base_addr_bypass_reg_6_/CLK
delay_default:both.late    0.001    0.109    0.110    N      N      auto computed  coeff_table_base_addr_bypass_reg_5_/CLK
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: ideal_clock:
===================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  114
Minimum clock gating depth :    1
Maximum clock gating depth :    1
Clock gate area (um^2)     : 2503.651

Clock Tree Buffering Structure (Logical):

# Buffers             :    0
# Inverters           :  234
  Total               :  234
Minimum depth         :   21
Maximum depth         :   24
Buffering area (um^2) : 3021.648

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root    114     688       0       32      0         0         0
  1       0     783       0        0      0         0         0
-----------------------------------------------------------------
Total   114    1471       0       32      0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
---------------------------------------------------------------------------------------------------------------------------------------
delay_default:both.early     0.086          0.093         0.091          0.097      ignored            -      ignored            -
delay_default:both.late      0.113          0.111         0.115          0.108      auto computed  *0.109     auto computed  *0.109
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

