
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015983                       # Number of seconds simulated
sim_ticks                                 15983049500                       # Number of ticks simulated
final_tick                                15983049500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56455                       # Simulator instruction rate (inst/s)
host_op_rate                                    97968                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19654403                       # Simulator tick rate (ticks/s)
host_mem_usage                                2040136                       # Number of bytes of host memory used
host_seconds                                   813.20                       # Real time elapsed on the host
sim_insts                                    45909104                       # Number of instructions simulated
sim_ops                                      79668132                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10290816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10290816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1228800                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1228800                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       160794                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             160794                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        19200                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             19200                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    643858107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            643858107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     76881449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            76881449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    720739556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           720739556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     160794                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     19200                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   160794                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   19200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10290112                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    704                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1226944                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10290816                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1228800                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10398                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10279                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10005                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10051                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9594                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9312                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9267                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9239                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9190                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9380                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10348                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10383                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           11070                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           11176                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10712                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10379                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1438                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1251                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1203                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1250                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1072                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1004                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              944                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              895                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              919                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              979                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1317                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1446                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1401                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1336                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15981764000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               160794                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               19200                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  79031                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  42909                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  22144                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10230                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4236                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1560                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    519                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    129                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   297                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   357                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1126                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1199                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1193                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1184                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1193                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1181                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1180                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1177                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1176                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1170                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1165                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       107153                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   107.476375                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    85.345509                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   112.390409                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        78880     73.61%     73.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        19339     18.05%     91.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3657      3.41%     95.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2284      2.13%     97.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1462      1.36%     98.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1102      1.03%     99.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          191      0.18%     99.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          117      0.11%     99.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          121      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       107153                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1156                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    139.067474                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    55.679322                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1794.341398                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1153     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-4095            2      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::59392-61439            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1156                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1156                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.583910                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.560127                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.903510                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             805     69.64%     69.64% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              34      2.94%     72.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             310     26.82%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               7      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1156                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4884340750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7899022000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 803915000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    30378.47                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               49128.47                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      643.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       76.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   643.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    76.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.63                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.55                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   68896                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3901                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                42.85                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               20.32                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     88790.54                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   40.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               367367280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               195245160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              557955300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              47277540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1264314480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1529394930                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            33781440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5242669620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      309853920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        78046545                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9626370375                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           602.286195                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12539249250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     20939500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    535126000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    236115250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    807032250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2886570500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11497266000                       # Time in different power states
system.mem_ctrls0_1.actEnergy               397733700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               211400475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              590035320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              52795080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1239114240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1615868490                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            32404800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5122281060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      244678080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       131911035                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9638474130                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           603.043482                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12350790000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     18229250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    524382000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    484279000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    637002750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   3085230500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11233926000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10260352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10260352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1219648                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1219648                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       160318                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             160318                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        19057                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             19057                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    641952088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            641952088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     76308842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            76308842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    718260930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           718260930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     160318                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     19057                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   160318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   19057                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10259904                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1217792                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10260352                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1219648                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10268                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10164                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9949                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10001                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9619                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9306                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9259                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9223                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9187                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9342                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10316                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10395                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           11018                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           11196                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10418                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1381                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1213                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1189                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              984                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              940                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              910                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              924                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              950                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1215                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1313                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1459                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1490                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1393                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1371                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15982463000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               160318                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               19057                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  78939                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  42949                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21997                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10222                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4216                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1392                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    428                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    127                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     30                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   294                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   352                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   797                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1075                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1181                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1179                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1190                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1182                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1172                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1182                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1183                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1168                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1166                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1178                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1168                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1165                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       106468                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   107.798775                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    85.484058                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   113.396429                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        78229     73.48%     73.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        19242     18.07%     91.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3806      3.57%     95.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2232      2.10%     97.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1414      1.33%     98.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1056      0.99%     99.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          197      0.19%     99.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          155      0.15%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          137      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       106468                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1147                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    139.745423                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    55.730979                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1865.526078                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1144     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            2      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::61440-63487            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1147                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1147                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.589364                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.564882                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.917919                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             799     69.66%     69.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              34      2.96%     72.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             302     26.33%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              10      0.87%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1147                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4836453000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7842284250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 801555000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    30169.19                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               48919.19                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      641.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       76.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   641.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    76.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.61                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.47                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   68902                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3964                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                42.98                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               20.80                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     89100.84                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   40.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               363733020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               193317300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              555413460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              46525860                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1261241280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1532700930                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            33920640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5238807300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      302606880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        81066615                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9609570855                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           601.235112                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12532795000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     21737750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    533808000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    256349250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    788057750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2894058000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11489038750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               396484200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               210728760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              589207080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              52800300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1237270320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1599947250                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            32286240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5117994090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      258260160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       132999150                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9628135170                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           602.396518                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12390175500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     17648250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    523572000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    493748750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    672383750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   3051500750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11224196000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10275712                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10275712                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1227904                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1227904                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       160558                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             160558                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        19186                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             19186                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    642913106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            642913106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     76825389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            76825389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    719738495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           719738495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     160558                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     19186                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   160558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   19186                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10275392                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1226304                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10275712                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1227904                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10270                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10161                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9933                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9974                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9626                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9289                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9262                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9265                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9191                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9357                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10332                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10395                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           11066                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           11279                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10773                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10380                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1395                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1216                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1189                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1208                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1077                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              997                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              956                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              916                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              921                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9              968                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1232                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1301                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1480                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1555                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1426                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1324                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15982098500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               160558                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               19186                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  79613                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  43301                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  22035                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9958                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   3825                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1272                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    417                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    104                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     19                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   301                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   358                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   805                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1123                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1177                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1195                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1205                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1188                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1185                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1180                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1192                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1172                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1182                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1177                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1176                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1174                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1182                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1167                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    30                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       106657                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   107.835173                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    85.576365                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   112.995259                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        78202     73.32%     73.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        19484     18.27%     91.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3721      3.49%     95.08% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2254      2.11%     97.19% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1466      1.37%     98.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1077      1.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          182      0.17%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          125      0.12%     99.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          146      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       106657                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1155                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    138.993939                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    55.419625                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1790.012557                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1152     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            2      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::59392-61439            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1155                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1155                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.589610                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.565792                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.904196                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             799     69.18%     69.18% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              37      3.20%     72.38% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             314     27.19%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               4      0.35%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1155                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4682946750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7693315500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 802765000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29167.61                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47917.61                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      642.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       76.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   642.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    76.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.62                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.37                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   68959                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   4093                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                42.95                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               21.33                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     88915.89                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   40.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               363211800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               193047855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              555349200                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              46739880                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1262470560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1534100280                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            33760800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5213742120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      333530400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        73102920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9609055815                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           601.202888                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12530389000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     21307750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    534364000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    228662750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    868871000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2896620750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11433223250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               398354880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               211715460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              590999220                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              53280540                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1245260640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1607854290                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            33327360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5111008740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      273843360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       126570375                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9652360665                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           603.912311                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12370183750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     20749500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    527018000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    448451250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    712939250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   3065057250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11208834250                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10282496                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10282496                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1227904                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1227904                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       160664                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             160664                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        19186                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             19186                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    643337556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            643337556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     76825389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            76825389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    720162945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           720162945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     160664                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     19186                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   160664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   19186                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10282304                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    192                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1226368                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10282496                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1227904                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10341                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10199                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9967                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9955                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9577                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9259                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9230                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9247                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9215                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9370                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10340                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10405                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           11066                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           11246                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10820                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10424                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1417                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1216                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1204                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1205                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1085                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              971                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              931                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              922                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              913                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              982                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1211                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1316                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1464                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1512                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1437                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1376                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15982738500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               160664                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               19186                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  79749                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  43542                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21863                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9747                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   3843                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1332                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    447                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     95                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     26                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   296                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   353                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   812                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1118                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1179                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1191                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1200                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1191                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1196                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1188                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1185                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1170                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1184                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1179                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1172                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1169                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1172                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1174                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    37                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       107124                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   107.429596                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    85.307272                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   112.796422                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        78869     73.62%     73.62% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        19331     18.05%     91.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3728      3.48%     95.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2206      2.06%     97.21% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1405      1.31%     98.52% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1121      1.05%     99.57% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          206      0.19%     99.76% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          118      0.11%     99.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          140      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       107124                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1155                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    139.088312                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    55.530050                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1798.205979                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1152     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            2      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::59392-61439            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1155                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1155                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.590476                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.566231                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.913644                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             798     69.09%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              46      3.98%     73.07% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             299     25.89%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              11      0.95%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1155                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4705995250                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7718389000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 803305000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29291.46                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48041.46                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      643.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       76.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   643.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    76.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.63                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.32                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   68663                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   4034                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                42.74                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               21.03                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     88867.05                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   40.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               365596560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               194311590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              555313500                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              46724220                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1256324160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1529352750                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            33423360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5214278490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      308888160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        91048440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9595564500                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           600.358786                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12541505250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     20024250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    531758000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    302276500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    804535000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2889486250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11434969500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               399283080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               212223990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              591806040                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              53301420                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1239728880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1611182520                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            32857920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5104785480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      260036160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       134720400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9639925890                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           603.134314                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12361589250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     18934000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    524624000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    492306250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    677006000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   3074797500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11195381750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                121                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       31966099                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3930672                       # Number of instructions committed
system.cpu00.committedOps                     6709822                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6637765                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu00.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       528079                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6637765                       # number of integer instructions
system.cpu00.num_fp_insts                       72618                       # number of float instructions
system.cpu00.num_int_register_reads          13239385                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5701492                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3550073                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2849237                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1648988                       # number of memory refs
system.cpu00.num_load_insts                   1225580                       # Number of load instructions
system.cpu00.num_store_insts                   423408                       # Number of store instructions
system.cpu00.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu00.num_busy_cycles             31966098.998000                       # Number of busy cycles
system.cpu00.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu00.Branches                          599117                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22467      0.33%      0.33% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4932615     73.51%     73.85% # Class of executed instruction
system.cpu00.op_class::IntMult                  16832      0.25%     74.10% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36992      0.55%     74.65% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51928      0.77%     75.42% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     75.42% # Class of executed instruction
system.cpu00.op_class::MemRead                1210537     18.04%     93.47% # Class of executed instruction
system.cpu00.op_class::MemWrite                421579      6.28%     99.75% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15043      0.22%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6709822                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                109                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       29459296                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3492209                       # Number of instructions committed
system.cpu01.committedOps                     6029504                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5957533                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu01.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       479759                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5957533                       # number of integer instructions
system.cpu01.num_fp_insts                       72526                       # number of float instructions
system.cpu01.num_int_register_reads          11893748                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          5117966                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3283767                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2608223                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1389317                       # number of memory refs
system.cpu01.num_load_insts                   1014111                       # Number of load instructions
system.cpu01.num_store_insts                   375206                       # Number of store instructions
system.cpu01.num_idle_cycles             2310217.823106                       # Number of idle cycles
system.cpu01.num_busy_cycles             27149078.176894                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.921579                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.078421                       # Percentage of idle cycles
system.cpu01.Branches                          550591                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4512080     74.83%     75.21% # Class of executed instruction
system.cpu01.op_class::IntMult                  16820      0.28%     75.48% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36978      0.61%     76.10% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51856      0.86%     76.96% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     76.96% # Class of executed instruction
system.cpu01.op_class::MemRead                 999076     16.57%     93.53% # Class of executed instruction
system.cpu01.op_class::MemWrite                373377      6.19%     99.72% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  6029504                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 97                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       22116982                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2981361                       # Number of instructions committed
system.cpu02.committedOps                     5217987                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5146102                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu02.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       419675                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5146102                       # number of integer instructions
system.cpu02.num_fp_insts                       72434                       # number of float instructions
system.cpu02.num_int_register_reads          10300665                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4426753                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2952771                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2308331                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1089206                       # number of memory refs
system.cpu02.num_load_insts                    774003                       # Number of load instructions
system.cpu02.num_store_insts                   315203                       # Number of store instructions
system.cpu02.num_idle_cycles             6814492.548356                       # Number of idle cycles
system.cpu02.num_busy_cycles             15302489.451644                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.691889                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.308111                       # Percentage of idle cycles
system.cpu02.Branches                          490348                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4000792     76.67%     77.10% # Class of executed instruction
system.cpu02.op_class::IntMult                  16802      0.32%     77.43% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.71%     78.13% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51784      0.99%     79.13% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     79.13% # Class of executed instruction
system.cpu02.op_class::MemRead                 758976     14.55%     93.67% # Class of executed instruction
system.cpu02.op_class::MemWrite                313374      6.01%     99.68% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15027      0.29%     99.96% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5217987                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                121                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29666920                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3671620                       # Number of instructions committed
system.cpu03.committedOps                     6298335                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6226278                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu03.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       497592                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6226278                       # number of integer instructions
system.cpu03.num_fp_insts                       72618                       # number of float instructions
system.cpu03.num_int_register_reads          12431777                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5350979                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3382377                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2696837                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1496658                       # number of memory refs
system.cpu03.num_load_insts                   1103702                       # Number of load instructions
system.cpu03.num_store_insts                   392956                       # Number of store instructions
system.cpu03.num_idle_cycles             2133809.305719                       # Number of idle cycles
system.cpu03.num_busy_cycles             27533110.694281                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.928074                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.071926                       # Percentage of idle cycles
system.cpu03.Branches                          568595                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4673458     74.20%     74.56% # Class of executed instruction
system.cpu03.op_class::IntMult                  16832      0.27%     74.83% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36992      0.59%     75.41% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51928      0.82%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::MemRead                1088659     17.28%     93.52% # Class of executed instruction
system.cpu03.op_class::MemWrite                391127      6.21%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6298335                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                103                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       24650428                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3161027                       # Number of instructions committed
system.cpu04.committedOps                     5503733                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5431805                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu04.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       440867                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5431805                       # number of integer instructions
system.cpu04.num_fp_insts                       72480                       # number of float instructions
system.cpu04.num_int_register_reads          10861525                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4670056                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3069583                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2414068                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1194683                       # number of memory refs
system.cpu04.num_load_insts                    858300                       # Number of load instructions
system.cpu04.num_store_insts                   336383                       # Number of store instructions
system.cpu04.num_idle_cycles             5641427.228740                       # Number of idle cycles
system.cpu04.num_busy_cycles             19009000.771260                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.771143                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.228857                       # Percentage of idle cycles
system.cpu04.Branches                          511585                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4180999     75.97%     76.37% # Class of executed instruction
system.cpu04.op_class::IntMult                  16814      0.31%     76.68% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36971      0.67%     77.35% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51820      0.94%     78.29% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     78.29% # Class of executed instruction
system.cpu04.op_class::MemRead                 843269     15.32%     93.61% # Class of executed instruction
system.cpu04.op_class::MemWrite                334554      6.08%     99.69% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5503733                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                103                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       24689837                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3163051                       # Number of instructions committed
system.cpu05.committedOps                     5506737                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5434809                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu05.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       441063                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5434809                       # number of integer instructions
system.cpu05.num_fp_insts                       72480                       # number of float instructions
system.cpu05.num_int_register_reads          10867437                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4672668                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3070683                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2415004                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1195843                       # number of memory refs
system.cpu05.num_load_insts                    859308                       # Number of load instructions
system.cpu05.num_store_insts                   336535                       # Number of store instructions
system.cpu05.num_idle_cycles             5620007.708399                       # Number of idle cycles
system.cpu05.num_busy_cycles             19069829.291601                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.772376                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.227624                       # Percentage of idle cycles
system.cpu05.Branches                          511825                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4182843     75.96%     76.37% # Class of executed instruction
system.cpu05.op_class::IntMult                  16814      0.31%     76.67% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36971      0.67%     77.34% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51820      0.94%     78.28% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     78.28% # Class of executed instruction
system.cpu05.op_class::MemRead                 844277     15.33%     93.62% # Class of executed instruction
system.cpu05.op_class::MemWrite                334706      6.08%     99.69% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5506737                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                115                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       29371266                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3481110                       # Number of instructions committed
system.cpu06.committedOps                     6012111                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5940097                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu06.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       478475                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5940097                       # number of integer instructions
system.cpu06.num_fp_insts                       72572                       # number of float instructions
system.cpu06.num_int_register_reads          11859648                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5103066                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3276950                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2601564                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1382636                       # number of memory refs
system.cpu06.num_load_insts                   1008718                       # Number of load instructions
system.cpu06.num_store_insts                   373918                       # Number of store instructions
system.cpu06.num_idle_cycles             2384198.657539                       # Number of idle cycles
system.cpu06.num_busy_cycles             26987067.342461                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.918825                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.081175                       # Percentage of idle cycles
system.cpu06.Branches                          549354                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4501312     74.87%     75.24% # Class of executed instruction
system.cpu06.op_class::IntMult                  16826      0.28%     75.52% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36985      0.62%     76.14% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51892      0.86%     77.00% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     77.00% # Class of executed instruction
system.cpu06.op_class::MemRead                 993679     16.53%     93.53% # Class of executed instruction
system.cpu06.op_class::MemWrite                372089      6.19%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6012111                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12120727                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664821                       # Number of instructions committed
system.cpu07.committedOps                     4697695                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625810                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378924                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625810                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290189                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987961                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728681                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104499                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905239                       # number of memory refs
system.cpu07.num_load_insts                    630866                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7524857.388280                       # Number of idle cycles
system.cpu07.num_busy_cycles             4595869.611720                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379174                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620826                       # Percentage of idle cycles
system.cpu07.Branches                          449678                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664467     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615839     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697695                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                109                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       29368075                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3461542                       # Number of instructions committed
system.cpu08.committedOps                     5998164                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5926193                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu08.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       479625                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5926193                       # number of integer instructions
system.cpu08.num_fp_insts                       72526                       # number of float instructions
system.cpu08.num_int_register_reads          11821231                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5086896                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3283042                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2607529                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1368930                       # number of memory refs
system.cpu08.num_load_insts                    993883                       # Number of load instructions
system.cpu08.num_store_insts                   375047                       # Number of store instructions
system.cpu08.num_idle_cycles             2386871.283160                       # Number of idle cycles
system.cpu08.num_busy_cycles             26981203.716840                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.918726                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.081274                       # Percentage of idle cycles
system.cpu08.Branches                          550480                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4501127     75.04%     75.42% # Class of executed instruction
system.cpu08.op_class::IntMult                  16820      0.28%     75.70% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36978      0.62%     76.31% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51856      0.86%     77.18% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     77.18% # Class of executed instruction
system.cpu08.op_class::MemRead                 978848     16.32%     93.50% # Class of executed instruction
system.cpu08.op_class::MemWrite                373218      6.22%     99.72% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5998164                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       22192896                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2999829                       # Number of instructions committed
system.cpu09.committedOps                     5248570                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5176685                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       422098                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5176685                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads          10359865                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4452490                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2966106                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2320429                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1099880                       # number of memory refs
system.cpu09.num_load_insts                    782271                       # Number of load instructions
system.cpu09.num_store_insts                   317609                       # Number of store instructions
system.cpu09.num_idle_cycles             6785178.191330                       # Number of idle cycles
system.cpu09.num_busy_cycles             15407717.808670                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.694264                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.305736                       # Percentage of idle cycles
system.cpu09.Branches                          492788                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4020701     76.61%     77.03% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      0.99%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::MemRead                 767244     14.62%     93.66% # Class of executed instruction
system.cpu09.op_class::MemWrite                315780      6.02%     99.68% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5248570                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       22118455                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2961561                       # Number of instructions committed
system.cpu10.committedOps                     5206359                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5134474                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       421310                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5134474                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads          10265281                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4411857                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2961778                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2316473                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1074877                       # number of memory refs
system.cpu10.num_load_insts                    758070                       # Number of load instructions
system.cpu10.num_store_insts                   316807                       # Number of store instructions
system.cpu10.num_idle_cycles             6813927.176432                       # Number of idle cycles
system.cpu10.num_busy_cycles             15304527.823568                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.691935                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.308065                       # Percentage of idle cycles
system.cpu10.Branches                          492012                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4003493     76.90%     77.33% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.32%     77.65% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.71%     78.36% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      0.99%     79.35% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.35% # Class of executed instruction
system.cpu10.op_class::MemRead                 743043     14.27%     93.63% # Class of executed instruction
system.cpu10.op_class::MemWrite                314978      6.05%     99.68% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.29%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5206359                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                109                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       27100037                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3331908                       # Number of instructions committed
system.cpu11.committedOps                     5775140                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5703169                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu11.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       460947                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5703169                       # number of integer instructions
system.cpu11.num_fp_insts                       72526                       # number of float instructions
system.cpu11.num_int_register_reads          11394221                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4901228                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3180315                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2514135                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1294954                       # number of memory refs
system.cpu11.num_load_insts                    938589                       # Number of load instructions
system.cpu11.num_store_insts                   356365                       # Number of store instructions
system.cpu11.num_idle_cycles             4125322.276273                       # Number of idle cycles
system.cpu11.num_busy_cycles             22974714.723727                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.847774                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.152226                       # Percentage of idle cycles
system.cpu11.Branches                          531806                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4352079     75.36%     75.75% # Class of executed instruction
system.cpu11.op_class::IntMult                  16820      0.29%     76.04% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36978      0.64%     76.68% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51856      0.90%     77.58% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     77.58% # Class of executed instruction
system.cpu11.op_class::MemRead                 923554     15.99%     93.57% # Class of executed instruction
system.cpu11.op_class::MemWrite                354536      6.14%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5775140                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                115                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       31767541                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3790473                       # Number of instructions committed
system.cpu12.committedOps                     6503864                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6431850                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu12.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       514953                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6431850                       # number of integer instructions
system.cpu12.num_fp_insts                       72572                       # number of float instructions
system.cpu12.num_int_register_reads          12824639                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5521863                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3477587                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2783938                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1564538                       # number of memory refs
system.cpu12.num_load_insts                   1154158                       # Number of load instructions
system.cpu12.num_store_insts                   410380                       # Number of store instructions
system.cpu12.num_idle_cycles             197324.655380                       # Number of idle cycles
system.cpu12.num_busy_cycles             31570216.344620                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.993788                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.006212                       # Percentage of idle cycles
system.cpu12.Branches                          585848                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22460      0.35%      0.35% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4811163     73.97%     74.32% # Class of executed instruction
system.cpu12.op_class::IntMult                  16826      0.26%     74.58% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36985      0.57%     75.15% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51892      0.80%     75.94% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     75.94% # Class of executed instruction
system.cpu12.op_class::MemRead                1139119     17.51%     93.46% # Class of executed instruction
system.cpu12.op_class::MemWrite                408551      6.28%     99.74% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15039      0.23%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6503864                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       19473088                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2817920                       # Number of instructions committed
system.cpu13.committedOps                     4960111                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             4888226                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       400788                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    4888226                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads           9793328                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4206651                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2848904                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2213873                       # number of times the CC registers were written
system.cpu13.num_mem_refs                      992806                       # number of memory refs
system.cpu13.num_load_insts                    696513                       # Number of load instructions
system.cpu13.num_store_insts                   296293                       # Number of store instructions
system.cpu13.num_idle_cycles             7610484.551515                       # Number of idle cycles
system.cpu13.num_busy_cycles             11862603.448485                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.609179                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.390821                       # Percentage of idle cycles
system.cpu13.Branches                          471484                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu13.op_class::IntAlu                 3839316     77.40%     77.86% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu13.op_class::MemRead                 681486     13.74%     93.72% # Class of executed instruction
system.cpu13.op_class::MemWrite                294464      5.94%     99.66% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  4960111                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4670214                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15983049500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4325526                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              553251                       # Transaction distribution
system.piobus.trans_dist::ReadResp             553251                       # Transaction distribution
system.piobus.trans_dist::WriteReq                464                       # Transaction distribution
system.piobus.trans_dist::WriteResp               464                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       152290                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       152290                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       104198                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       104198                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        44412                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        44412                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       121768                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       121768                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        65410                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        65410                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        65650                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        65650                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       102744                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       102744                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3742                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3742                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       104088                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       104088                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        46852                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        46852                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        46076                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        46076                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        85414                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        85414                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       139238                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       139238                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        25548                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        25548                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1107430                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       609160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       609160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       416792                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       416792                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       177648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       177648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       487072                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       487072                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       261640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       261640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       262600                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       262600                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       410976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       410976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       416352                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       416352                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       187408                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       187408                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       184304                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       184304                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       341656                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       341656                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       556952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       556952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       102192                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       102192                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4429720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           462707000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           313082000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          163940000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          116328500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           48435500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          131686500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          72420500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          73021000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         114628000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3718500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         116432500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          51937500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          50955500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          95223500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         153347000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          28200000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.2                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4820671                       # delay histogram for all message
system.ruby.delayHist::mean                 13.355405                       # delay histogram for all message
system.ruby.delayHist::gmean                11.855476                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.089265                       # delay histogram for all message
system.ruby.delayHist                    |      655965     13.61%     13.61% |     3167661     65.71%     79.32% |      376229      7.80%     87.12% |      436180      9.05%     96.17% |      184514      3.83%    100.00% |         122      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4820671                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78186932                      
system.ruby.outstanding_req_hist_seqr::mean     1.000128                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011298                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78176950     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78186932                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78186932                      
system.ruby.latency_hist_seqr::mean          3.433271                      
system.ruby.latency_hist_seqr::gmean         1.495992                      
system.ruby.latency_hist_seqr::stdev        18.859921                      
system.ruby.latency_hist_seqr            |    78153742     99.96%     99.96% |       21545      0.03%     99.99% |       10897      0.01%    100.00% |         574      0.00%    100.00% |         167      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78186932                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77361130                      
system.ruby.hit_latency_hist_seqr::mean      1.769120                      
system.ruby.hit_latency_hist_seqr::gmean     1.426764                      
system.ruby.hit_latency_hist_seqr::stdev     1.309891                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57527801     74.36%     74.36% |           0      0.00%     74.36% |           0      0.00%     74.36% |    19833329     25.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77361130                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       825802                      
system.ruby.miss_latency_hist_seqr::mean   159.330912                      
system.ruby.miss_latency_hist_seqr::gmean   126.650600                      
system.ruby.miss_latency_hist_seqr::stdev    94.620902                      
system.ruby.miss_latency_hist_seqr       |      792612     95.98%     95.98% |       21545      2.61%     98.59% |       10897      1.32%     99.91% |         574      0.07%     99.98% |         167      0.02%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       825802                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1479697                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        93859                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1573556                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      5144641                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2571                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      5147212                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1268637                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        69294                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1337931                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4620144                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1720                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4621864                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1012497                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        40055                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1052552                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3984219                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1687                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3985906                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1193032                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        59928                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1252960                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4422268                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1724                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4423992                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1408888                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        86744                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1495632                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4988896                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1766                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4990662                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits       950998                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        29747                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses       980745                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      3789301                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1682                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      3790983                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1028067                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        39646                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1067713                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      3989601                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1691                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      3991292                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1357959                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        78528                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1436487                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4824726                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         2531                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4827257                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1112898                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        49793                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1162691                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4211680                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1694                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4213374                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1113709                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        50022                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1163731                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4213048                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         2506                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4215554                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1262972                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        69005                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1331977                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4606411                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1740                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4608151                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884766                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19315                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904081                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581432                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583097                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1248285                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        69314                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1317599                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4598954                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1743                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4600697                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1034828                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        42339                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1077167                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4013554                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1715                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4015269                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.L2cache.demand_hits        11032                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        40317                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51349                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11270                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        40105                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51375                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12935                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        40187                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        53122                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        11660                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        40225                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        51885                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        11351                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        40384                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        51735                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        11442                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        40434                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        51876                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        13752                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        40416                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        54168                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        10443                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        40286                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50729                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        11327                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        40103                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51430                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11352                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        40243                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51595                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11057                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        40035                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51092                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        10593                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        40248                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        50841                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        10703                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        40296                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        50999                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11001                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        40356                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51357                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        10986                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        40477                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51463                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        10794                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        39992                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50786                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2455118                      
system.ruby.network.routers00.buffer_writes      2455118                      
system.ruby.network.routers00.sw_input_arbiter_activity      2471176                      
system.ruby.network.routers00.sw_output_arbiter_activity      2455118                      
system.ruby.network.routers00.crossbar_activity      2455118                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2881136                      
system.ruby.network.routers01.buffer_writes      2881136                      
system.ruby.network.routers01.sw_input_arbiter_activity      2907702                      
system.ruby.network.routers01.sw_output_arbiter_activity      2881136                      
system.ruby.network.routers01.crossbar_activity      2881136                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2650969                      
system.ruby.network.routers02.buffer_writes      2650969                      
system.ruby.network.routers02.sw_input_arbiter_activity      2674030                      
system.ruby.network.routers02.sw_output_arbiter_activity      2650969                      
system.ruby.network.routers02.crossbar_activity      2650969                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2294417                      
system.ruby.network.routers03.buffer_writes      2294417                      
system.ruby.network.routers03.sw_input_arbiter_activity      2307698                      
system.ruby.network.routers03.sw_output_arbiter_activity      2294417                      
system.ruby.network.routers03.crossbar_activity      2294417                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      2955255                      
system.ruby.network.routers04.buffer_writes      2955255                      
system.ruby.network.routers04.sw_input_arbiter_activity      2979477                      
system.ruby.network.routers04.sw_output_arbiter_activity      2955255                      
system.ruby.network.routers04.crossbar_activity      2955255                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2657350                      
system.ruby.network.routers05.buffer_writes      2657350                      
system.ruby.network.routers05.sw_input_arbiter_activity      2677283                      
system.ruby.network.routers05.sw_output_arbiter_activity      2657350                      
system.ruby.network.routers05.crossbar_activity      2657350                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2580900                      
system.ruby.network.routers06.buffer_writes      2580900                      
system.ruby.network.routers06.sw_input_arbiter_activity      2600344                      
system.ruby.network.routers06.sw_output_arbiter_activity      2580900                      
system.ruby.network.routers06.crossbar_activity      2580900                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2565156                      
system.ruby.network.routers07.buffer_writes      2565156                      
system.ruby.network.routers07.sw_input_arbiter_activity      2583616                      
system.ruby.network.routers07.sw_output_arbiter_activity      2565156                      
system.ruby.network.routers07.crossbar_activity      2565156                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3756166                      
system.ruby.network.routers08.buffer_writes      3756166                      
system.ruby.network.routers08.sw_input_arbiter_activity      3823068                      
system.ruby.network.routers08.sw_output_arbiter_activity      3756166                      
system.ruby.network.routers08.crossbar_activity      3756166                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3473532                      
system.ruby.network.routers09.buffer_writes      3473532                      
system.ruby.network.routers09.sw_input_arbiter_activity      3511882                      
system.ruby.network.routers09.sw_output_arbiter_activity      3473532                      
system.ruby.network.routers09.crossbar_activity      3473532                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3719211                      
system.ruby.network.routers10.buffer_writes      3719211                      
system.ruby.network.routers10.sw_input_arbiter_activity      3775119                      
system.ruby.network.routers10.sw_output_arbiter_activity      3719211                      
system.ruby.network.routers10.crossbar_activity      3719211                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      4157822                      
system.ruby.network.routers11.buffer_writes      4157822                      
system.ruby.network.routers11.sw_input_arbiter_activity      4217820                      
system.ruby.network.routers11.sw_output_arbiter_activity      4157822                      
system.ruby.network.routers11.crossbar_activity      4157822                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2328704                      
system.ruby.network.routers12.buffer_writes      2328704                      
system.ruby.network.routers12.sw_input_arbiter_activity      2343037                      
system.ruby.network.routers12.sw_output_arbiter_activity      2328704                      
system.ruby.network.routers12.crossbar_activity      2328704                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3249664                      
system.ruby.network.routers13.buffer_writes      3249664                      
system.ruby.network.routers13.sw_input_arbiter_activity      3298534                      
system.ruby.network.routers13.sw_output_arbiter_activity      3249664                      
system.ruby.network.routers13.crossbar_activity      3249664                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3636702                      
system.ruby.network.routers14.buffer_writes      3636702                      
system.ruby.network.routers14.sw_input_arbiter_activity      3689963                      
system.ruby.network.routers14.sw_output_arbiter_activity      3636702                      
system.ruby.network.routers14.crossbar_activity      3636702                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2763672                      
system.ruby.network.routers15.buffer_writes      2763672                      
system.ruby.network.routers15.sw_input_arbiter_activity      2791767                      
system.ruby.network.routers15.sw_output_arbiter_activity      2763672                      
system.ruby.network.routers15.crossbar_activity      2763672                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2249618     40.17%     40.17% |     2537991     45.32%     85.49% |      812834     14.51%    100.00%
system.ruby.network.packets_received::total      5600443                      
system.ruby.network.packets_injected     |     2249618     40.17%     40.17% |     2537991     45.32%     85.49% |      812834     14.51%    100.00%
system.ruby.network.packets_injected::total      5600443                      
system.ruby.network.packet_network_latency |    32434846                       |    30006839                       |     7590175                      
system.ruby.network.packet_queueing_latency |     5280757                       |     2881702                       |      812834                      
system.ruby.network.memory_received      |      642334     82.37%     82.37% |      137438     17.63%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       779772                      
system.ruby.network.memory_network_latency |     4927000                       |     1514373                       |           0                      
system.ruby.network.memory_queueing_latency |     1284683                       |      274876                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.417935                       |   11.823068                       |    9.337915                      
system.ruby.network.average_packet_vqueue_latency |    2.347402                       |    1.135426                       |           1                      
system.ruby.network.average_packet_network_latency    12.504700                      
system.ruby.network.average_packet_queueing_latency     1.602604                      
system.ruby.network.average_packet_latency    14.107304                      
system.ruby.network.average_memory_network_latency     8.260585                      
system.ruby.network.average_memory_queueing_latency     2.000019                      
system.ruby.network.average_memory_latency    10.260604                      
system.ruby.network.flits_received       |     4729002     33.15%     33.15% |     8723435     61.15%     94.30% |      812834      5.70%    100.00%
system.ruby.network.flits_received::total     14265271                      
system.ruby.network.flits_injected       |     4729002     33.15%     33.15% |     8723435     61.15%     94.30% |      812834      5.70%    100.00%
system.ruby.network.flits_injected::total     14265271                      
system.ruby.network.flit_network_latency |    74449359                       |    92467890                       |     7590175                      
system.ruby.network.flit_queueing_latency |    10239565                       |    10124814                       |      812834                      
system.ruby.network.average_flit_vnet_latency |   15.743144                       |   10.599940                       |    9.337915                      
system.ruby.network.average_flit_vqueue_latency |    2.165270                       |    1.160645                       |           1                      
system.ruby.network.average_flit_network_latency    12.233026                      
system.ruby.network.average_flit_queueing_latency     1.484529                      
system.ruby.network.average_flit_latency    13.717555                      
system.ruby.network.ext_in_link_utilization     14265271                      
system.ruby.network.ext_out_link_utilization     14265271                      
system.ruby.network.int_link_utilization     33860503                      
system.ruby.network.avg_link_utilization     1.951788                      
system.ruby.network.avg_vc_load          |    0.448823     23.00%     23.00% |    0.142261      7.29%     30.28% |    0.040956      2.10%     32.38% |    0.039888      2.04%     34.43% |    0.909502     46.60%     81.02% |    0.115265      5.91%     86.93% |    0.068076      3.49%     90.42% |    0.068874      3.53%     93.95% |    0.098495      5.05%     98.99% |    0.006932      0.36%     99.35% |    0.006358      0.33%     99.67% |    0.006357      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.951788                      
system.ruby.network.average_hops             2.373632                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15983049500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2406613                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.857843                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.503740                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.114941                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      411785     17.11%     17.11% |     1322951     54.97%     72.08% |       51980      2.16%     74.24% |      435261     18.09%     92.33% |      184514      7.67%     99.99% |         122      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2406613                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2400553                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.873301                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.259465                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.609266                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      240822     10.03%     10.03% |      909864     37.90%     47.93% |      924924     38.53%     86.46% |      294047     12.25%     98.71% |       29977      1.25%     99.96% |         872      0.04%    100.00% |          47      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2400553                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         13505                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.066864                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.622069                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.770852                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3358     24.86%     24.86% |        6971     51.62%     76.48% |        2951     21.85%     98.33% |         222      1.64%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           13505                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11529394                      
system.ruby.LD.latency_hist_seqr::mean      10.190488                      
system.ruby.LD.latency_hist_seqr::gmean      1.803416                      
system.ruby.LD.latency_hist_seqr::stdev     41.629647                      
system.ruby.LD.latency_hist_seqr         |    11505844     99.80%     99.80% |       15494      0.13%     99.93% |        7591      0.07%    100.00% |         395      0.00%    100.00% |          67      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11529394                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10905516                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.753525                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.416519                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.301067                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8166324     74.88%     74.88% |           0      0.00%     74.88% |           0      0.00%     74.88% |     2739192     25.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10905516                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       623878                      
system.ruby.LD.miss_latency_hist_seqr::mean   157.670351                      
system.ruby.LD.miss_latency_hist_seqr::gmean   122.830738                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.881691                      
system.ruby.LD.miss_latency_hist_seqr    |      600328     96.23%     96.23% |       15494      2.48%     98.71% |        7591      1.22%     99.93% |         395      0.06%     99.99% |          67      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       623878                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4909651                      
system.ruby.ST.latency_hist_seqr::mean       7.435332                      
system.ruby.ST.latency_hist_seqr::gmean      1.617663                      
system.ruby.ST.latency_hist_seqr::stdev     34.890000                      
system.ruby.ST.latency_hist_seqr         |     4901022     99.82%     99.82% |        5388      0.11%     99.93% |        2977      0.06%     99.99% |         166      0.00%    100.00% |          94      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4909651                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4736036                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.687017                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.373647                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.260579                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3651457     77.10%     77.10% |           0      0.00%     77.10% |           0      0.00%     77.10% |     1084579     22.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4736036                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       173615                      
system.ruby.ST.miss_latency_hist_seqr::mean   164.243366                      
system.ruby.ST.miss_latency_hist_seqr::gmean   139.974029                      
system.ruby.ST.miss_latency_hist_seqr::stdev    94.291414                      
system.ruby.ST.miss_latency_hist_seqr    |      164986     95.03%     95.03% |        5388      3.10%     98.13% |        2977      1.71%     99.85% |         166      0.10%     99.94% |          94      0.05%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       173615                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61015310                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.857157                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.440906                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.106348                      
system.ruby.IFETCH.latency_hist_seqr     |    60994048     99.97%     99.97% |       20314      0.03%    100.00% |         498      0.00%    100.00% |         122      0.00%    100.00% |         157      0.00%    100.00% |         153      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61015310                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     60988875                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.786213                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.438078                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.319283                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45005460     73.79%     73.79% |           0      0.00%     73.79% |           0      0.00%     73.79% |    15983415     26.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     60988875                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        26435                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   165.533308                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   134.046970                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    90.017143                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5173     19.57%     19.57% |       20314     76.85%     96.41% |         498      1.88%     98.30% |         122      0.46%     98.76% |         157      0.59%     99.35% |         153      0.58%     99.93% |           9      0.03%     99.97% |           3      0.01%     99.98% |           0      0.00%     99.98% |           6      0.02%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        26435                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       732577                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.538227                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.064158                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.447020                      
system.ruby.RMW_Read.latency_hist_seqr   |      730990     99.78%     99.78% |        1524      0.21%     99.99% |          40      0.01%    100.00% |           3      0.00%    100.00% |          10      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       732577                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       730703                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.107334                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050849                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.557208                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      704560     96.42%     96.42% |           0      0.00%     96.42% |           0      0.00%     96.42% |       26143      3.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       730703                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1874                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   169.550694                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   143.950697                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    80.433475                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         287     15.31%     15.31% |        1524     81.32%     96.64% |          40      2.13%     98.77% |           3      0.16%     98.93% |          10      0.53%     99.47% |           9      0.48%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1874                      
system.ruby.Directory_Controller.Fetch   |      160794     25.03%     25.03% |      160318     24.96%     49.99% |      160558     25.00%     74.99% |      160664     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       642334                      
system.ruby.Directory_Controller.Data    |       19200     25.06%     25.06% |       19057     24.87%     49.92% |       19186     25.04%     74.96% |       19186     25.04%    100.00%
system.ruby.Directory_Controller.Data::total        76629                      
system.ruby.Directory_Controller.Memory_Data |      160794     25.03%     25.03% |      160318     24.96%     49.99% |      160558     25.00%     74.99% |      160664     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       642334                      
system.ruby.Directory_Controller.Memory_Ack |       19200     25.06%     25.06% |       19057     24.87%     49.92% |       19186     25.04%     74.96% |       19186     25.04%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        76629                      
system.ruby.Directory_Controller.CleanReplacement |       15346     25.24%     25.24% |       15061     24.77%     50.00% |       15141     24.90%     74.90% |       15261     25.10%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        60809                      
system.ruby.Directory_Controller.I.Fetch |      160794     25.03%     25.03% |      160318     24.96%     49.99% |      160558     25.00%     74.99% |      160664     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       642334                      
system.ruby.Directory_Controller.M.Data  |       19200     25.06%     25.06% |       19057     24.87%     49.92% |       19186     25.04%     74.96% |       19186     25.04%    100.00%
system.ruby.Directory_Controller.M.Data::total        76629                      
system.ruby.Directory_Controller.M.CleanReplacement |       15346     25.24%     25.24% |       15061     24.77%     50.00% |       15141     24.90%     74.90% |       15261     25.10%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        60809                      
system.ruby.Directory_Controller.IM.Memory_Data |      160794     25.03%     25.03% |      160318     24.96%     49.99% |      160558     25.00%     74.99% |      160664     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       642334                      
system.ruby.Directory_Controller.MI.Memory_Ack |       19200     25.06%     25.06% |       19057     24.87%     49.92% |       19186     25.04%     74.96% |       19186     25.04%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        76629                      
system.ruby.L1Cache_Controller.Load      |     1061254      9.20%      9.20% |      897790      7.79%     16.99% |      717429      6.22%     23.21% |      969863      8.41%     31.63% |      780713      6.77%     38.40% |        4200      0.04%     38.43% |        4200      0.04%     38.47% |      781525      6.78%     45.25% |      893839      7.75%     53.00% |      615042      5.33%     58.34% |      877696      7.61%     65.95% |      723274      6.27%     72.22% |      699862      6.07%     78.29% |      841080      7.30%     85.59% |     1002801      8.70%     94.29% |      658826      5.71%    100.00%
system.ruby.L1Cache_Controller.Load::total     11529394                      
system.ruby.L1Cache_Controller.Ifetch    |     5147213      8.44%      8.44% |     4621865      7.57%     16.01% |     3991293      6.54%     22.55% |     4827258      7.91%     30.46% |     4213375      6.91%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |     4215555      6.91%     44.28% |     4608152      7.55%     51.83% |     3583098      5.87%     57.70% |     4600698      7.54%     65.24% |     4015270      6.58%     71.82% |     3985907      6.53%     78.36% |     4423993      7.25%     85.61% |     4990663      8.18%     93.79% |     3790984      6.21%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61015324                      
system.ruby.L1Cache_Controller.Store     |      512302      9.08%      9.08% |      440141      7.80%     16.88% |      350284      6.21%     23.09% |      466624      8.27%     31.36% |      381978      6.77%     38.13% |        4200      0.07%     38.20% |        4200      0.07%     38.28% |      382206      6.77%     45.05% |      438138      7.77%     52.82% |      289039      5.12%     57.94% |      439903      7.80%     65.74% |      353893      6.27%     72.01% |      352690      6.25%     78.26% |      411880      7.30%     85.56% |      492831      8.73%     94.29% |      321919      5.71%    100.00%
system.ruby.L1Cache_Controller.Store::total      5642228                      
system.ruby.L1Cache_Controller.Inv       |         724      6.17%      6.17% |         506      4.31%     10.48% |         792      6.75%     17.23% |         689      5.87%     23.10% |         590      5.03%     28.13% |         195      1.66%     29.79% |         223      1.90%     31.69% |         648      5.52%     37.21% |         772      6.58%     43.79% |        1448     12.34%     56.13% |         792      6.75%     62.88% |         872      7.43%     70.31% |         923      7.87%     78.18% |         814      6.94%     85.11% |         798      6.80%     91.91% |         949      8.09%    100.00%
system.ruby.L1Cache_Controller.Inv::total        11735                      
system.ruby.L1Cache_Controller.L1_Replacement |       94817     11.82%     11.82% |       69443      8.66%     20.48% |       39777      4.96%     25.44% |       79496      9.91%     35.35% |       49919      6.22%     41.57% |           0      0.00%     41.57% |           0      0.00%     41.57% |       50974      6.36%     47.93% |       69171      8.62%     56.55% |       19444      2.42%     58.98% |       69480      8.66%     67.64% |       42512      5.30%     72.94% |       40193      5.01%     77.95% |       60076      7.49%     85.44% |       86882     10.83%     96.27% |       29886      3.73%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       802070                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           7     87.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            8                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.95%      2.95% |          50      2.84%      5.79% |          52      2.95%      8.74% |          52      2.95%     11.69% |          52      2.95%     14.64% |         525     29.80%     44.44% |         525     29.80%     74.23% |          50      2.84%     77.07% |          52      2.95%     80.02% |          52      2.95%     82.97% |          50      2.84%     85.81% |          44      2.50%     88.31% |          52      2.95%     91.26% |          50      2.84%     94.10% |          52      2.95%     97.05% |          52      2.95%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1762                      
system.ruby.L1Cache_Controller.Data      |          26      7.41%      7.41% |          25      7.12%     14.53% |          25      7.12%     21.65% |          26      7.41%     29.06% |          24      6.84%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |          25      7.12%     43.02% |          26      7.41%     50.43% |          26      7.41%     57.83% |          25      7.12%     64.96% |          22      6.27%     71.23% |          26      7.41%     78.63% |          25      7.12%     85.75% |          25      7.12%     92.88% |          25      7.12%    100.00%
system.ruby.L1Cache_Controller.Data::total          351                      
system.ruby.L1Cache_Controller.Data_Exclusive |       90244     14.51%     14.51% |       56641      9.11%     23.61% |       26484      4.26%     27.87% |       74992     12.06%     39.92% |       36767      5.91%     45.83% |           2      0.00%     45.84% |          14      0.00%     45.84% |       37098      5.96%     51.80% |       56227      9.04%     60.84% |       15884      2.55%     63.39% |       46812      7.53%     70.92% |       28025      4.51%     75.42% |       15919      2.56%     77.98% |       47155      7.58%     85.56% |       73950     11.89%     97.45% |       15864      2.55%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       622078                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.26%      4.26% |          75      4.26%      8.51% |          75      4.26%     12.77% |          75      4.26%     17.03% |          75      4.26%     21.28% |         362     20.54%     41.83% |         350     19.86%     61.69% |          75      4.26%     65.95% |          75      4.26%     70.20% |          75      4.26%     74.46% |          75      4.26%     78.72% |          75      4.26%     82.97% |          75      4.26%     87.23% |          75      4.26%     91.49% |          75      4.26%     95.74% |          75      4.26%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1762                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6084      3.03%      3.03% |       14272      7.10%     10.13% |       14752      7.34%     17.48% |        5965      2.97%     20.44% |       14620      7.28%     27.72% |         175      0.09%     27.81% |         175      0.09%     27.90% |       15329      7.63%     35.53% |       14416      7.18%     42.70% |        4994      2.49%     45.19% |       24144     12.02%     57.21% |       15931      7.93%     65.14% |       25721     12.80%     77.94% |       14396      7.17%     85.11% |       14459      7.20%     92.30% |       15464      7.70%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       200897                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           2      0.28%      0.56% |           1      0.14%      0.70% |           3      0.42%      1.11% |         350     48.68%     49.79% |         350     48.68%     98.47% |           1      0.14%     98.61% |           1      0.14%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           1      0.14%     99.17% |           1      0.14%     99.30% |           1      0.14%     99.44% |           2      0.28%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          719                      
system.ruby.L1Cache_Controller.Ack_all   |          27      2.54%      2.54% |          26      2.44%      4.98% |          26      2.44%      7.42% |          27      2.54%      9.95% |          25      2.35%     12.30% |         350     32.86%     45.16% |         350     32.86%     78.03% |          26      2.44%     80.47% |          27      2.54%     83.00% |          27      2.54%     85.54% |          26      2.44%     87.98% |          23      2.16%     90.14% |          27      2.54%     92.68% |          26      2.44%     95.12% |          26      2.44%     97.56% |          26      2.44%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1065                      
system.ruby.L1Cache_Controller.WB_Ack    |       92713     11.86%     11.86% |       68143      8.72%     20.58% |       38493      4.93%     25.51% |       77380      9.90%     35.41% |       48640      6.22%     41.63% |           0      0.00%     41.63% |           0      0.00%     41.63% |       48871      6.25%     47.89% |       67852      8.68%     56.57% |       18169      2.32%     58.90% |       68163      8.72%     67.62% |       41194      5.27%     72.89% |       38902      4.98%     77.87% |       58777      7.52%     85.39% |       85591     10.95%     96.34% |       28594      3.66%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       781482                      
system.ruby.L1Cache_Controller.NP.Load   |       90321     14.49%     14.49% |       56718      9.10%     23.58% |       26562      4.26%     27.84% |       75070     12.04%     39.88% |       36844      5.91%     45.79% |         182      0.03%     45.82% |         182      0.03%     45.85% |       37175      5.96%     51.81% |       56305      9.03%     60.84% |       15962      2.56%     63.40% |       46890      7.52%     70.92% |       28103      4.51%     75.43% |       15997      2.57%     78.00% |       47233      7.58%     85.57% |       74028     11.87%     97.44% |       15942      2.56%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       623514                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2494      9.60%      9.60% |        1685      6.49%     16.09% |        1664      6.41%     22.50% |        2504      9.64%     32.14% |        1662      6.40%     38.54% |           0      0.00%     38.54% |           0      0.00%     38.54% |        2488      9.58%     48.12% |        1701      6.55%     54.67% |        1665      6.41%     61.08% |        1701      6.55%     67.63% |        1707      6.57%     74.20% |        1670      6.43%     80.64% |        1684      6.48%     87.12% |        1670      6.43%     93.55% |        1675      6.45%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        25970                      
system.ruby.L1Cache_Controller.NP.Store  |        3537      2.02%      2.02% |       12575      7.19%      9.22% |       13083      7.49%     16.70% |        3457      1.98%     18.68% |       12948      7.41%     26.09% |         175      0.10%     26.19% |         175      0.10%     26.29% |       12846      7.35%     33.64% |       12699      7.27%     40.91% |        3352      1.92%     42.82% |       22423     12.83%     55.65% |       14235      8.14%     63.80% |       24057     13.76%     77.56% |       12694      7.26%     84.83% |       12715      7.28%     92.10% |       13804      7.90%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       174775                      
system.ruby.L1Cache_Controller.NP.Inv    |         499      6.34%      6.34% |         341      4.33%     10.67% |         557      7.08%     17.75% |         502      6.38%     24.13% |         418      5.31%     29.44% |           0      0.00%     29.44% |           0      0.00%     29.44% |         509      6.47%     35.91% |         581      7.38%     43.29% |         731      9.29%     52.58% |         563      7.15%     59.73% |         677      8.60%     68.34% |         668      8.49%     76.82% |         572      7.27%     84.09% |         576      7.32%     91.41% |         676      8.59%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7870                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          77     16.56%     16.56% |          35      7.53%     24.09% |          27      5.81%     29.89% |          27      5.81%     35.70% |          32      6.88%     42.58% |           0      0.00%     42.58% |           0      0.00%     42.58% |          18      3.87%     46.45% |          39      8.39%     54.84% |           0      0.00%     54.84% |          42      9.03%     63.87% |           8      1.72%     65.59% |          17      3.66%     69.25% |          40      8.60%     77.85% |          96     20.65%     98.49% |           7      1.51%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          465                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          59     11.52%     11.52% |          49      9.57%     21.09% |          13      2.54%     23.63% |          64     12.50%     36.13% |          30      5.86%     41.99% |           0      0.00%     41.99% |           0      0.00%     41.99% |          20      3.91%     45.90% |          57     11.13%     57.03% |           0      0.00%     57.03% |          59     11.52%     68.55% |          27      5.27%     73.83% |          17      3.32%     77.15% |          64     12.50%     89.65% |          43      8.40%     98.05% |          10      1.95%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          512                      
system.ruby.L1Cache_Controller.S.Load    |         521      3.51%      3.51% |         521      3.51%      7.03% |         522      3.52%     10.55% |         522      3.52%     14.07% |         521      3.51%     17.59% |        3826     25.81%     43.40% |        3694     24.92%     68.31% |         521      3.51%     71.83% |         522      3.52%     75.35% |         522      3.52%     78.87% |         522      3.52%     82.39% |         522      3.52%     85.91% |         522      3.52%     89.44% |         522      3.52%     92.96% |         522      3.52%     96.48% |         522      3.52%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14824                      
system.ruby.L1Cache_Controller.S.Ifetch  |     5144641      8.44%      8.44% |     4620144      7.58%     16.01% |     3989601      6.54%     22.55% |     4824726      7.91%     30.46% |     4211680      6.91%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |     4213048      6.91%     44.28% |     4606411      7.55%     51.83% |     3581432      5.87%     57.70% |     4598954      7.54%     65.24% |     4013554      6.58%     71.82% |     3984219      6.53%     78.36% |     4422268      7.25%     85.61% |     4988896      8.18%     93.79% |     3789301      6.21%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     60988875                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         225      6.99%      6.99% |         165      5.13%     12.12% |         143      4.44%     16.56% |         187      5.81%     22.37% |         172      5.34%     27.71% |         195      6.06%     33.77% |         223      6.93%     40.70% |         139      4.32%     45.01% |         191      5.93%     50.95% |         273      8.48%     59.43% |         229      7.11%     66.54% |         190      5.90%     72.44% |         209      6.49%     78.94% |         242      7.52%     86.46% |         222      6.90%     93.35% |         214      6.65%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3219                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2045     10.19%     10.19% |        1251      6.23%     16.42% |        1271      6.33%     22.75% |        2052     10.22%     32.97% |        1249      6.22%     39.19% |           0      0.00%     39.19% |           0      0.00%     39.19% |        2083     10.38%     49.57% |        1262      6.29%     55.85% |        1275      6.35%     62.20% |        1258      6.27%     68.47% |        1291      6.43%     74.90% |        1274      6.35%     81.25% |        1235      6.15%     87.40% |        1248      6.22%     93.61% |        1282      6.39%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20076                      
system.ruby.L1Cache_Controller.E.Load    |      289528      7.50%      7.50% |      291310      7.55%     15.05% |      267307      6.92%     21.97% |      270319      7.00%     28.97% |      269883      6.99%     35.97% |          10      0.00%     35.97% |         142      0.00%     35.97% |      258749      6.70%     42.67% |      283596      7.35%     50.02% |      283710      7.35%     57.37% |      271392      7.03%     64.40% |      274509      7.11%     71.51% |      267494      6.93%     78.44% |      284481      7.37%     85.81% |      286435      7.42%     93.23% |      261274      6.77%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3860139                      
system.ruby.L1Cache_Controller.E.Store   |       78567     17.16%     17.16% |       44924      9.81%     26.97% |       14683      3.21%     30.18% |       63330     13.83%     44.02% |       25253      5.52%     49.53% |           0      0.00%     49.53% |           0      0.00%     49.53% |       25480      5.57%     55.10% |       44364      9.69%     64.79% |        4375      0.96%     65.74% |       35088      7.66%     73.41% |       15227      3.33%     76.73% |        4332      0.95%     77.68% |       35495      7.75%     85.43% |       62358     13.62%     99.06% |        4324      0.94%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       457800                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      2.04%      2.04% |           0      0.00%      2.04% |           0      0.00%      2.04% |           0      0.00%      2.04% |           0      0.00%      2.04% |           0      0.00%      2.04% |           0      0.00%      2.04% |          87     88.78%     90.82% |           0      0.00%     90.82% |           4      4.08%     94.90% |           0      0.00%     94.90% |           0      0.00%     94.90% |           0      0.00%     94.90% |           5      5.10%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           98                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11488      7.11%      7.11% |       11530      7.13%     14.24% |       11616      7.19%     21.43% |       11469      7.10%     28.52% |       11327      7.01%     35.53% |           0      0.00%     35.53% |           0      0.00%     35.53% |       11430      7.07%     42.60% |       11679      7.23%     49.83% |       11322      7.00%     56.83% |       11537      7.14%     63.97% |       12609      7.80%     71.77% |       11405      7.06%     78.83% |       11470      7.10%     85.92% |       11405      7.06%     92.98% |       11349      7.02%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       161636                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           7     87.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            8                      
system.ruby.L1Cache_Controller.M.Load    |      680884      9.68%      9.68% |      549241      7.81%     17.50% |      423038      6.02%     23.51% |      623952      8.87%     32.39% |      473465      6.73%     39.12% |           0      0.00%     39.12% |           0      0.00%     39.12% |      485080      6.90%     46.02% |      553416      7.87%     53.89% |      314848      4.48%     58.37% |      558892      7.95%     66.32% |      420140      5.98%     72.30% |      415849      5.91%     78.21% |      508844      7.24%     85.45% |      641816      9.13%     94.58% |      381088      5.42%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7030553                      
system.ruby.L1Cache_Controller.M.Store   |      430197      8.59%      8.59% |      382641      7.64%     16.23% |      322517      6.44%     22.67% |      399836      7.98%     30.65% |      343776      6.86%     37.51% |        3675      0.07%     37.59% |        3675      0.07%     37.66% |      343879      6.87%     44.52% |      381074      7.61%     52.13% |      281311      5.62%     57.75% |      382391      7.63%     65.38% |      324430      6.48%     71.86% |      324300      6.47%     78.33% |      363690      7.26%     85.59% |      417757      8.34%     93.94% |      303790      6.06%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5008939                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |          90     16.42%     16.42% |           0      0.00%     16.42% |           0      0.00%     16.42% |           0      0.00%     16.42% |           0      0.00%     16.42% |           0      0.00%     16.42% |           0      0.00%     16.42% |         357     65.15%     81.57% |           0      0.00%     81.57% |           1      0.18%     81.75% |          46      8.39%     90.15% |           0      0.00%     90.15% |           0      0.00%     90.15% |          54      9.85%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          548                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       81225     13.10%     13.10% |       56613      9.13%     22.24% |       26877      4.34%     26.57% |       65911     10.63%     37.21% |       37313      6.02%     43.23% |           0      0.00%     43.23% |           0      0.00%     43.23% |       37441      6.04%     49.27% |       56173      9.06%     58.33% |        6847      1.10%     59.43% |       56626      9.14%     68.57% |       28585      4.61%     73.18% |       27497      4.44%     77.62% |       47307      7.63%     85.25% |       74186     11.97%     97.22% |       17245      2.78%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       619846                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.95%      2.95% |          50      2.84%      5.79% |          52      2.95%      8.74% |          52      2.95%     11.69% |          52      2.95%     14.64% |         525     29.80%     44.44% |         525     29.80%     74.23% |          50      2.84%     77.07% |          52      2.95%     80.02% |          52      2.95%     82.97% |          50      2.84%     85.81% |          44      2.50%     88.31% |          52      2.95%     91.26% |          50      2.84%     94.10% |          52      2.95%     97.05% |          52      2.95%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1762                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       90244     14.51%     14.51% |       56641      9.11%     23.61% |       26484      4.26%     27.87% |       74992     12.06%     39.92% |       36767      5.91%     45.83% |           2      0.00%     45.84% |          14      0.00%     45.84% |       37098      5.96%     51.80% |       56227      9.04%     60.84% |       15884      2.55%     63.39% |       46812      7.53%     70.92% |       28025      4.51%     75.42% |       15919      2.56%     77.98% |       47155      7.58%     85.56% |       73950     11.89%     97.45% |       15864      2.55%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       622078                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.26%      4.26% |          75      4.26%      8.51% |          75      4.26%     12.77% |          75      4.26%     17.03% |          75      4.26%     21.28% |         362     20.54%     41.83% |         350     19.86%     61.69% |          75      4.26%     65.95% |          75      4.26%     70.20% |          75      4.26%     74.46% |          75      4.26%     78.72% |          75      4.26%     82.97% |          75      4.26%     87.23% |          75      4.26%     91.49% |          75      4.26%     95.74% |          75      4.26%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1762                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2573      9.72%      9.72% |        1722      6.50%     16.22% |        1694      6.40%     22.62% |        2534      9.57%     32.20% |        1696      6.41%     38.60% |           0      0.00%     38.60% |           0      0.00%     38.60% |        2508      9.47%     48.08% |        1743      6.58%     54.66% |        1668      6.30%     60.96% |        1746      6.60%     67.56% |        1718      6.49%     74.05% |        1690      6.38%     80.43% |        1727      6.52%     86.95% |        1769      6.68%     93.64% |        1685      6.36%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        26473                      
system.ruby.L1Cache_Controller.IM.Data   |          26      7.41%      7.41% |          25      7.12%     14.53% |          25      7.12%     21.65% |          26      7.41%     29.06% |          24      6.84%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |          25      7.12%     43.02% |          26      7.41%     50.43% |          26      7.41%     57.83% |          25      7.12%     64.96% |          22      6.27%     71.23% |          26      7.41%     78.63% |          25      7.12%     85.75% |          25      7.12%     92.88% |          25      7.12%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          351                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3511      2.01%      2.01% |       12550      7.20%      9.21% |       13058      7.49%     16.69% |        3431      1.97%     18.66% |       12924      7.41%     26.07% |         175      0.10%     26.17% |         175      0.10%     26.27% |       12821      7.35%     33.62% |       12673      7.27%     40.89% |        3326      1.91%     42.79% |       22398     12.84%     55.64% |       14213      8.15%     63.78% |       24031     13.78%     77.56% |       12669      7.26%     84.82% |       12690      7.28%     92.10% |       13779      7.90%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       174424                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            5                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          27      2.54%      2.54% |          26      2.44%      4.98% |          26      2.44%      7.42% |          27      2.54%      9.95% |          25      2.35%     12.30% |         350     32.86%     45.16% |         350     32.86%     78.03% |          26      2.44%     80.47% |          27      2.54%     83.00% |          27      2.54%     85.54% |          26      2.44%     87.98% |          23      2.16%     90.14% |          27      2.54%     92.68% |          26      2.44%     95.12% |          26      2.44%     97.56% |          26      2.44%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1065                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       92713     11.86%     11.86% |       68143      8.72%     20.58% |       38493      4.93%     25.51% |       77380      9.90%     35.41% |       48640      6.22%     41.63% |           0      0.00%     41.63% |           0      0.00%     41.63% |       48871      6.25%     47.89% |       67852      8.68%     56.57% |       18169      2.32%     58.90% |       68163      8.72%     67.62% |       41194      5.27%     72.89% |       38902      4.98%     77.87% |       58777      7.52%     85.39% |       85591     10.95%     96.34% |       28594      3.66%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       781482                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1597      6.04%      6.04% |        1521      5.75%     11.79% |        1765      6.68%     18.47% |        1363      5.16%     23.63% |        1728      6.54%     30.16% |        1452      5.49%     35.66% |        1504      5.69%     41.35% |        1422      5.38%     46.72% |        1513      5.72%     52.45% |        1300      4.92%     57.36% |        1439      5.44%     62.81% |        1432      5.42%     68.23% |        1390      5.26%     73.48% |        1440      5.45%     78.93% |        4115     15.57%     94.50% |        1455      5.50%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        26436                      
system.ruby.L2Cache_Controller.L1_GETS   |       38908      6.24%      6.24% |       38845      6.23%     12.46% |       38491      6.17%     18.63% |       39064      6.26%     24.89% |       38409      6.16%     31.05% |       38487      6.17%     37.22% |       38636      6.19%     43.41% |       38912      6.24%     49.65% |       39061      6.26%     55.91% |       38597      6.19%     62.10% |       40169      6.44%     68.54% |       39603      6.35%     74.88% |       39521      6.33%     81.22% |       39643      6.35%     87.57% |       39179      6.28%     93.85% |       38353      6.15%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       623878                      
system.ruby.L2Cache_Controller.L1_GETX   |       10816      6.19%      6.19% |       10981      6.28%     12.47% |       11133      6.37%     18.84% |       11140      6.37%     25.22% |       10927      6.25%     31.47% |       10846      6.21%     37.67% |       10803      6.18%     43.85% |       10967      6.27%     50.13% |       10833      6.20%     56.33% |       10833      6.20%     62.53% |       11458      6.56%     69.08% |       10794      6.18%     75.26% |       10768      6.16%     81.42% |       10737      6.14%     87.56% |       10846      6.21%     93.77% |       10893      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       174775                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48716      6.23%      6.23% |       48818      6.25%     12.48% |       48561      6.21%     18.69% |       49140      6.29%     24.98% |       48275      6.18%     31.16% |       48213      6.17%     37.33% |       48319      6.18%     43.51% |       48762      6.24%     49.75% |       48778      6.24%     55.99% |       48300      6.18%     62.17% |       50515      6.46%     68.64% |       49281      6.31%     74.94% |       49227      6.30%     81.24% |       49319      6.31%     87.55% |       49017      6.27%     93.83% |       48241      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       781482                      
system.ruby.L2Cache_Controller.L2_Replacement |        4832      6.35%      6.35% |        4754      6.25%     12.59% |        4740      6.23%     18.82% |        4793      6.30%     25.12% |        4697      6.17%     31.29% |        4695      6.17%     37.46% |        4721      6.20%     43.66% |        4803      6.31%     49.97% |        4763      6.26%     56.23% |        4660      6.12%     62.35% |        4736      6.22%     68.57% |        4713      6.19%     74.77% |        4779      6.28%     81.05% |        4820      6.33%     87.38% |        4860      6.39%     93.76% |        4747      6.24%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        76113                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3841      6.26%      6.26% |        3772      6.15%     12.41% |        3732      6.09%     18.50% |        3805      6.20%     24.70% |        3726      6.08%     30.78% |        3873      6.32%     37.10% |        3850      6.28%     43.37% |        3843      6.27%     49.64% |        3990      6.51%     56.15% |        3665      5.98%     62.12% |        3779      6.16%     68.29% |        3842      6.26%     74.55% |        3918      6.39%     80.94% |        3879      6.33%     87.26% |        3909      6.37%     93.64% |        3901      6.36%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        61325                      
system.ruby.L2Cache_Controller.Mem_Data  |       40247      6.27%      6.27% |       40035      6.23%     12.50% |       40005      6.23%     18.73% |       40145      6.25%     24.98% |       39937      6.22%     31.19% |       40108      6.24%     37.44% |       40156      6.25%     43.69% |       40216      6.26%     49.95% |       40338      6.28%     56.23% |       39853      6.20%     62.43% |       40051      6.24%     68.67% |       40087      6.24%     74.91% |       40272      6.27%     81.18% |       40322      6.28%     87.46% |       40346      6.28%     93.74% |       40216      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       642334                      
system.ruby.L2Cache_Controller.Mem_Ack   |        8673      6.31%      6.31% |        8526      6.20%     12.51% |        8472      6.16%     18.68% |        8598      6.26%     24.93% |        8423      6.13%     31.06% |        8568      6.23%     37.30% |        8571      6.24%     43.53% |        8646      6.29%     49.82% |        8753      6.37%     56.19% |        8325      6.06%     62.25% |        8515      6.20%     68.45% |        8555      6.22%     74.67% |        8697      6.33%     81.00% |        8699      6.33%     87.33% |        8769      6.38%     93.71% |        8648      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       137438                      
system.ruby.L2Cache_Controller.WB_Data   |         103      4.46%      4.46% |          97      4.20%      8.66% |         134      5.80%     14.46% |         131      5.67%     20.13% |         133      5.76%     25.89% |         178      7.71%     33.59% |         176      7.62%     41.21% |         170      7.36%     48.57% |         165      7.14%     55.71% |         175      7.58%     63.29% |         170      7.36%     70.65% |         172      7.45%     78.10% |         153      6.62%     84.72% |         146      6.32%     91.04% |          99      4.29%     95.32% |         108      4.68%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2310                      
system.ruby.L2Cache_Controller.Ack       |           2      4.17%      4.17% |           3      6.25%     10.42% |           2      4.17%     14.58% |           0      0.00%     14.58% |           6     12.50%     27.08% |           2      4.17%     31.25% |           4      8.33%     39.58% |           5     10.42%     50.00% |           3      6.25%     56.25% |           2      4.17%     60.42% |           4      8.33%     68.75% |           2      4.17%     72.92% |           4      8.33%     81.25% |           3      6.25%     87.50% |           2      4.17%     91.67% |           4      8.33%    100.00%
system.ruby.L2Cache_Controller.Ack::total           48                      
system.ruby.L2Cache_Controller.Ack_all   |         605      6.01%      6.01% |         663      6.58%     12.59% |         702      6.97%     19.57% |         604      6.00%     25.56% |         617      6.13%     31.69% |         684      6.79%     38.48% |         664      6.59%     45.08% |         603      5.99%     51.07% |         680      6.75%     57.82% |         539      5.35%     63.17% |         565      5.61%     68.79% |         600      5.96%     74.74% |         620      6.16%     80.90% |         617      6.13%     87.03% |         681      6.76%     93.79% |         625      6.21%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        10069                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.97%      3.97% |          70      3.97%      7.95% |          98      5.56%     13.51% |          98      5.56%     19.07% |          98      5.56%     24.63% |         140      7.95%     32.58% |         140      7.95%     40.52% |         140      7.95%     48.47% |         138      7.83%     56.30% |         138      7.83%     64.13% |         132      7.49%     71.62% |         136      7.72%     79.34% |         112      6.36%     85.70% |         112      6.36%     92.05% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1762                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49682      6.23%      6.23% |       49784      6.24%     12.47% |       49554      6.21%     18.68% |       50134      6.29%     24.97% |       49266      6.18%     31.15% |       49249      6.17%     37.32% |       49355      6.19%     43.51% |       49795      6.24%     49.75% |       49802      6.24%     56.00% |       49334      6.19%     62.18% |       51551      6.46%     68.65% |       50317      6.31%     74.96% |       50233      6.30%     81.25% |       50324      6.31%     87.56% |       49983      6.27%     93.83% |       49204      6.17%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       797567                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1367      6.42%      6.42% |        1373      6.44%     12.86% |        1505      7.06%     19.93% |        1302      6.11%     26.04% |        1354      6.36%     32.39% |        1346      6.32%     38.71% |        1290      6.06%     44.77% |        1303      6.12%     50.88% |        1370      6.43%     57.31% |        1170      5.49%     62.81% |        1254      5.89%     68.69% |        1272      5.97%     74.66% |        1232      5.78%     80.44% |        1305      6.13%     86.57% |        1514      7.11%     93.68% |        1347      6.32%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21304                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29333      6.27%      6.27% |       29037      6.21%     12.48% |       28833      6.17%     18.65% |       29220      6.25%     24.90% |       28964      6.19%     31.09% |       29162      6.24%     37.33% |       29248      6.25%     43.58% |       29292      6.26%     49.84% |       29396      6.29%     56.13% |       29143      6.23%     62.36% |       29226      6.25%     68.61% |       29281      6.26%     74.87% |       29507      6.31%     81.18% |       29443      6.30%     87.48% |       29263      6.26%     93.74% |       29295      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       467643                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        9547      6.22%      6.22% |        9625      6.27%     12.50% |        9667      6.30%     18.80% |        9623      6.27%     25.08% |        9619      6.27%     31.35% |        9600      6.26%     37.60% |        9618      6.27%     43.88% |        9621      6.27%     50.15% |        9572      6.24%     56.39% |        9540      6.22%     62.61% |        9571      6.24%     68.85% |        9534      6.22%     75.06% |        9533      6.21%     81.28% |        9574      6.24%     87.52% |        9569      6.24%     93.76% |        9574      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       153387                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         216      4.26%      4.26% |         148      2.92%      7.17% |         259      5.10%     12.28% |          61      1.20%     13.48% |         374      7.37%     20.85% |         106      2.09%     22.94% |         214      4.22%     27.15% |         119      2.34%     29.50% |         129      2.54%     32.04% |         116      2.29%     34.33% |         185      3.65%     37.97% |         160      3.15%     41.12% |         158      3.11%     44.24% |         135      2.66%     46.90% |        2587     50.98%     97.87% |         108      2.13%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5075                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     36.84%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |          10     26.32%     63.16% |          14     36.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           38                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.93%      3.93% |          14      3.93%      7.87% |          28      7.87%     15.73% |          28      7.87%     23.60% |          28      7.87%     31.46% |          28      7.87%     39.33% |          28      7.87%     47.19% |          28      7.87%     55.06% |          27      7.58%     62.64% |          27      7.58%     70.22% |          24      6.74%     76.97% |          26      7.30%     84.27% |          14      3.93%     88.20% |          14      3.93%     92.13% |          14      3.93%     96.07% |          14      3.93%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          356                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2      4.17%      4.17% |           3      6.25%     10.42% |           2      4.17%     14.58% |           0      0.00%     14.58% |           6     12.50%     27.08% |           2      4.17%     31.25% |           4      8.33%     39.58% |           5     10.42%     50.00% |           3      6.25%     56.25% |           2      4.17%     60.42% |           4      8.33%     68.75% |           2      4.17%     72.92% |           4      8.33%     81.25% |           3      6.25%     87.50% |           2      4.17%     91.67% |           4      8.33%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           48                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         597      6.02%      6.02% |         655      6.60%     12.62% |         695      7.00%     19.62% |         596      6.01%     25.63% |         603      6.08%     31.70% |         679      6.84%     38.55% |         654      6.59%     45.14% |         590      5.95%     51.08% |         671      6.76%     57.85% |         531      5.35%     63.20% |         551      5.55%     68.75% |         593      5.98%     74.73% |         607      6.12%     80.84% |         611      6.16%     87.00% |         673      6.78%     93.78% |         617      6.22%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9923                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |        9505      6.15%      6.15% |        9738      6.31%     12.46% |        9546      6.18%     18.64% |        9746      6.31%     24.95% |        9347      6.05%     31.00% |        9185      5.95%     36.95% |        9248      5.99%     42.94% |        9480      6.14%     49.08% |        9517      6.16%     55.24% |        9302      6.02%     61.26% |       10811      7.00%     68.26% |       10186      6.60%     74.86% |        9902      6.41%     81.27% |       10088      6.53%     87.80% |        9846      6.38%     94.18% |        8988      5.82%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       154435                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1255      5.97%      5.97% |        1342      6.38%     12.35% |        1438      6.84%     19.19% |        1489      7.08%     26.27% |        1280      6.09%     32.36% |        1218      5.79%     38.16% |        1157      5.50%     43.66% |        1318      6.27%     49.93% |        1233      5.86%     55.79% |        1265      6.02%     61.81% |        1859      8.84%     70.65% |        1232      5.86%     76.51% |        1221      5.81%     82.32% |        1149      5.47%     87.79% |        1263      6.01%     93.79% |        1305      6.21%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        21024                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4823      6.35%      6.35% |        4746      6.25%     12.60% |        4730      6.23%     18.82% |        4786      6.30%     25.12% |        4683      6.16%     31.29% |        4689      6.17%     37.46% |        4709      6.20%     43.66% |        4791      6.31%     49.97% |        4753      6.26%     56.22% |        4653      6.13%     62.35% |        4723      6.22%     68.56% |        4704      6.19%     74.76% |        4769      6.28%     81.03% |        4816      6.34%     87.37% |        4851      6.39%     93.76% |        4741      6.24%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        75967                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3212      6.32%      6.32% |        3090      6.08%     12.39% |        3004      5.91%     18.30% |        3175      6.24%     24.54% |        3088      6.07%     30.62% |        3157      6.21%     36.82% |        3162      6.22%     43.04% |        3222      6.34%     49.38% |        3293      6.48%     55.85% |        3096      6.09%     61.94% |        3189      6.27%     68.21% |        3215      6.32%     74.53% |        3267      6.42%     80.96% |        3232      6.36%     87.31% |        3208      6.31%     93.62% |        3244      6.38%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        50854                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.97%      3.97% |          70      3.97%      7.95% |          98      5.56%     13.51% |          98      5.56%     19.07% |          98      5.56%     24.63% |         140      7.95%     32.58% |         140      7.95%     40.52% |         140      7.95%     48.47% |         138      7.83%     56.30% |         138      7.83%     64.13% |         132      7.49%     71.62% |         136      7.72%     79.34% |         112      6.36%     85.70% |         112      6.36%     92.05% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1762                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           4     50.00%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48716      6.23%      6.23% |       48818      6.25%     12.48% |       48561      6.21%     18.69% |       49140      6.29%     24.98% |       48275      6.18%     31.16% |       48213      6.17%     37.33% |       48319      6.18%     43.51% |       48762      6.24%     49.75% |       48778      6.24%     55.99% |       48300      6.18%     62.17% |       50515      6.46%     68.64% |       49281      6.31%     74.94% |       49227      6.30%     81.24% |       49319      6.31%     87.55% |       49017      6.27%     93.83% |       48241      6.17%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       781482                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           7      7.14%      7.14% |           5      5.10%     12.24% |           8      8.16%     20.41% |           7      7.14%     27.55% |           8      8.16%     35.71% |           4      4.08%     39.80% |           8      8.16%     47.96% |           7      7.14%     55.10% |           7      7.14%     62.24% |           5      5.10%     67.35% |           9      9.18%     76.53% |           7      7.14%     83.67% |           6      6.12%     89.80% |           1      1.02%     90.82% |           7      7.14%     97.96% |           2      2.04%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           98                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          32      5.84%      5.84% |          27      4.93%     10.77% |          33      6.02%     16.79% |          34      6.20%     22.99% |          35      6.39%     29.38% |          37      6.75%     36.13% |          34      6.20%     42.34% |          31      5.66%     47.99% |          26      4.74%     52.74% |          38      6.93%     59.67% |          39      7.12%     66.79% |          34      6.20%     72.99% |          44      8.03%     81.02% |          36      6.57%     87.59% |          28      5.11%     92.70% |          40      7.30%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          548                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        8673      6.31%      6.31% |        8526      6.20%     12.51% |        8472      6.16%     18.68% |        8598      6.26%     24.93% |        8423      6.13%     31.06% |        8568      6.23%     37.30% |        8571      6.24%     43.53% |        8646      6.29%     49.82% |        8753      6.37%     56.19% |        8325      6.06%     62.25% |        8515      6.20%     68.45% |        8555      6.22%     74.67% |        8697      6.33%     81.00% |        8699      6.33%     87.33% |        8769      6.38%     93.71% |        8648      6.29%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       137438                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      3.12%      3.12% |           2      6.25%      9.38% |           3      9.38%     18.75% |           1      3.12%     21.88% |           2      6.25%     28.12% |           3      9.38%     37.50% |           3      9.38%     46.88% |           2      6.25%     53.12% |           2      6.25%     59.38% |           3      9.38%     68.75% |           2      6.25%     75.00% |           3      9.38%     84.38% |           2      6.25%     90.62% |           0      0.00%     90.62% |           2      6.25%     96.88% |           1      3.12%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           32                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           6      9.09%      9.09% |           3      4.55%     13.64% |           5      7.58%     21.21% |           6      9.09%     30.30% |           6      9.09%     39.39% |           1      1.52%     40.91% |           5      7.58%     48.48% |           5      7.58%     56.06% |           5      7.58%     63.64% |           2      3.03%     66.67% |           7     10.61%     77.27% |           4      6.06%     83.33% |           4      6.06%     89.39% |           1      1.52%     90.91% |           5      7.58%     98.48% |           1      1.52%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           66                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          32      6.20%      6.20% |          25      4.84%     11.05% |          33      6.40%     17.44% |          32      6.20%     23.64% |          33      6.40%     30.04% |          35      6.78%     36.82% |          33      6.40%     43.22% |          28      5.43%     48.64% |          25      4.84%     53.49% |          34      6.59%     60.08% |          36      6.98%     67.05% |          33      6.40%     73.45% |          39      7.56%     81.01% |          34      6.59%     87.60% |          27      5.23%     92.83% |          37      7.17%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          516                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           2      6.25%      6.25% |           0      0.00%      6.25% |           2      6.25%     12.50% |           2      6.25%     18.75% |           2      6.25%     25.00% |           1      3.12%     28.12% |           3      9.38%     37.50% |           1      3.12%     40.62% |           4     12.50%     53.12% |           3      9.38%     62.50% |           1      3.12%     65.62% |           5     15.62%     81.25% |           2      6.25%     87.50% |           1      3.12%     90.62% |           3      9.38%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           32                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         597      6.02%      6.02% |         655      6.60%     12.62% |         695      7.00%     19.62% |         596      6.01%     25.63% |         603      6.08%     31.70% |         679      6.84%     38.55% |         654      6.59%     45.14% |         590      5.95%     51.08% |         671      6.76%     57.85% |         531      5.35%     63.20% |         551      5.55%     68.75% |         593      5.98%     74.73% |         607      6.12%     80.84% |         611      6.16%     87.00% |         673      6.78%     93.78% |         617      6.22%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9923                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2      4.17%      4.17% |           3      6.25%     10.42% |           2      4.17%     14.58% |           0      0.00%     14.58% |           6     12.50%     27.08% |           2      4.17%     31.25% |           4      8.33%     39.58% |           5     10.42%     50.00% |           3      6.25%     56.25% |           2      4.17%     60.42% |           4      8.33%     68.75% |           2      4.17%     72.92% |           4      8.33%     81.25% |           3      6.25%     87.50% |           2      4.17%     91.67% |           4      8.33%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           48                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2      4.17%      4.17% |           3      6.25%     10.42% |           2      4.17%     14.58% |           0      0.00%     14.58% |           6     12.50%     27.08% |           2      4.17%     31.25% |           4      8.33%     39.58% |           5     10.42%     50.00% |           3      6.25%     56.25% |           2      4.17%     60.42% |           4      8.33%     68.75% |           2      4.17%     72.92% |           4      8.33%     81.25% |           3      6.25%     87.50% |           2      4.17%     91.67% |           4      8.33%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           48                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29333      6.27%      6.27% |       29037      6.21%     12.48% |       28833      6.17%     18.65% |       29220      6.25%     24.90% |       28964      6.19%     31.09% |       29162      6.24%     37.33% |       29248      6.25%     43.58% |       29292      6.26%     49.84% |       29396      6.29%     56.13% |       29143      6.23%     62.36% |       29226      6.25%     68.61% |       29281      6.26%     74.87% |       29507      6.31%     81.18% |       29443      6.30%     87.48% |       29263      6.26%     93.74% |       29295      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       467643                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1367      6.42%      6.42% |        1373      6.44%     12.86% |        1505      7.06%     19.93% |        1302      6.11%     26.04% |        1354      6.36%     32.39% |        1346      6.32%     38.71% |        1290      6.06%     44.77% |        1303      6.12%     50.88% |        1370      6.43%     57.31% |        1170      5.49%     62.81% |        1254      5.89%     68.69% |        1272      5.97%     74.66% |        1232      5.78%     80.44% |        1305      6.13%     86.57% |        1514      7.11%     93.68% |        1347      6.32%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21304                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        9547      6.22%      6.22% |        9625      6.27%     12.50% |        9667      6.30%     18.80% |        9623      6.27%     25.08% |        9619      6.27%     31.35% |        9600      6.26%     37.60% |        9618      6.27%     43.88% |        9621      6.27%     50.15% |        9572      6.24%     56.39% |        9540      6.22%     62.61% |        9571      6.24%     68.85% |        9534      6.22%     75.06% |        9533      6.21%     81.28% |        9574      6.24%     87.52% |        9569      6.24%     93.76% |        9574      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       153387                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.93%      3.93% |          42      3.93%      7.85% |          70      6.54%     14.39% |          56      5.23%     19.63% |          56      5.23%     24.86% |          84      7.85%     32.71% |          84      7.85%     40.56% |          84      7.85%     48.41% |          83      7.76%     56.17% |          83      7.76%     63.93% |          80      7.48%     71.40% |          82      7.66%     79.07% |          70      6.54%     85.61% |          70      6.54%     92.15% |          42      3.93%     96.07% |          42      3.93%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1070                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49640      6.23%      6.23% |       49742      6.25%     12.48% |       49484      6.21%     18.69% |       50078      6.29%     24.98% |       49210      6.18%     31.16% |       49165      6.17%     37.33% |       49271      6.19%     43.51% |       49711      6.24%     49.76% |       49719      6.24%     56.00% |       49251      6.18%     62.18% |       51471      6.46%     68.64% |       50235      6.31%     74.95% |       50163      6.30%     81.25% |       50254      6.31%     87.56% |       49941      6.27%     93.83% |       49162      6.17%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       796497                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          68      3.91%      3.91% |          69      3.96%      7.87% |          98      5.63%     13.50% |          95      5.46%     18.95% |          96      5.51%     24.47% |         140      8.04%     32.51% |         138      7.93%     40.44% |         136      7.81%     48.25% |         138      7.93%     56.17% |         137      7.87%     64.04% |         131      7.52%     71.57% |         136      7.81%     79.38% |         111      6.38%     85.76% |         110      6.32%     92.07% |          68      3.91%     95.98% |          70      4.02%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1741                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           2      9.52%      9.52% |           1      4.76%     14.29% |           0      0.00%     14.29% |           3     14.29%     28.57% |           2      9.52%     38.10% |           0      0.00%     38.10% |           2      9.52%     47.62% |           4     19.05%     66.67% |           0      0.00%     66.67% |           1      4.76%     71.43% |           1      4.76%     76.19% |           0      0.00%     76.19% |           1      4.76%     80.95% |           2      9.52%     90.48% |           2      9.52%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           21                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           2      9.52%      9.52% |           1      4.76%     14.29% |           0      0.00%     14.29% |           3     14.29%     28.57% |           2      9.52%     38.10% |           0      0.00%     38.10% |           2      9.52%     47.62% |           4     19.05%     66.67% |           0      0.00%     66.67% |           1      4.76%     71.43% |           1      4.76%     76.19% |           0      0.00%     76.19% |           1      4.76%     80.95% |           2      9.52%     90.48% |           2      9.52%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           21                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          68      3.91%      3.91% |          69      3.96%      7.87% |          98      5.63%     13.50% |          95      5.46%     18.95% |          96      5.51%     24.47% |         140      8.04%     32.51% |         138      7.93%     40.44% |         136      7.81%     48.25% |         138      7.93%     56.17% |         137      7.87%     64.04% |         131      7.52%     71.57% |         136      7.81%     79.38% |         111      6.38%     85.76% |         110      6.32%     92.07% |          68      3.91%     95.98% |          70      4.02%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1741                      

---------- End Simulation Statistics   ----------
