

================================================================
== Vitis HLS Report for 'Gamma'
================================================================
* Date:           Sun Jun 16 23:48:00 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  3.281 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min |   max   |   Type  |
    +---------+---------+----------+-----------+------+---------+---------+
    |     1028|  2080028|  6.923 us|  14.007 ms|  1028|  2080028|       no|
    +---------+---------+----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_325_3  |        0|  2079000|  4 ~ 1925|          -|          -|  0 ~ 1080|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lut_0_0 = alloca i64 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:307]   --->   Operation 6 'alloca' 'lut_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lut_1_0 = alloca i64 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:308]   --->   Operation 7 'alloca' 'lut_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lut_2_0 = alloca i64 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:309]   --->   Operation 8 'alloca' 'lut_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Gamma_Pipeline_VITIS_LOOP_315_1, i16 %gamma_lut_0, i16 %gamma_lut_1, i16 %gamma_lut_2, i10 %lut_0_0, i10 %lut_1_0, i10 %lut_2_0"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln303 = store i11 0, i11 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303]   --->   Operation 10 'store' 'store_ln303' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 12 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %gamma_lut_2, i64 666, i64 207, i64 1"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %gamma_lut_1, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %gamma_lut_0, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgGamma, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gamma_lut_2, void @empty_8, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gamma_lut_1, void @empty_8, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gamma_lut_0, void @empty_8, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:311]   --->   Operation 21 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln311 = trunc i16 %width_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:311]   --->   Operation 22 'trunc' 'trunc_ln311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:312]   --->   Operation 23 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln312 = trunc i16 %height_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:312]   --->   Operation 24 'trunc' 'trunc_ln312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (1.65ns)   --->   "%call_ln0 = call void @Gamma_Pipeline_VITIS_LOOP_315_1, i16 %gamma_lut_0, i16 %gamma_lut_1, i16 %gamma_lut_2, i10 %lut_0_0, i10 %lut_1_0, i10 %lut_2_0"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln325 = br void %VITIS_LOOP_327_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 26 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%y_1 = load i11 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 27 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln325 = icmp_eq  i11 %y_1, i11 %trunc_ln312" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 28 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1080, i64 0"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.79ns)   --->   "%y_2 = add i11 %y_1, i11 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 30 'add' 'y_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %icmp_ln325, void %VITIS_LOOP_327_4.split, void %for.end99.loopexit" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 31 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 32 'wait' 'empty' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.22ns)   --->   "%call_ln311 = call void @Gamma_Pipeline_VITIS_LOOP_327_4, i11 %trunc_ln311, i30 %imgRgb, i10 %lut_1_0, i10 %lut_2_0, i10 %lut_0_0, i30 %imgGamma" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:311]   --->   Operation 33 'call' 'call_ln311' <Predicate = (!icmp_ln325)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln303 = store i11 %y_2, i11 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303]   --->   Operation 34 'store' 'store_ln303' <Predicate = (!icmp_ln325)> <Delay = 0.42>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln348 = ret" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:348]   --->   Operation 35 'ret' 'ret_ln348' <Predicate = (icmp_ln325)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln325 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 36 'specloopname' 'specloopname_ln325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln311 = call void @Gamma_Pipeline_VITIS_LOOP_327_4, i11 %trunc_ln311, i30 %imgRgb, i10 %lut_1_0, i10 %lut_2_0, i10 %lut_0_0, i30 %imgGamma" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:311]   --->   Operation 37 'call' 'call_ln311' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln325 = br void %VITIS_LOOP_327_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 38 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.734ns, clock uncertainty: 1.818ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 11 bit ('y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303) [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln303', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303) of constant 0 on local variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303 [27]  (0.427 ns)

 <State 2>: 1.652ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'Gamma_Pipeline_VITIS_LOOP_315_1' [26]  (1.652 ns)

 <State 3>: 2.023ns
The critical path consists of the following:
	'load' operation 11 bit ('y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325) on local variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln325', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325) [31]  (0.798 ns)
	'call' operation 0 bit ('call_ln311', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:311) to 'Gamma_Pipeline_VITIS_LOOP_327_4' [38]  (1.225 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
