{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589375059292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589375059296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 15:04:19 2020 " "Processing started: Wed May 13 15:04:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589375059296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375059296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ambilight_custom -c Ambilight_custom " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ambilight_custom -c Ambilight_custom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375059297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589375059851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589375059851 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ambilight_system.qsys " "Elaborating Qsys system entity \"ambilight_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375067585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:31 Progress: Loading Ambilight/ambilight_system.qsys " "2020.05.13.15:04:31 Progress: Loading Ambilight/ambilight_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375071274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:31 Progress: Reading input file " "2020.05.13.15:04:31 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375071876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:31 Progress: Adding AV_Config \[altera_up_avalon_audio_and_video_config 16.1\] " "2020.05.13.15:04:31 Progress: Adding AV_Config \[altera_up_avalon_audio_and_video_config 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375071959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module AV_Config " "2020.05.13.15:04:33 Progress: Parameterizing module AV_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding Interval_Timer \[altera_avalon_timer 16.1\] " "2020.05.13.15:04:33 Progress: Adding Interval_Timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module Interval_Timer " "2020.05.13.15:04:33 Progress: Parameterizing module Interval_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 16.1\] " "2020.05.13.15:04:33 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module JTAG_UART " "2020.05.13.15:04:33 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 16.1\] " "2020.05.13.15:04:33 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module JTAG_to_FPGA_Bridge " "2020.05.13.15:04:33 Progress: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding Nios2 \[altera_nios2_gen2 16.1\] " "2020.05.13.15:04:33 Progress: Adding Nios2 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module Nios2 " "2020.05.13.15:04:33 Progress: Parameterizing module Nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 16.1\] " "2020.05.13.15:04:33 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module Nios2_Floating_Point " "2020.05.13.15:04:33 Progress: Parameterizing module Nios2_Floating_Point" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding Red_LEDs \[altera_up_avalon_parallel_port 16.1\] " "2020.05.13.15:04:33 Progress: Adding Red_LEDs \[altera_up_avalon_parallel_port 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module Red_LEDs " "2020.05.13.15:04:33 Progress: Parameterizing module Red_LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.1\] " "2020.05.13.15:04:33 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module SDRAM " "2020.05.13.15:04:33 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding SRAM \[altera_up_avalon_sram 16.1\] " "2020.05.13.15:04:33 Progress: Adding SRAM \[altera_up_avalon_sram 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module SRAM " "2020.05.13.15:04:33 Progress: Parameterizing module SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding Slider_Switches \[altera_up_avalon_parallel_port 16.1\] " "2020.05.13.15:04:33 Progress: Adding Slider_Switches \[altera_up_avalon_parallel_port 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module Slider_Switches " "2020.05.13.15:04:33 Progress: Parameterizing module Slider_Switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding Spi \[altera_avalon_spi 16.1\] " "2020.05.13.15:04:33 Progress: Adding Spi \[altera_avalon_spi 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module Spi " "2020.05.13.15:04:33 Progress: Parameterizing module Spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding SysID \[altera_avalon_sysid_qsys 16.1\] " "2020.05.13.15:04:33 Progress: Adding SysID \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module SysID " "2020.05.13.15:04:33 Progress: Parameterizing module SysID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 16.1\] " "2020.05.13.15:04:33 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Parameterizing module System_PLL " "2020.05.13.15:04:33 Progress: Parameterizing module System_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\] " "2020.05.13.15:04:33 Progress: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Reading input file " "2020.05.13.15:04:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:33 Progress: Adding Edge_Detection_Subsystem \[Edge_Detection_Subsystem 1.0\] " "2020.05.13.15:04:33 Progress: Adding Edge_Detection_Subsystem \[Edge_Detection_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375073914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Reading input file " "2020.05.13.15:04:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 16.1\] " "2020.05.13.15:04:34 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Parameterizing module Chroma_Filter " "2020.05.13.15:04:34 Progress: Parameterizing module Chroma_Filter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 16.1\] " "2020.05.13.15:04:34 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Parameterizing module Chroma_Upsampler " "2020.05.13.15:04:34 Progress: Parameterizing module Chroma_Upsampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 16.1\] " "2020.05.13.15:04:34 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Parameterizing module Edge_Detection " "2020.05.13.15:04:34 Progress: Parameterizing module Edge_Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 16.1\] " "2020.05.13.15:04:34 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Parameterizing module Edge_Detection_Router_Controller " "2020.05.13.15:04:34 Progress: Parameterizing module Edge_Detection_Router_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Adding Sys_Clk \[clock_source 16.1\] " "2020.05.13.15:04:34 Progress: Adding Sys_Clk \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Parameterizing module Sys_Clk " "2020.05.13.15:04:34 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 16.1\] " "2020.05.13.15:04:34 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Parameterizing module Video_Stream_Merger " "2020.05.13.15:04:34 Progress: Parameterizing module Video_Stream_Merger" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 16.1\] " "2020.05.13.15:04:34 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Parameterizing module Video_Stream_Splitter " "2020.05.13.15:04:34 Progress: Parameterizing module Video_Stream_Splitter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Building connections " "2020.05.13.15:04:34 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Parameterizing connections " "2020.05.13.15:04:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Validating " "2020.05.13.15:04:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:34 Progress: Done reading input file " "2020.05.13.15:04:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375074776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing module Edge_Detection_Subsystem " "2020.05.13.15:04:35 Progress: Parameterizing module Edge_Detection_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Adding Sys_Clk \[clock_source 16.1\] " "2020.05.13.15:04:35 Progress: Adding Sys_Clk \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing module Sys_Clk " "2020.05.13.15:04:35 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Adding Video_In \[altera_up_avalon_video_decoder 16.1\] " "2020.05.13.15:04:35 Progress: Adding Video_In \[altera_up_avalon_video_decoder 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing module Video_In " "2020.05.13.15:04:35 Progress: Parameterizing module Video_In" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Adding Video_In_CSC \[altera_up_avalon_video_csc 16.1\] " "2020.05.13.15:04:35 Progress: Adding Video_In_CSC \[altera_up_avalon_video_csc 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_CSC " "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_CSC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Adding Video_In_Chroma_Resampler \[altera_up_avalon_video_chroma_resampler 16.1\] " "2020.05.13.15:04:35 Progress: Adding Video_In_Chroma_Resampler \[altera_up_avalon_video_chroma_resampler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_Chroma_Resampler " "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_Chroma_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 16.1\] " "2020.05.13.15:04:35 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_Clipper " "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_Clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 16.1\] " "2020.05.13.15:04:35 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_DMA " "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 16.1\] " "2020.05.13.15:04:35 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_RGB_Resampler " "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 16.1\] " "2020.05.13.15:04:35 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_Scaler " "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Building connections " "2020.05.13.15:04:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing connections " "2020.05.13.15:04:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Validating " "2020.05.13.15:04:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Done reading input file " "2020.05.13.15:04:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_Subsystem " "2020.05.13.15:04:35 Progress: Parameterizing module Video_In_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Building connections " "2020.05.13.15:04:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Parameterizing connections " "2020.05.13.15:04:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:35 Progress: Validating " "2020.05.13.15:04:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375075901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.13.15:04:37 Progress: Done reading input file " "2020.05.13.15:04:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375077223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Ambilight_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375078442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Ambilight_system.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375078442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Ambilight_system.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375078442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.SysID: Time stamp will be automatically updated when this component is generated. " "Ambilight_system.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375078442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system.System_PLL: Refclk Freq: 50.0 " "Ambilight_system.System_PLL: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375078442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system: Generating ambilight_system \"ambilight_system\" for QUARTUS_SYNTH " "Ambilight_system: Generating ambilight_system \"ambilight_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375078962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Starting RTL generation for module 'ambilight_system_Interval_Timer' " "Interval_Timer: Starting RTL generation for module 'ambilight_system_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375083904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ambilight_system_Interval_Timer --dir=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0001_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0001_Interval_Timer_gen//ambilight_system_Interval_Timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ambilight_system_Interval_Timer --dir=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0001_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0001_Interval_Timer_gen//ambilight_system_Interval_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375083905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Done RTL generation for module 'ambilight_system_Interval_Timer' " "Interval_Timer: Done RTL generation for module 'ambilight_system_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375084178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: \"ambilight_system\" instantiated altera_avalon_timer \"Interval_Timer\" " "Interval_Timer: \"ambilight_system\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375084190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'ambilight_system_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'ambilight_system_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375084199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ambilight_system_JTAG_UART --dir=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0002_JTAG_UART_gen//ambilight_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ambilight_system_JTAG_UART --dir=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0002_JTAG_UART_gen//ambilight_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375084199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'ambilight_system_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'ambilight_system_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375084467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"ambilight_system\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"ambilight_system\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375084478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge: \"ambilight_system\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\" " "JTAG_to_FPGA_Bridge: \"ambilight_system\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375085028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"ambilight_system\" instantiated altera_nios2_gen2 \"Nios2\" " "Nios2: \"ambilight_system\" instantiated altera_nios2_gen2 \"Nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375085525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'ambilight_system_SDRAM' " "SDRAM: Starting RTL generation for module 'ambilight_system_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375085530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ambilight_system_SDRAM --dir=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0003_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0003_SDRAM_gen//ambilight_system_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ambilight_system_SDRAM --dir=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0003_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0003_SDRAM_gen//ambilight_system_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375085530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'ambilight_system_SDRAM' " "SDRAM: Done RTL generation for module 'ambilight_system_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375085924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"ambilight_system\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"ambilight_system\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375085938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SysID: \"ambilight_system\" instantiated altera_avalon_sysid_qsys \"SysID\" " "SysID: \"ambilight_system\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375085946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_PLL: \"ambilight_system\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\" " "System_PLL: \"ambilight_system\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375086409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375089173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375089452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375089732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375090010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375090288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"ambilight_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"ambilight_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375091966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"ambilight_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"ambilight_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375091970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"ambilight_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"ambilight_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375091974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375091980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375091988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375091989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375091991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375091994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375091998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375092005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375092008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'ambilight_system_Nios2_cpu' " "Cpu: Starting RTL generation for module 'ambilight_system_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375092024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ambilight_system_Nios2_cpu --dir=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0015_cpu_gen//ambilight_system_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ambilight_system_Nios2_cpu --dir=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/w1mja/AppData/Local/Temp/alt8395_8965269252137125883.dir/0015_cpu_gen//ambilight_system_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375092024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:52 (*) Starting Nios II generation " "Cpu: # 2020.05.13 15:04:52 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:52 (*)   Checking for plaintext license. " "Cpu: # 2020.05.13 15:04:52 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/ " "Cpu: # 2020.05.13 15:04:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.05.13 15:04:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:53 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.05.13 15:04:53 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:53 (*)   Plaintext license not found. " "Cpu: # 2020.05.13 15:04:53 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:53 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.05.13 15:04:53 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:53 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.05.13 15:04:53 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:53 (*)   Creating all objects for CPU " "Cpu: # 2020.05.13 15:04:53 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:54 (*)   Generating RTL from CPU objects " "Cpu: # 2020.05.13 15:04:54 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:54 (*)   Creating plain-text RTL " "Cpu: # 2020.05.13 15:04:54 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.13 15:04:54 (*) Done Nios II generation " "Cpu: # 2020.05.13 15:04:54 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'ambilight_system_Nios2_cpu' " "Cpu: Done RTL generation for module 'ambilight_system_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"System_PLL\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"System_PLL\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\" " "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\" " "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375094995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_to_FPGA_Bridge_master_limiter\" " "JTAG_to_FPGA_Bridge_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_to_FPGA_Bridge_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ambilight_system: Done \"ambilight_system\" with 44 modules, 68 files " "Ambilight_system: Done \"ambilight_system\" with 44 modules, 68 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375095727 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ambilight_system.qsys " "Finished elaborating Qsys system entity \"ambilight_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375096879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ambilight_custom_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ambilight_custom_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ambilight_custom_top-rtl " "Found design unit 1: Ambilight_custom_top-rtl" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097387 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ambilight_custom_top " "Found entity 1: Ambilight_custom_top" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/ambilight_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/ambilight_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system " "Found entity 1: ambilight_system" {  } { { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097407 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097407 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097407 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097407 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097407 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097407 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097446 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097446 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097460 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097499 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ambilight_system/submodules/altera_reset_controller.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/ambilight_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/ambilight_system/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Interval_Timer " "Found entity 1: ambilight_system_Interval_Timer" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_JTAG_UART_sim_scfifo_w " "Found entity 1: ambilight_system_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097560 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_JTAG_UART_scfifo_w " "Found entity 2: ambilight_system_JTAG_UART_scfifo_w" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097560 ""} { "Info" "ISGN_ENTITY_NAME" "3 ambilight_system_JTAG_UART_sim_scfifo_r " "Found entity 3: ambilight_system_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097560 ""} { "Info" "ISGN_ENTITY_NAME" "4 ambilight_system_JTAG_UART_scfifo_r " "Found entity 4: ambilight_system_JTAG_UART_scfifo_r" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097560 ""} { "Info" "ISGN_ENTITY_NAME" "5 ambilight_system_JTAG_UART " "Found entity 5: ambilight_system_JTAG_UART" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_JTAG_to_FPGA_Bridge " "Found entity 1: ambilight_system_JTAG_to_FPGA_Bridge" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_p2b_adapter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: ambilight_system_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2 " "Found entity 1: ambilight_system_Nios2" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2_cpu_register_bank_a_module " "Found entity 1: ambilight_system_Nios2_cpu_register_bank_a_module" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_Nios2_cpu_register_bank_b_module " "Found entity 2: ambilight_system_Nios2_cpu_register_bank_b_module" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "3 ambilight_system_Nios2_cpu_nios2_oci_debug " "Found entity 3: ambilight_system_Nios2_cpu_nios2_oci_debug" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "4 ambilight_system_Nios2_cpu_nios2_oci_break " "Found entity 4: ambilight_system_Nios2_cpu_nios2_oci_break" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "5 ambilight_system_Nios2_cpu_nios2_oci_xbrk " "Found entity 5: ambilight_system_Nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "6 ambilight_system_Nios2_cpu_nios2_oci_dbrk " "Found entity 6: ambilight_system_Nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "7 ambilight_system_Nios2_cpu_nios2_oci_itrace " "Found entity 7: ambilight_system_Nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "8 ambilight_system_Nios2_cpu_nios2_oci_td_mode " "Found entity 8: ambilight_system_Nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "9 ambilight_system_Nios2_cpu_nios2_oci_dtrace " "Found entity 9: ambilight_system_Nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "10 ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "11 ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "12 ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "13 ambilight_system_Nios2_cpu_nios2_oci_fifo " "Found entity 13: ambilight_system_Nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "14 ambilight_system_Nios2_cpu_nios2_oci_pib " "Found entity 14: ambilight_system_Nios2_cpu_nios2_oci_pib" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "15 ambilight_system_Nios2_cpu_nios2_oci_im " "Found entity 15: ambilight_system_Nios2_cpu_nios2_oci_im" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "16 ambilight_system_Nios2_cpu_nios2_performance_monitors " "Found entity 16: ambilight_system_Nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "17 ambilight_system_Nios2_cpu_nios2_avalon_reg " "Found entity 17: ambilight_system_Nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "18 ambilight_system_Nios2_cpu_ociram_sp_ram_module " "Found entity 18: ambilight_system_Nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "19 ambilight_system_Nios2_cpu_nios2_ocimem " "Found entity 19: ambilight_system_Nios2_cpu_nios2_ocimem" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "20 ambilight_system_Nios2_cpu_nios2_oci " "Found entity 20: ambilight_system_Nios2_cpu_nios2_oci" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""} { "Info" "ISGN_ENTITY_NAME" "21 ambilight_system_Nios2_cpu " "Found entity 21: ambilight_system_Nios2_cpu" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2_cpu_debug_slave_sysclk " "Found entity 1: ambilight_system_Nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2_cpu_debug_slave_tck " "Found entity 1: ambilight_system_Nios2_cpu_debug_slave_tck" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_tck.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2_cpu_debug_slave_wrapper " "Found entity 1: ambilight_system_Nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_Nios2_cpu_test_bench " "Found entity 1: ambilight_system_Nios2_cpu_test_bench" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_test_bench.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_SDRAM_input_efifo_module " "Found entity 1: ambilight_system_SDRAM_input_efifo_module" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097652 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_SDRAM " "Found entity 2: ambilight_system_SDRAM" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ambilight_system_sdram_test_component.v(238) " "Verilog HDL warning at ambilight_system_sdram_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589375097658 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ambilight_system_sdram_test_component.v(239) " "Verilog HDL warning at ambilight_system_sdram_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589375097658 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ambilight_system_sdram_test_component.v(240) " "Verilog HDL warning at ambilight_system_sdram_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589375097659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ambilight_system_sdram_test_component.v(241) " "Verilog HDL warning at ambilight_system_sdram_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589375097659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_SDRAM_test_component_ram_module " "Found entity 1: ambilight_system_SDRAM_test_component_ram_module" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097659 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_SDRAM_test_component " "Found entity 2: ambilight_system_SDRAM_test_component" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_SysID " "Found entity 1: ambilight_system_SysID" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sysid.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_System_PLL " "Found entity 1: ambilight_system_System_PLL" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_irq_mapper " "Found entity 1: ambilight_system_irq_mapper" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_irq_mapper.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0 " "Found entity 1: ambilight_system_mm_interconnect_0" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ambilight_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_demux " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_mux " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: ambilight_system_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097751 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router " "Found entity 2: ambilight_system_mm_interconnect_0_router" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097758 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_001 " "Found entity 2: ambilight_system_mm_interconnect_0_router_001" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097765 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_002 " "Found entity 2: ambilight_system_mm_interconnect_0_router_002" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097768 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_003 " "Found entity 2: ambilight_system_mm_interconnect_0_router_003" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097770 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_005 " "Found entity 2: ambilight_system_mm_interconnect_0_router_005" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ambilight_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ambilight_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at ambilight_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589375097772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: ambilight_system_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097772 ""} { "Info" "ISGN_ENTITY_NAME" "2 ambilight_system_mm_interconnect_0_router_006 " "Found entity 2: ambilight_system_mm_interconnect_0_router_006" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: ambilight_system_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_rsp_mux " "Found entity 1: ambilight_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ambilight_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ambilight_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ambilight_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375097803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375097803 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ambilight_system_sdram.v(318) " "Verilog HDL or VHDL warning at ambilight_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1589375097830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ambilight_system_sdram.v(328) " "Verilog HDL or VHDL warning at ambilight_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1589375097830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ambilight_system_sdram.v(338) " "Verilog HDL or VHDL warning at ambilight_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1589375097830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ambilight_system_sdram.v(682) " "Verilog HDL or VHDL warning at ambilight_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1589375097832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ambilight_custom_top " "Elaborating entity \"Ambilight_custom_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589375097921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system ambilight_system:amb " "Elaborating entity \"ambilight_system\" for hierarchy \"ambilight_system:amb\"" {  } { { "Ambilight_custom_top.vhd" "amb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375097940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Interval_Timer ambilight_system:amb\|ambilight_system_Interval_Timer:interval_timer " "Elaborating entity \"ambilight_system_Interval_Timer\" for hierarchy \"ambilight_system:amb\|ambilight_system_Interval_Timer:interval_timer\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "interval_timer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_UART ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart " "Elaborating entity \"ambilight_system_JTAG_UART\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "jtag_uart" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_UART_scfifo_w ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w " "Elaborating entity \"ambilight_system_JTAG_UART_scfifo_w\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "the_ambilight_system_JTAG_UART_scfifo_w" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "wfifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098254 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375098254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375098295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375098295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375098314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375098314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375098331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375098331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375098378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375098378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375098437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375098437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375098485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375098485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_w:the_ambilight_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_UART_scfifo_r ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_r:the_ambilight_system_JTAG_UART_scfifo_r " "Elaborating entity \"ambilight_system_JTAG_UART_scfifo_r\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|ambilight_system_JTAG_UART_scfifo_r:the_ambilight_system_JTAG_UART_scfifo_r\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "the_ambilight_system_JTAG_UART_scfifo_r" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "ambilight_system_JTAG_UART_alt_jtag_atlantic" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098809 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375098809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098864 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:ambilight_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_to_FPGA_Bridge ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"ambilight_system_JTAG_to_FPGA_Bridge\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "jtag_to_fpga_bridge" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375098995 ""}  } { { "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375098995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375098997 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375099363 ""}  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375099363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375099446 ""}  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375099446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_to_FPGA_Bridge_timing_adt ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"ambilight_system_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "timing_adt" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ambilight_system_jtag_to_fpga_bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at ambilight_system_jtag_to_fpga_bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589375099559 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|ambilight_system_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "fifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "b2p" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "p2b" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "transacto" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "b2p_adapter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589375099701 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589375099702 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|ambilight_system_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|ambilight_system_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "p2b_adapter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" "rst_controller" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_to_fpga_bridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ambilight_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ambilight_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2 ambilight_system:amb\|ambilight_system_Nios2:nios2 " "Elaborating entity \"ambilight_system_Nios2\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "nios2" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu " "Elaborating entity \"ambilight_system_Nios2_cpu\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2.v" "cpu" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_test_bench ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_test_bench:the_ambilight_system_Nios2_cpu_test_bench " "Elaborating entity \"ambilight_system_Nios2_cpu_test_bench\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_test_bench:the_ambilight_system_Nios2_cpu_test_bench\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_test_bench" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_register_bank_a_module ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a " "Elaborating entity \"ambilight_system_Nios2_cpu_register_bank_a_module\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "ambilight_system_Nios2_cpu_register_bank_a" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375099937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_altsyncram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100028 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375100028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375100075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375100075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_a_module:ambilight_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_register_bank_b_module ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_b_module:ambilight_system_Nios2_cpu_register_bank_b " "Elaborating entity \"ambilight_system_Nios2_cpu_register_bank_b_module\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_register_bank_b_module:ambilight_system_Nios2_cpu_register_bank_b\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "ambilight_system_Nios2_cpu_register_bank_b" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_debug ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_debug\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_debug" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_altera_std_synchronizer" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100190 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375100190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_break ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_break:the_ambilight_system_Nios2_cpu_nios2_oci_break " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_break\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_break:the_ambilight_system_Nios2_cpu_nios2_oci_break\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_break" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_xbrk ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_xbrk:the_ambilight_system_Nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_xbrk\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_xbrk:the_ambilight_system_Nios2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_xbrk" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_dbrk ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dbrk:the_ambilight_system_Nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_dbrk\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dbrk:the_ambilight_system_Nios2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_dbrk" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_itrace ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_itrace:the_ambilight_system_Nios2_cpu_nios2_oci_itrace " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_itrace\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_itrace:the_ambilight_system_Nios2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_itrace" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_dtrace ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dtrace:the_ambilight_system_Nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_dtrace\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dtrace:the_ambilight_system_Nios2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_dtrace" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_td_mode ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dtrace:the_ambilight_system_Nios2_cpu_nios2_oci_dtrace\|ambilight_system_Nios2_cpu_nios2_oci_td_mode:ambilight_system_Nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_td_mode\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_dtrace:the_ambilight_system_Nios2_cpu_nios2_oci_dtrace\|ambilight_system_Nios2_cpu_nios2_oci_td_mode:ambilight_system_Nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "ambilight_system_Nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_fifo ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_fifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_fifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_fifo:the_ambilight_system_Nios2_cpu_nios2_oci_fifo\|ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_pib ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_pib:the_ambilight_system_Nios2_cpu_nios2_oci_pib " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_pib\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_pib:the_ambilight_system_Nios2_cpu_nios2_oci_pib\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_pib" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_oci_im ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_im:the_ambilight_system_Nios2_cpu_nios2_oci_im " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_oci_im\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_im:the_ambilight_system_Nios2_cpu_nios2_oci_im\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_oci_im" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_avalon_reg ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_avalon_reg:the_ambilight_system_Nios2_cpu_nios2_avalon_reg " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_avalon_reg\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_avalon_reg:the_ambilight_system_Nios2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_avalon_reg" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_nios2_ocimem ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem " "Elaborating entity \"ambilight_system_Nios2_cpu_nios2_ocimem\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_nios2_ocimem" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_ociram_sp_ram_module ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram " "Elaborating entity \"ambilight_system_Nios2_cpu_ociram_sp_ram_module\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "ambilight_system_Nios2_cpu_ociram_sp_ram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_altsyncram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100581 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375100581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375100625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375100625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_ocimem:the_ambilight_system_Nios2_cpu_nios2_ocimem\|ambilight_system_Nios2_cpu_ociram_sp_ram_module:ambilight_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_debug_slave_wrapper ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper " "Elaborating entity \"ambilight_system_Nios2_cpu_debug_slave_wrapper\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "the_ambilight_system_Nios2_cpu_debug_slave_wrapper" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_debug_slave_tck ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|ambilight_system_Nios2_cpu_debug_slave_tck:the_ambilight_system_Nios2_cpu_debug_slave_tck " "Elaborating entity \"ambilight_system_Nios2_cpu_debug_slave_tck\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|ambilight_system_Nios2_cpu_debug_slave_tck:the_ambilight_system_Nios2_cpu_debug_slave_tck\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "the_ambilight_system_Nios2_cpu_debug_slave_tck" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_Nios2_cpu_debug_slave_sysclk ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|ambilight_system_Nios2_cpu_debug_slave_sysclk:the_ambilight_system_Nios2_cpu_debug_slave_sysclk " "Elaborating entity \"ambilight_system_Nios2_cpu_debug_slave_sysclk\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|ambilight_system_Nios2_cpu_debug_slave_sysclk:the_ambilight_system_Nios2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "the_ambilight_system_Nios2_cpu_debug_slave_sysclk" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "ambilight_system_Nios2_cpu_debug_slave_phy" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375100826 ""}  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375100826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100828 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_debug_slave_wrapper:the_ambilight_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ambilight_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_SDRAM ambilight_system:amb\|ambilight_system_SDRAM:sdram " "Elaborating entity \"ambilight_system_SDRAM\" for hierarchy \"ambilight_system:amb\|ambilight_system_SDRAM:sdram\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "sdram" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_SDRAM_input_efifo_module ambilight_system:amb\|ambilight_system_SDRAM:sdram\|ambilight_system_SDRAM_input_efifo_module:the_ambilight_system_SDRAM_input_efifo_module " "Elaborating entity \"ambilight_system_SDRAM_input_efifo_module\" for hierarchy \"ambilight_system:amb\|ambilight_system_SDRAM:sdram\|ambilight_system_SDRAM_input_efifo_module:the_ambilight_system_SDRAM_input_efifo_module\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "the_ambilight_system_SDRAM_input_efifo_module" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_SysID ambilight_system:amb\|ambilight_system_SysID:sysid " "Elaborating entity \"ambilight_system_SysID\" for hierarchy \"ambilight_system:amb\|ambilight_system_SysID:sysid\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "sysid" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_System_PLL ambilight_system:amb\|ambilight_system_System_PLL:system_pll " "Elaborating entity \"ambilight_system_System_PLL\" for hierarchy \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "system_pll" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375100998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" "sys_pll" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375101081 ""}  } { { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375101081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375101127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375101127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" "reset_from_locked" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ambilight_system_mm_interconnect_0\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "mm_interconnect_0" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router:router " "Elaborating entity \"ambilight_system_mm_interconnect_0_router\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router:router\|ambilight_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router:router\|ambilight_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_001 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_001\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_001" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_001_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_001:router_001\|ambilight_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_001:router_001\|ambilight_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_001.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_002 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_002\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_002" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_002_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_002:router_002\|ambilight_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_002:router_002\|ambilight_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_003 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_003\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_003" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375101980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_003_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_003:router_003\|ambilight_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_003:router_003\|ambilight_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_005 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_005\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_005" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_005_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_005:router_005\|ambilight_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_005:router_005\|ambilight_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_006 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_006\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "router_006" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_router_006_default_decode ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_006:router_006\|ambilight_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"ambilight_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_router_006:router_006\|ambilight_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_demux ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_demux\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_demux_001 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_demux_002 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_mux ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_mux\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_cmd_mux_003 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"ambilight_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_cmd_mux_003.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_rsp_demux_003 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"ambilight_system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_rsp_mux ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ambilight_system_mm_interconnect_0_rsp_mux\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_rsp_mux_001 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ambilight_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_rsp_mux_002 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"ambilight_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_avalon_st_adapter ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ambilight_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0.v" 2533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ambilight_system:amb\|ambilight_system_mm_interconnect_0:mm_interconnect_0\|ambilight_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ambilight_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambilight_system_irq_mapper ambilight_system:amb\|ambilight_system_irq_mapper:irq_mapper " "Elaborating entity \"ambilight_system_irq_mapper\" for hierarchy \"ambilight_system:amb\|ambilight_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "irq_mapper" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ambilight_system:amb\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ambilight_system:amb\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "rst_controller" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ambilight_system:amb\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ambilight_system:amb\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/ambilight_system/ambilight_system.v" "rst_controller_001" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375102548 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1589375103411 "|Ambilight_custom_top|ambilight_system:amb|ambilight_system_System_PLL:system_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1589375103824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.13.15:05:07 Progress: Loading sld4998ba0a/alt_sld_fab_wrapper_hw.tcl " "2020.05.13.15:05:07 Progress: Loading sld4998ba0a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375107630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375110431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375110641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375113379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375113542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375113702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375113897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375113903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375113904 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1589375114598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4998ba0a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4998ba0a/alt_sld_fab.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375114827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375114827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375114948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375114948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375114951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375114951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375115026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375115026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375115149 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375115149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375115149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/sld4998ba0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375115241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375115241 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589375119540 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589375119540 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589375119540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375119582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589375119582 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589375119582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589375119630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375119630 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589375120102 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589375120225 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589375120225 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1589375120225 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 442 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 356 -1 0 } } { "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2878 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 352 -1 0 } } { "db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_jtag_uart.v" 398 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 2099 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" 176 -1 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_interval_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589375120258 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589375120259 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589375121697 "|Ambilight_custom_top|dram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589375121697 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589375124035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/kbs2/KBS2/kbs2/Ambilight/output_files/Ambilight_custom.map.smsg " "Generated suppressed messages file D:/kbs2/KBS2/kbs2/Ambilight/output_files/Ambilight_custom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375124540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589375125745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589375125745 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/ambilight_system/submodules/altera_up_altpll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_system_pll.v" 35 0 0 } } { "db/ip/ambilight_system/ambilight_system.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/ambilight_system.v" 187 0 0 } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 42 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1589375125908 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589375126112 "|Ambilight_custom_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589375126112 "|Ambilight_custom_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589375126112 "|Ambilight_custom_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589375126112 "|Ambilight_custom_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589375126112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3936 " "Implemented 3936 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589375126112 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589375126112 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1589375126112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3746 " "Implemented 3746 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589375126112 ""} { "Info" "ICUT_CUT_TM_RAMS" "120 " "Implemented 120 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589375126112 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1589375126112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589375126112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589375126208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 15:05:26 2020 " "Processing ended: Wed May 13 15:05:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589375126208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589375126208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589375126208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589375126208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589375127466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589375127472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 15:05:27 2020 " "Processing started: Wed May 13 15:05:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589375127472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589375127472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ambilight_custom -c Ambilight_custom " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Ambilight_custom -c Ambilight_custom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589375127473 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589375127582 ""}
{ "Info" "0" "" "Project  = Ambilight_custom" {  } {  } 0 0 "Project  = Ambilight_custom" 0 0 "Fitter" 0 0 1589375127583 ""}
{ "Info" "0" "" "Revision = Ambilight_custom" {  } {  } 0 0 "Revision = Ambilight_custom" 0 0 "Fitter" 0 0 1589375127583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589375127734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589375127734 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ambilight_custom EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Ambilight_custom\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589375127765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589375127820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589375127820 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 1174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589375127885 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 1175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589375127885 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 1174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1589375127885 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589375128188 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589375128195 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375128521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375128521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375128521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375128521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375128521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375128521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375128521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375128521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589375128521 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589375128521 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 9763 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589375128534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 9765 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589375128534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 9767 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589375128534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 9769 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589375128534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 9771 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589375128534 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589375128534 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589375128539 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589375129223 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589375130690 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1589375130690 ""}
{ "Info" "ISTA_SDC_FOUND" "ambilight.sdc " "Reading SDC File: 'ambilight.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589375130733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1589375130734 ""}
{ "Error" "ESTA_TCL_ERROR_INFO" "Following required options are missing: -clock\n---------------------------------------------------------------------------\n\nUsage: set_input_delay \[-h\] \[-help\] \[-long_help\] \[-add_delay\] \[-blackbox\] -clock <name> \[-clock_fall\] \[-fall\] \[-max\] \[-min\] \[-reference_pin <name>\] \[-rise\] \[-source_latency_included\] <delay> <targets>\n\n        -h: Quick usage\n        -help: Short help\n        -long_help: Long help with examples and possible return values\n\n        -add_delay: Create additional delay constraint instead of overriding previous constraints\n        -blackbox: Create an assignment for a partition boundary port causing it to be treated as a port\n        -clock <name>: Clock name\n        -clock_fall: Specifies that input delay is relative to the falling edge of the clock\n        -fall: Specifies the falling input delay at the port\n        -max: Applies value as maximum data arrival time\n        -min: Applies value as minimum data arrival time\n        -reference_pin <name>: Specifies a port in the design to which the input delay is relative\n        -rise: Specifies the rising input delay at the port\n        -source_latency_included: Specifies that input delay includes added source latency\n        <delay>: Time value\n        <targets>: List of input port type objects\n\n---------------------------------------------------------------------------\n\n    while executing\n\"set_input_delay 1 \[all_inputs\]\"\n    (file \"ambilight.sdc\" line 5) " "Following required options are missing: -clock\n---------------------------------------------------------------------------\n\nUsage: set_input_delay \[-h\] \[-help\] \[-long_help\] \[-add_delay\] \[-blackbox\] -clock <name> \[-clock_fall\] \[-fall\] \[-max\] \[-min\] \[-reference_pin <name>\] \[-rise\] \[-source_latency_included\] <delay> <targets>\n\n        -h: Quick usage\n        -help: Short help\n        -long_help: Long help with examples and possible return values\n\n        -add_delay: Create additional delay constraint instead of overriding previous constraints\n        -blackbox: Create an assignment for a partition boundary port causing it to be treated as a port\n        -clock <name>: Clock name\n        -clock_fall: Specifies that input delay is relative to the falling edge of the clock\n        -fall: Specifies the falling input delay at the port\n        -max: Applies value as maximum data arrival time\n        -min: Applies value as minimum data arrival time\n        -reference_pin <name>: Specifies a port in the design to which the input delay is relative\n        -rise: Specifies the rising input delay at the port\n        -source_latency_included: Specifies that input delay includes added source latency\n        <delay>: Time value\n        <targets>: List of input port type objects\n\n---------------------------------------------------------------------------\n\n    while executing\n\"set_input_delay 1 \[all_inputs\]\"\n    (file \"ambilight.sdc\" line 5)" {  } {  } 0 332000 "%1!s!" 0 0 "Fitter" 0 -1 1589375130735 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1589375130735 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1589375130799 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589375130801 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: amb\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589375130801 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1589375130801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589375131151 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 1174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589375131151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node ambilight_system:amb\|ambilight_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589375131151 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 1174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589375131151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589375131151 ""}  } { { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 9152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589375131151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ambilight_system:amb\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ambilight_system:amb\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589375131151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_rnw~4 " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_rnw~4" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 4712 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589375131151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_cs_n~0 " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_cs_n~0" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 4782 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589375131151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_cs_n~1 " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|active_cs_n~1" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 4783 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589375131151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[0\] " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[0\]" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 1429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589375131151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[2\] " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[2\]" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 1427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589375131151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[1\] " "Destination node ambilight_system:amb\|ambilight_system_SDRAM:sdram\|i_refs\[1\]" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_sdram.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 1428 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589375131151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|W_rf_wren " "Destination node ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|W_rf_wren" {  } { { "db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/ambilight_system_nios2_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 2822 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589375131151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node ambilight_system:amb\|ambilight_system_Nios2:nios2\|ambilight_system_Nios2_cpu:cpu\|ambilight_system_Nios2_cpu_nios2_oci:the_ambilight_system_Nios2_cpu_nios2_oci\|ambilight_system_Nios2_cpu_nios2_oci_debug:the_ambilight_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 7396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589375131151 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589375131151 ""}  } { { "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 3837 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589375131151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589375131152 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ambilight_system:amb\|ambilight_system_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 4084 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589375131152 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589375131152 ""}  } { { "db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/db/ip/ambilight_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 2906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589375131152 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589375131762 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1589375134069 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1589375134084 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "35 Cyclone IV E " "35 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[0\] 3.3-V LVTTL W3 " "Pin dram_dq\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[0\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[1\] 3.3-V LVTTL W2 " "Pin dram_dq\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[1\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[2\] 3.3-V LVTTL V4 " "Pin dram_dq\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[2\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[3\] 3.3-V LVTTL W1 " "Pin dram_dq\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[3\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[4\] 3.3-V LVTTL V3 " "Pin dram_dq\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[4\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[5\] 3.3-V LVTTL V2 " "Pin dram_dq\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[5\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[6\] 3.3-V LVTTL V1 " "Pin dram_dq\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[6\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[7\] 3.3-V LVTTL U3 " "Pin dram_dq\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[7\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[8\] 3.3-V LVTTL Y3 " "Pin dram_dq\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[8\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[9\] 3.3-V LVTTL Y4 " "Pin dram_dq\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[9\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 236 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[10\] 3.3-V LVTTL AB1 " "Pin dram_dq\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[10\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[11\] 3.3-V LVTTL AA3 " "Pin dram_dq\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[11\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[12\] 3.3-V LVTTL AB2 " "Pin dram_dq\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[12\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[13\] 3.3-V LVTTL AC1 " "Pin dram_dq\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[13\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[14\] 3.3-V LVTTL AB3 " "Pin dram_dq\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[14\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[15\] 3.3-V LVTTL AC2 " "Pin dram_dq\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[15\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[16\] 3.3-V LVTTL M8 " "Pin dram_dq\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[16\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 243 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[17\] 3.3-V LVTTL L8 " "Pin dram_dq\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[17\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[18\] 3.3-V LVTTL P2 " "Pin dram_dq\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[18\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[19\] 3.3-V LVTTL N3 " "Pin dram_dq\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[19\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[20\] 3.3-V LVTTL N4 " "Pin dram_dq\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[20\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[21\] 3.3-V LVTTL M4 " "Pin dram_dq\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[21\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[22\] 3.3-V LVTTL M7 " "Pin dram_dq\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[22\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[23\] 3.3-V LVTTL L7 " "Pin dram_dq\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[23\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[24\] 3.3-V LVTTL U5 " "Pin dram_dq\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[24\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[25\] 3.3-V LVTTL R7 " "Pin dram_dq\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[25\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[26\] 3.3-V LVTTL R1 " "Pin dram_dq\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[26\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[27\] 3.3-V LVTTL R2 " "Pin dram_dq\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[27\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[28\] 3.3-V LVTTL R3 " "Pin dram_dq\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[28\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[29\] 3.3-V LVTTL T3 " "Pin dram_dq\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[29\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[30\] 3.3-V LVTTL U4 " "Pin dram_dq\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[30\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[31\] 3.3-V LVTTL U1 " "Pin dram_dq\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dram_dq[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[31\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589375134087 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1589375134087 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589375134089 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Ambilight_custom_top.vhd" "" { Text "D:/kbs2/KBS2/kbs2/Ambilight/Ambilight_custom_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/kbs2/KBS2/kbs2/Ambilight/" { { 0 { 0 ""} 0 207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589375134089 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1589375134089 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 10 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5296 " "Peak virtual memory: 5296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589375134493 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 13 15:05:34 2020 " "Processing ended: Wed May 13 15:05:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589375134493 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589375134493 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589375134493 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589375134493 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 31 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 31 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589375135178 ""}
