<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3193" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3193{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3193{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3193{left:619px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3193{left:70px;bottom:507px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#t5_3193{left:70px;bottom:490px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t6_3193{left:70px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t7_3193{left:70px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3193{left:70px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3193{left:70px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#ta_3193{left:70px;bottom:406px;letter-spacing:-0.13px;}
#tb_3193{left:70px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tc_3193{left:70px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#td_3193{left:70px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3193{left:70px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_3193{left:70px;bottom:307px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tg_3193{left:70px;bottom:290px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_3193{left:70px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#ti_3193{left:70px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_3193{left:70px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_3193{left:70px;bottom:181px;letter-spacing:0.12px;}
#tl_3193{left:152px;bottom:181px;letter-spacing:0.16px;word-spacing:0.01px;}
#tm_3193{left:70px;bottom:157px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#tn_3193{left:70px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_3193{left:76px;bottom:1024px;letter-spacing:-0.16px;}
#tp_3193{left:134px;bottom:1024px;}
#tq_3193{left:217px;bottom:1024px;letter-spacing:-0.11px;}
#tr_3193{left:536px;bottom:1024px;letter-spacing:-0.19px;}
#ts_3193{left:76px;bottom:999px;letter-spacing:-0.12px;}
#tt_3193{left:134px;bottom:999px;letter-spacing:-0.16px;}
#tu_3193{left:217px;bottom:999px;letter-spacing:-0.11px;}
#tv_3193{left:217px;bottom:982px;letter-spacing:-0.11px;}
#tw_3193{left:442px;bottom:999px;letter-spacing:-0.12px;}
#tx_3193{left:536px;bottom:999px;letter-spacing:-0.19px;}
#ty_3193{left:599px;bottom:999px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_3193{left:600px;bottom:982px;letter-spacing:-0.12px;}
#t10_3193{left:76px;bottom:958px;letter-spacing:-0.15px;}
#t11_3193{left:134px;bottom:958px;letter-spacing:-0.15px;}
#t12_3193{left:217px;bottom:958px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t13_3193{left:442px;bottom:958px;letter-spacing:-0.1px;}
#t14_3193{left:536px;bottom:958px;letter-spacing:-0.1px;}
#t15_3193{left:536px;bottom:941px;letter-spacing:-0.11px;}
#t16_3193{left:600px;bottom:958px;letter-spacing:-0.12px;}
#t17_3193{left:780px;bottom:965px;}
#t18_3193{left:76px;bottom:917px;letter-spacing:-0.17px;}
#t19_3193{left:134px;bottom:917px;letter-spacing:-0.15px;}
#t1a_3193{left:217px;bottom:917px;letter-spacing:-0.13px;}
#t1b_3193{left:442px;bottom:917px;letter-spacing:-0.12px;}
#t1c_3193{left:536px;bottom:917px;letter-spacing:-0.17px;}
#t1d_3193{left:599px;bottom:917px;letter-spacing:-0.11px;}
#t1e_3193{left:600px;bottom:900px;letter-spacing:-0.13px;}
#t1f_3193{left:665px;bottom:906px;}
#t1g_3193{left:76px;bottom:875px;letter-spacing:-0.12px;}
#t1h_3193{left:134px;bottom:875px;letter-spacing:-0.16px;}
#t1i_3193{left:217px;bottom:875px;letter-spacing:-0.12px;}
#t1j_3193{left:442px;bottom:875px;letter-spacing:-0.11px;}
#t1k_3193{left:536px;bottom:875px;letter-spacing:-0.19px;}
#t1l_3193{left:599px;bottom:875px;letter-spacing:-0.11px;}
#t1m_3193{left:600px;bottom:859px;letter-spacing:-0.12px;}
#t1n_3193{left:668px;bottom:865px;}
#t1o_3193{left:76px;bottom:834px;letter-spacing:-0.12px;}
#t1p_3193{left:134px;bottom:834px;letter-spacing:-0.15px;}
#t1q_3193{left:217px;bottom:834px;letter-spacing:-0.11px;}
#t1r_3193{left:442px;bottom:834px;letter-spacing:-0.11px;}
#t1s_3193{left:536px;bottom:834px;letter-spacing:-0.19px;}
#t1t_3193{left:600px;bottom:834px;letter-spacing:-0.11px;}
#t1u_3193{left:682px;bottom:841px;}
#t1v_3193{left:76px;bottom:810px;letter-spacing:-0.13px;}
#t1w_3193{left:134px;bottom:810px;letter-spacing:-0.13px;}
#t1x_3193{left:217px;bottom:810px;letter-spacing:-0.11px;}
#t1y_3193{left:442px;bottom:810px;letter-spacing:-0.1px;}
#t1z_3193{left:536px;bottom:810px;letter-spacing:-0.12px;}
#t20_3193{left:600px;bottom:810px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_3193{left:600px;bottom:793px;letter-spacing:-0.11px;}
#t22_3193{left:600px;bottom:776px;letter-spacing:-0.11px;}
#t23_3193{left:600px;bottom:759px;letter-spacing:-0.12px;}
#t24_3193{left:600px;bottom:742px;letter-spacing:-0.12px;}
#t25_3193{left:600px;bottom:726px;letter-spacing:-0.1px;}
#t26_3193{left:76px;bottom:701px;letter-spacing:-0.12px;}
#t27_3193{left:134px;bottom:701px;}
#t28_3193{left:217px;bottom:701px;letter-spacing:-0.11px;}
#t29_3193{left:76px;bottom:677px;letter-spacing:-0.14px;}
#t2a_3193{left:134px;bottom:677px;}
#t2b_3193{left:217px;bottom:677px;letter-spacing:-0.11px;}
#t2c_3193{left:217px;bottom:660px;letter-spacing:-0.12px;}
#t2d_3193{left:442px;bottom:677px;letter-spacing:-0.11px;}
#t2e_3193{left:600px;bottom:677px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2f_3193{left:746px;bottom:677px;}
#t2g_3193{left:757px;bottom:677px;letter-spacing:-0.11px;}
#t2h_3193{left:76px;bottom:635px;letter-spacing:-0.14px;}
#t2i_3193{left:76px;bottom:616px;letter-spacing:-0.11px;}
#t2j_3193{left:76px;bottom:596px;letter-spacing:-0.11px;}
#t2k_3193{left:76px;bottom:576px;letter-spacing:-0.12px;}
#t2l_3193{left:76px;bottom:556px;letter-spacing:-0.11px;}
#t2m_3193{left:76px;bottom:536px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2n_3193{left:247px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2o_3193{left:323px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2p_3193{left:623px;bottom:1086px;letter-spacing:0.12px;}
#t2q_3193{left:76px;bottom:1063px;letter-spacing:-0.13px;}
#t2r_3193{left:134px;bottom:1063px;letter-spacing:-0.15px;}
#t2s_3193{left:217px;bottom:1063px;letter-spacing:-0.12px;}
#t2t_3193{left:442px;bottom:1063px;letter-spacing:-0.14px;}
#t2u_3193{left:536px;bottom:1063px;letter-spacing:-0.11px;}
#t2v_3193{left:536px;bottom:1048px;letter-spacing:-0.16px;}
#t2w_3193{left:600px;bottom:1063px;letter-spacing:-0.14px;}

.s1_3193{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3193{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3193{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3193{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3193{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3193{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3193{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s8_3193{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3193{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3193{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3193" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3193Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3193" style="-webkit-user-select: none;"><object width="935" height="1210" data="3193/3193.svg" type="image/svg+xml" id="pdf3193" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3193" class="t s1_3193">Vol. 3A </span><span id="t2_3193" class="t s1_3193">6-3 </span>
<span id="t3_3193" class="t s2_3193">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3193" class="t s3_3193">The processor’s local APIC is normally connected to a system-based I/O APIC. Here, external interrupts received at </span>
<span id="t5_3193" class="t s3_3193">the I/O APIC’s pins can be directed to the local APIC through the system bus (Pentium 4, Intel Core Duo, Intel Core </span>
<span id="t6_3193" class="t s3_3193">2, Intel Atom, and Intel Xeon processors) or the APIC serial bus (P6 family and Pentium processors). The I/O APIC </span>
<span id="t7_3193" class="t s3_3193">determines the vector number of the interrupt and sends this number to the local APIC. When a system contains </span>
<span id="t8_3193" class="t s3_3193">multiple processors, processors can also send interrupts to one another by means of the system bus (Pentium 4, </span>
<span id="t9_3193" class="t s3_3193">Intel Core Duo, Intel Core 2, Intel Atom, and Intel Xeon processors) or the APIC serial bus (P6 family and Pentium </span>
<span id="ta_3193" class="t s3_3193">processors). </span>
<span id="tb_3193" class="t s3_3193">The LINT[1:0] pins are not available on the Intel486 processor and earlier Pentium processors that do not contain </span>
<span id="tc_3193" class="t s3_3193">an on-chip local APIC. These processors have dedicated NMI and INTR pins. With these processors, external inter- </span>
<span id="td_3193" class="t s3_3193">rupts are typically generated by a system-based interrupt controller (8259A), with the interrupts being signaled </span>
<span id="te_3193" class="t s3_3193">through the INTR pin. </span>
<span id="tf_3193" class="t s3_3193">Note that several other pins on the processor can cause a processor interrupt to occur. However, these interrupts </span>
<span id="tg_3193" class="t s3_3193">are not handled by the interrupt and exception mechanism described in this chapter. These pins include the </span>
<span id="th_3193" class="t s3_3193">RESET#, FLUSH#, STPCLK#, SMI#, R/S#, and INIT# pins. Whether they are included on a particular processor is </span>
<span id="ti_3193" class="t s3_3193">implementation dependent. Pin functions are described in the data books for the individual processors. The SMI# </span>
<span id="tj_3193" class="t s3_3193">pin is described in Chapter 32, “System Management Mode.” </span>
<span id="tk_3193" class="t s4_3193">6.3.2 </span><span id="tl_3193" class="t s4_3193">Maskable Hardware Interrupts </span>
<span id="tm_3193" class="t s3_3193">Any external interrupt that is delivered to the processor by means of the INTR pin or through the local APIC is called </span>
<span id="tn_3193" class="t s3_3193">a maskable hardware interrupt. Maskable hardware interrupts that can be delivered through the INTR pin include </span>
<span id="to_3193" class="t s5_3193">15 </span><span id="tp_3193" class="t s5_3193">— </span><span id="tq_3193" class="t s5_3193">(Intel reserved. Do not use.) </span><span id="tr_3193" class="t s5_3193">No </span>
<span id="ts_3193" class="t s5_3193">16 </span><span id="tt_3193" class="t s5_3193">#MF </span><span id="tu_3193" class="t s5_3193">x87 FPU Floating-Point Error (Math </span>
<span id="tv_3193" class="t s5_3193">Fault) </span>
<span id="tw_3193" class="t s5_3193">Fault </span><span id="tx_3193" class="t s5_3193">No </span><span id="ty_3193" class="t s5_3193">x87 FPU floating-point or WAIT/FWAIT </span>
<span id="tz_3193" class="t s5_3193">instruction. </span>
<span id="t10_3193" class="t s5_3193">17 </span><span id="t11_3193" class="t s5_3193">#AC </span><span id="t12_3193" class="t s5_3193">Alignment Check </span><span id="t13_3193" class="t s5_3193">Fault </span><span id="t14_3193" class="t s5_3193">Yes </span>
<span id="t15_3193" class="t s5_3193">(Zero) </span>
<span id="t16_3193" class="t s5_3193">Any data reference in memory. </span>
<span id="t17_3193" class="t s6_3193">2 </span>
<span id="t18_3193" class="t s5_3193">18 </span><span id="t19_3193" class="t s5_3193">#MC </span><span id="t1a_3193" class="t s5_3193">Machine Check </span><span id="t1b_3193" class="t s5_3193">Abort </span><span id="t1c_3193" class="t s5_3193">No </span><span id="t1d_3193" class="t s5_3193">Error codes (if any) and source are model </span>
<span id="t1e_3193" class="t s5_3193">dependent. </span>
<span id="t1f_3193" class="t s6_3193">3 </span>
<span id="t1g_3193" class="t s5_3193">19 </span><span id="t1h_3193" class="t s5_3193">#XM </span><span id="t1i_3193" class="t s5_3193">SIMD Floating-Point Exception </span><span id="t1j_3193" class="t s5_3193">Fault </span><span id="t1k_3193" class="t s5_3193">No </span><span id="t1l_3193" class="t s5_3193">SSE/SSE2/SSE3 floating-point </span>
<span id="t1m_3193" class="t s5_3193">instructions </span>
<span id="t1n_3193" class="t s6_3193">4 </span>
<span id="t1o_3193" class="t s5_3193">20 </span><span id="t1p_3193" class="t s5_3193">#VE </span><span id="t1q_3193" class="t s5_3193">Virtualization Exception </span><span id="t1r_3193" class="t s5_3193">Fault </span><span id="t1s_3193" class="t s5_3193">No </span><span id="t1t_3193" class="t s5_3193">EPT violations </span>
<span id="t1u_3193" class="t s6_3193">5 </span>
<span id="t1v_3193" class="t s5_3193">21 </span><span id="t1w_3193" class="t s5_3193">#CP </span><span id="t1x_3193" class="t s5_3193">Control Protection Exception </span><span id="t1y_3193" class="t s5_3193">Fault </span><span id="t1z_3193" class="t s5_3193">Yes </span><span id="t20_3193" class="t s5_3193">RET, IRET, RSTORSSP, and SETSSBSY </span>
<span id="t21_3193" class="t s5_3193">instructions can generate this exception. </span>
<span id="t22_3193" class="t s5_3193">When CET indirect branch tracking is </span>
<span id="t23_3193" class="t s5_3193">enabled, this exception can be generated </span>
<span id="t24_3193" class="t s5_3193">due to a missing ENDBRANCH instruction </span>
<span id="t25_3193" class="t s5_3193">at target of an indirect call or jump. </span>
<span id="t26_3193" class="t s5_3193">22-31 </span><span id="t27_3193" class="t s5_3193">— </span><span id="t28_3193" class="t s5_3193">Intel reserved. Do not use. </span>
<span id="t29_3193" class="t s5_3193">32-255 </span><span id="t2a_3193" class="t s5_3193">— </span><span id="t2b_3193" class="t s5_3193">User Defined (Non-reserved) </span>
<span id="t2c_3193" class="t s5_3193">Interrupts </span>
<span id="t2d_3193" class="t s5_3193">Interrupt </span><span id="t2e_3193" class="t s5_3193">External interrupt or INT </span><span id="t2f_3193" class="t s7_3193">n </span><span id="t2g_3193" class="t s5_3193">instruction. </span>
<span id="t2h_3193" class="t s8_3193">NOTES: </span>
<span id="t2i_3193" class="t s5_3193">1. Processors after the Intel386 processor do not generate this exception. </span>
<span id="t2j_3193" class="t s5_3193">2. This exception was introduced in the Intel486 processor. </span>
<span id="t2k_3193" class="t s5_3193">3. This exception was introduced in the Pentium processor and enhanced in the P6 family processors. </span>
<span id="t2l_3193" class="t s5_3193">4. This exception was introduced in the Pentium III processor. </span>
<span id="t2m_3193" class="t s5_3193">5. This exception can occur only on processors that support the 1-setting of the “EPT-violation #VE” VM-execution control. </span>
<span id="t2n_3193" class="t s9_3193">Table 6-1. </span><span id="t2o_3193" class="t s9_3193">Protected-Mode Exceptions and Interrupts </span><span id="t2p_3193" class="t s9_3193">(Contd.) </span>
<span id="t2q_3193" class="t sa_3193">Vector </span><span id="t2r_3193" class="t sa_3193">Mnemonic </span><span id="t2s_3193" class="t sa_3193">Description </span><span id="t2t_3193" class="t sa_3193">Type </span><span id="t2u_3193" class="t sa_3193">Error </span>
<span id="t2v_3193" class="t sa_3193">Code </span>
<span id="t2w_3193" class="t sa_3193">Source </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
