# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../miniproject_826.srcs/sim_1/new/sequence_detector_tb_826.vhd" \

# Do not sort compile order
nosort
