<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>ecan_example_nofifo.c - Illustrate CAN transmit, receive &mdash; Microcontrollers: From Assembly Language to C Using the PIC24 family, second edition 4-Jun-2013 documentation</title>
    
    <link rel="stylesheet" href="../_static/default.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../',
        VERSION:     '4-Jun-2013',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <link rel="top" title="Microcontrollers: From Assembly Language to C Using the PIC24 family, second edition 4-Jun-2013 documentation" href="../index.html" />
    <link rel="up" title="Textbook examples" href="../textbook_examples.html" />
    <link rel="next" title="ecan_example_fifo.c - Illustrate CAN transmit, receive" href="ecan_example_fifo.c.html" />
    <link rel="prev" title="dma_example.c - Uses DMA in ping-pong mode to capture data from the UART, write it to the 24LC515 EEPROM" href="dma_example.c.html" /> 
  </head>
  <body>
    <div class="related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="ecan_example_fifo.c.html" title="ecan_example_fifo.c - Illustrate CAN transmit, receive"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="dma_example.c.html" title="dma_example.c - Uses DMA in ping-pong mode to capture data from the UART, write it to the 24LC515 EEPROM"
             accesskey="P">previous</a> |</li>
        <li><a href="../contents.html">Microcontrollers: From Assembly Language to C Using the PIC24 family, second edition 4-Jun-2013 documentation</a> &raquo;</li>
          <li><a href="../textbook_examples.html" accesskey="U">Textbook examples</a> &raquo;</li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
          <div class="body">
            
  <div class="section" id="ecan-example-nofifo-c-illustrate-can-transmit-receive">
<h1>ecan_example_nofifo.c - Illustrate CAN transmit, receive<a class="headerlink" href="#ecan-example-nofifo-c-illustrate-can-transmit-receive" title="Permalink to this headline">Â¶</a></h1>
<p>Uses only one buffer for RX receive, and
uses a standard data frame.</p>
<div class="highlight-c"><div class="highlight"><pre>

<span class="cp">#include &quot;pic24_all.h&quot;</span>
<span class="cp">#include &lt;stdio.h&gt;</span>

<span class="c1">//minimum number of buffers, 1 for TX, 1 for RX</span>
<span class="cp">#define NUM_TX_BUFS  1   </span><span class="c1">//reserve 1 for TX</span>
<span class="cp">#define NUM_BUFS    2   </span><span class="c1">//make this a power of 2 for the alignment to work or enter alignment manually</span>

<span class="c1">//base message ID</span>
<span class="cp">#define MSG_ID 0x7A0    </span><span class="c1">//arbitrary choice for 11-bit messsage ID</span>

<span class="cp">#if defined(__PIC24H__) || defined (__dsPIC33F__)</span>
<span class="n">ECANMSG</span> <span class="n">msgBuf</span><span class="p">[</span><span class="n">NUM_BUFS</span><span class="p">]</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">space</span><span class="p">(</span><span class="n">dma</span><span class="p">),</span><span class="n">aligned</span><span class="p">(</span><span class="n">NUM_BUFS</span><span class="o">*</span><span class="mi">16</span><span class="p">)));</span>

<span class="c1">//configure DMA transmit buffer</span>
<span class="kt">void</span> <span class="nf">configDMA0</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span>
  <span class="n">DMACS0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">_DMA0IF</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">DMA0PAD</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">C1TXD</span><span class="p">;</span>
  <span class="n">DMA0REQ</span> <span class="o">=</span> <span class="n">DMA_IRQ_ECAN1TX</span><span class="p">;</span>
  <span class="n">DMA0STA</span> <span class="o">=</span> <span class="n">__builtin_dmaoffset</span><span class="p">(</span><span class="n">msgBuf</span><span class="p">);</span>
  <span class="n">DMA0CNT</span> <span class="o">=</span>   <span class="k">sizeof</span><span class="p">(</span><span class="n">ECANMSG</span><span class="p">)</span><span class="o">/</span><span class="mi">2</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>  <span class="c1">// == 7</span>
  <span class="n">DMA0CON</span> <span class="o">=</span>   <span class="c1">//configure and enable the module Module</span>
    <span class="p">(</span><span class="n">DMA_MODULE_ON</span> <span class="o">|</span>
     <span class="n">DMA_SIZE_WORD</span> <span class="o">|</span>
     <span class="n">DMA_DIR_WRITE_PERIPHERAL</span> <span class="o">|</span>
     <span class="n">DMA_INTERRUPT_FULL</span> <span class="o">|</span>
     <span class="n">DMA_NULLW_OFF</span> <span class="o">|</span>
     <span class="n">DMA_AMODE_PERIPHERAL_INDIRECT</span> <span class="o">|</span>
     <span class="n">DMA_MODE_CONTINUOUS</span><span class="p">);</span>
<span class="p">}</span>

<span class="c1">//configure DMA receive buffer</span>
<span class="kt">void</span> <span class="nf">configDMA1</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span>
  <span class="n">_DMA1IF</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">DMA1PAD</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">C1RXD</span><span class="p">;</span>
  <span class="n">DMA1REQ</span> <span class="o">=</span> <span class="n">DMA_IRQ_ECAN1RX</span><span class="p">;</span>
  <span class="n">DMA1STA</span> <span class="o">=</span> <span class="n">__builtin_dmaoffset</span><span class="p">(</span><span class="n">msgBuf</span><span class="p">);</span>
  <span class="n">DMA1CNT</span> <span class="o">=</span>  <span class="k">sizeof</span><span class="p">(</span><span class="n">ECANMSG</span><span class="p">)</span><span class="o">/</span><span class="mi">2</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>  <span class="c1">// == 7</span>
  <span class="n">DMA1CON</span> <span class="o">=</span>   <span class="c1">//configure and enable the module Module</span>
    <span class="p">(</span><span class="n">DMA_MODULE_ON</span> <span class="o">|</span>
     <span class="n">DMA_SIZE_WORD</span> <span class="o">|</span>
     <span class="n">DMA_DIR_READ_PERIPHERAL</span> <span class="o">|</span>
     <span class="n">DMA_INTERRUPT_FULL</span> <span class="o">|</span>
     <span class="n">DMA_NULLW_OFF</span> <span class="o">|</span>
     <span class="n">DMA_AMODE_PERIPHERAL_INDIRECT</span> <span class="o">|</span>
     <span class="n">DMA_MODE_CONTINUOUS</span><span class="p">);</span>

<span class="p">}</span>
<span class="cp">#elif defined(__dsPIC33E__)</span>

<span class="n">ECANMSG</span> <span class="n">msgBuf</span><span class="p">[</span><span class="n">NUM_BUFS</span><span class="p">]</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">space</span><span class="p">(</span><span class="n">xmemory</span><span class="p">),</span><span class="n">aligned</span><span class="p">(</span><span class="n">NUM_BUFS</span><span class="o">*</span><span class="mi">16</span><span class="p">)));</span>

<span class="c1">//configure DMA transmit buffer</span>
<span class="kt">void</span> <span class="nf">configDMA0</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span>
  <span class="n">DMAPWC</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="c1">// Reset the DMA Peripheral Write Collision Status Register</span>
  <span class="n">_DMA0IF</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">DMA0PAD</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">C1TXD</span><span class="p">;</span>
  <span class="n">DMA0REQ</span> <span class="o">=</span> <span class="n">DMA_IRQ_ECAN1TX</span><span class="p">;</span>
  <span class="n">DMA0STAL</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">msgBuf</span><span class="p">;</span>
  <span class="n">DMA0STAH</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">DMA0CNT</span> <span class="o">=</span>   <span class="k">sizeof</span><span class="p">(</span><span class="n">ECANMSG</span><span class="p">)</span><span class="o">/</span><span class="mi">2</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>  <span class="c1">// == 7</span>
  <span class="n">DMA0CON</span> <span class="o">=</span>   <span class="c1">//configure and enable the module Module</span>
    <span class="p">(</span><span class="n">DMA_MODULE_ON</span> <span class="o">|</span>
     <span class="n">DMA_SIZE_WORD</span> <span class="o">|</span>
     <span class="n">DMA_DIR_WRITE_PERIPHERAL</span> <span class="o">|</span>
     <span class="n">DMA_INTERRUPT_FULL</span> <span class="o">|</span>
     <span class="n">DMA_NULLW_OFF</span> <span class="o">|</span>
     <span class="n">DMA_AMODE_PERIPHERAL_INDIRECT</span> <span class="o">|</span>
     <span class="n">DMA_MODE_CONTINUOUS</span><span class="p">);</span>
<span class="p">}</span>

<span class="c1">//configure DMA receive buffer</span>
<span class="kt">void</span> <span class="nf">configDMA1</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span>
  <span class="n">_DMA1IF</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">DMA1PAD</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">C1RXD</span><span class="p">;</span>
  <span class="n">DMA1REQ</span> <span class="o">=</span> <span class="n">DMA_IRQ_ECAN1RX</span><span class="p">;</span>
  <span class="n">DMA1STAL</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">msgBuf</span><span class="p">;</span>
  <span class="n">DMA1STAH</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="n">DMA1CNT</span> <span class="o">=</span>  <span class="k">sizeof</span><span class="p">(</span><span class="n">ECANMSG</span><span class="p">)</span><span class="o">/</span><span class="mi">2</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>  <span class="c1">// == 7</span>
  <span class="n">DMA1CON</span> <span class="o">=</span>   <span class="c1">//configure and enable the module Module</span>
    <span class="p">(</span><span class="n">DMA_MODULE_ON</span> <span class="o">|</span>
     <span class="n">DMA_SIZE_WORD</span> <span class="o">|</span>
     <span class="n">DMA_DIR_READ_PERIPHERAL</span> <span class="o">|</span>
     <span class="n">DMA_INTERRUPT_FULL</span> <span class="o">|</span>
     <span class="n">DMA_NULLW_OFF</span> <span class="o">|</span>
     <span class="n">DMA_AMODE_PERIPHERAL_INDIRECT</span> <span class="o">|</span>
     <span class="n">DMA_MODE_CONTINUOUS</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#error &quot;Configure DMA for your chip here.&quot;</span>
<span class="cp">#endif</span>

<span class="cp">#define RX_BUFFER_ID  1</span>

<span class="kt">void</span> <span class="nf">configECAN1</span><span class="p">()</span> <span class="p">{</span>
  <span class="kt">uint8_t</span> <span class="n">u8_i</span><span class="p">;</span>
  <span class="n">CHANGE_MODE_ECAN1</span><span class="p">(</span><span class="n">ECAN_MODE_CONFIGURE</span><span class="p">);</span>
  <span class="n">configBaudECAN1</span><span class="p">();</span>

<span class="c1">//use Filter 0 with Mask 0, write to RX_BUFFER_ID</span>
  <span class="n">configRxFilterECAN1</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">MSG_ID</span><span class="p">,</span> <span class="n">ECAN_MATCH_SID</span><span class="p">,</span> <span class="n">RX_BUFFER_ID</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">configRxMaskECAN1</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x7FC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>  <span class="c1">//check all but last 2 bits</span>
  <span class="n">clrRxFullOvfFlagsECAN1</span><span class="p">();</span>  <span class="c1">//clear all RX full, overflow flags.</span>

<span class="c1">//first 8 buffs must be configured as either TX or TX</span>
  <span class="k">for</span> <span class="p">(</span><span class="n">u8_i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">u8_i</span><span class="o">&lt;</span><span class="mi">8</span><span class="p">;</span> <span class="n">u8_i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">u8_i</span> <span class="o">&lt;</span> <span class="n">NUM_TX_BUFS</span><span class="p">)</span>
      <span class="n">configTxRxBufferECAN1</span><span class="p">(</span><span class="n">u8_i</span><span class="p">,</span><span class="n">ECAN_TX_BUFF</span><span class="p">,</span><span class="mi">3</span><span class="p">);</span>
    <span class="k">else</span>
      <span class="n">configTxRxBufferECAN1</span><span class="p">(</span><span class="n">u8_i</span><span class="p">,</span><span class="n">ECAN_RX_BUFF</span><span class="p">,</span><span class="mi">3</span><span class="p">);</span>
  <span class="p">}</span>

  <span class="n">configDMA0</span><span class="p">();</span>    <span class="c1">//do DMA config after ECAN has been initialized</span>
  <span class="n">configDMA1</span><span class="p">();</span>
  <span class="n">CHANGE_MODE_ECAN1</span><span class="p">(</span><span class="n">ECAN_MODE_NORMAL</span><span class="p">);</span>
<span class="p">}</span>



<span class="kt">uint32_t</span> <span class="nf">rrot32</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">u32_x</span><span class="p">)</span> <span class="p">{</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">u32_x</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="p">{</span>
    <span class="n">u32_x</span> <span class="o">=</span> <span class="n">u32_x</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
    <span class="n">u32_x</span> <span class="o">=</span> <span class="n">u32_x</span> <span class="o">|</span> <span class="mh">0x80000000</span><span class="p">;</span>
  <span class="p">}</span> <span class="k">else</span> <span class="n">u32_x</span> <span class="o">=</span> <span class="n">u32_x</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
  <span class="k">return</span> <span class="n">u32_x</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">main</span> <span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span>
  <span class="kt">uint32_t</span> <span class="n">u32_out0</span><span class="p">,</span> <span class="n">u32_out1</span><span class="p">,</span> <span class="n">u32_in0</span><span class="p">,</span> <span class="n">u32_in1</span><span class="p">;</span>
  <span class="kt">uint8_t</span> <span class="n">rx_buff_id</span><span class="p">,</span> <span class="n">u8_cnt</span><span class="p">;</span>

  <span class="n">configBasic</span><span class="p">(</span><span class="n">HELLO_MSG</span><span class="p">);</span>
  <span class="n">configECAN1</span><span class="p">();</span>
  <span class="n">CHANGE_MODE_ECAN1</span><span class="p">(</span><span class="n">ECAN_MODE_LOOPBACK</span><span class="p">);</span>  <span class="c1">//loopback to ourself for a test.</span>
  <span class="n">u32_out0</span> <span class="o">=</span> <span class="mh">0xFEDCBA98</span><span class="p">;</span>
  <span class="n">u32_out1</span> <span class="o">=</span> <span class="mh">0x76543210</span><span class="p">;</span>
  <span class="n">u8_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
    <span class="n">DELAY_MS</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
    <span class="n">msgBuf</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">data</span><span class="p">.</span><span class="n">u32</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">u32_out0</span><span class="p">;</span> <span class="c1">//save in CAN message</span>
    <span class="n">msgBuf</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">data</span><span class="p">.</span><span class="n">u32</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">u32_out1</span><span class="p">;</span>
    <span class="c1">//format Buffer 0 for TX with SID=MSG_ID, data length = 8 bytes</span>
    <span class="n">formatStandardDataFrameECAN</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msgBuf</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">MSG_ID</span><span class="o">+</span><span class="n">u8_cnt</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
    <span class="n">startTxECAN1</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>  <span class="c1">//start transmission of buffer 0</span>
    <span class="k">while</span> <span class="p">(</span><span class="n">getTxInProgressECAN1</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
      <span class="n">doHeartbeat</span><span class="p">();</span> <span class="c1">//wait for transmission to end.</span>
    <span class="p">}</span>
    <span class="n">_DMA0IF</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="n">DELAY_MS</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>  <span class="c1">//delay for reception</span>
    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">_DMA1IF</span><span class="p">)</span> <span class="p">{</span>
      <span class="n">printf</span><span class="p">(</span><span class="s">&quot;Message ID 0x%X rejected by acceptance filter.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span><span class="n">MSG_ID</span><span class="o">+</span><span class="n">u8_cnt</span><span class="p">);</span>
    <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
      <span class="n">_DMA1IF</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>   <span class="c1">//RX message accepted</span>
      <span class="n">rx_buff_id</span> <span class="o">=</span> <span class="n">RX_BUFFER_ID</span><span class="p">;</span>
      <span class="n">u32_in0</span> <span class="o">=</span> <span class="n">msgBuf</span><span class="p">[</span><span class="n">rx_buff_id</span><span class="p">].</span><span class="n">data</span><span class="p">.</span><span class="n">u32</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
      <span class="n">u32_in1</span> <span class="o">=</span> <span class="n">msgBuf</span><span class="p">[</span><span class="n">rx_buff_id</span><span class="p">].</span><span class="n">data</span><span class="p">.</span><span class="n">u32</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
      <span class="n">printf</span><span class="p">(</span><span class="s">&quot;Msg ID: 0x%X, Out: 0x%08lX%08lX, In: 0x%08lX%08lX</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
             <span class="n">msgBuf</span><span class="p">[</span><span class="n">rx_buff_id</span><span class="p">].</span><span class="n">w0</span><span class="p">.</span><span class="n">SID</span><span class="p">,</span><span class="n">u32_out0</span><span class="p">,</span> <span class="n">u32_out1</span><span class="p">,</span> <span class="n">u32_in0</span><span class="p">,</span> <span class="n">u32_in1</span> <span class="p">);</span>
      <span class="n">clrRxFullFlagECAN1</span><span class="p">(</span><span class="n">rx_buff_id</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="n">u32_out0</span> <span class="o">=</span> <span class="n">rrot32</span><span class="p">(</span><span class="n">u32_out0</span><span class="p">);</span>
    <span class="n">u32_out1</span> <span class="o">=</span> <span class="n">rrot32</span><span class="p">(</span><span class="n">u32_out1</span><span class="p">);</span>
    <span class="n">u8_cnt</span><span class="o">++</span><span class="p">;</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">u8_cnt</span> <span class="o">==</span> <span class="mi">8</span><span class="p">)</span> <span class="n">u8_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="p">}</span> <span class="c1">//end while</span>
<span class="p">}</span><span class="c1">//end main</span>
</pre></div>
</div>
</div>


          </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="ecan_example_fifo.c.html" title="ecan_example_fifo.c - Illustrate CAN transmit, receive"
             >next</a> |</li>
        <li class="right" >
          <a href="dma_example.c.html" title="dma_example.c - Uses DMA in ping-pong mode to capture data from the UART, write it to the 24LC515 EEPROM"
             >previous</a> |</li>
        <li><a href="../contents.html">Microcontrollers: From Assembly Language to C Using the PIC24 family, second edition 4-Jun-2013 documentation</a> &raquo;</li>
          <li><a href="../textbook_examples.html" >Textbook examples</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer">
        &copy; Copyright 2013, Bryan A. Jones, Robert B. Reese, and J. W. Bruce.
      Last updated on Oct 30, 2014.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.2.3.
    </div>
  </body>
</html>