
MyDMA002.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003244  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003374  08003374  00013374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033c4  080033c4  000133cc  2**0
                  CONTENTS
  4 .ARM          00000000  080033c4  080033c4  000133cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080033c4  080033cc  000133cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033c4  080033c4  000133c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080033c8  080033c8  000133c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000133cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000004c  20000000  080033cc  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000004c  080033cc  0002004c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000133cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001fa2  00000000  00000000  000133f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000752  00000000  00000000  00015397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000260  00000000  00000000  00015af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001f8  00000000  00000000  00015d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000d6b  00000000  00000000  00015f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001240  00000000  00000000  00016cb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00004e60  00000000  00000000  00017ef3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0001cd53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000840  00000000  00000000  0001cda4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	0800335c 	.word	0x0800335c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	0800335c 	.word	0x0800335c

08000170 <MDMA_voidCHSelect>:
volatile u32 *MDMA_CPAR ;
volatile u32 *MDMA_CMAR ;


void MDMA_voidCHSelect (u8 CHannel_ID)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
  switch (CHannel_ID)
 800017a:	79fb      	ldrb	r3, [r7, #7]
 800017c:	3b01      	subs	r3, #1
 800017e:	2b06      	cmp	r3, #6
 8000180:	d86b      	bhi.n	800025a <MDMA_voidCHSelect+0xea>
 8000182:	a201      	add	r2, pc, #4	; (adr r2, 8000188 <MDMA_voidCHSelect+0x18>)
 8000184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000188:	080001a5 	.word	0x080001a5
 800018c:	080001bf 	.word	0x080001bf
 8000190:	080001d9 	.word	0x080001d9
 8000194:	080001f3 	.word	0x080001f3
 8000198:	0800020d 	.word	0x0800020d
 800019c:	08000227 	.word	0x08000227
 80001a0:	08000241 	.word	0x08000241
   {
     case 1:
     MDMA_CCR  =& MDMA->MDMA_CCR1;
 80001a4:	4b30      	ldr	r3, [pc, #192]	; (8000268 <MDMA_voidCHSelect+0xf8>)
 80001a6:	4a31      	ldr	r2, [pc, #196]	; (800026c <MDMA_voidCHSelect+0xfc>)
 80001a8:	601a      	str	r2, [r3, #0]
     MDMA_CNDTR=& MDMA->MDMA_CNDTR1;
 80001aa:	4b31      	ldr	r3, [pc, #196]	; (8000270 <MDMA_voidCHSelect+0x100>)
 80001ac:	4a31      	ldr	r2, [pc, #196]	; (8000274 <MDMA_voidCHSelect+0x104>)
 80001ae:	601a      	str	r2, [r3, #0]
     MDMA_CPAR =& MDMA->MDMA_CPAR1;
 80001b0:	4b31      	ldr	r3, [pc, #196]	; (8000278 <MDMA_voidCHSelect+0x108>)
 80001b2:	4a32      	ldr	r2, [pc, #200]	; (800027c <MDMA_voidCHSelect+0x10c>)
 80001b4:	601a      	str	r2, [r3, #0]
     MDMA_CMAR =& MDMA->MDMA_CMAR1;
 80001b6:	4b32      	ldr	r3, [pc, #200]	; (8000280 <MDMA_voidCHSelect+0x110>)
 80001b8:	4a32      	ldr	r2, [pc, #200]	; (8000284 <MDMA_voidCHSelect+0x114>)
 80001ba:	601a      	str	r2, [r3, #0]
     break;
 80001bc:	e04e      	b.n	800025c <MDMA_voidCHSelect+0xec>
     case 2:
     MDMA_CCR  =& MDMA->MDMA_CCR2;
 80001be:	4b2a      	ldr	r3, [pc, #168]	; (8000268 <MDMA_voidCHSelect+0xf8>)
 80001c0:	4a31      	ldr	r2, [pc, #196]	; (8000288 <MDMA_voidCHSelect+0x118>)
 80001c2:	601a      	str	r2, [r3, #0]
     MDMA_CNDTR=& MDMA->MDMA_CNDTR2;
 80001c4:	4b2a      	ldr	r3, [pc, #168]	; (8000270 <MDMA_voidCHSelect+0x100>)
 80001c6:	4a31      	ldr	r2, [pc, #196]	; (800028c <MDMA_voidCHSelect+0x11c>)
 80001c8:	601a      	str	r2, [r3, #0]
     MDMA_CPAR =& MDMA->MDMA_CPAR2;
 80001ca:	4b2b      	ldr	r3, [pc, #172]	; (8000278 <MDMA_voidCHSelect+0x108>)
 80001cc:	4a30      	ldr	r2, [pc, #192]	; (8000290 <MDMA_voidCHSelect+0x120>)
 80001ce:	601a      	str	r2, [r3, #0]
     MDMA_CMAR =& MDMA->MDMA_CMAR2;
 80001d0:	4b2b      	ldr	r3, [pc, #172]	; (8000280 <MDMA_voidCHSelect+0x110>)
 80001d2:	4a30      	ldr	r2, [pc, #192]	; (8000294 <MDMA_voidCHSelect+0x124>)
 80001d4:	601a      	str	r2, [r3, #0]
     break;
 80001d6:	e041      	b.n	800025c <MDMA_voidCHSelect+0xec>
     case 3:
     MDMA_CCR  =& MDMA->MDMA_CCR3;
 80001d8:	4b23      	ldr	r3, [pc, #140]	; (8000268 <MDMA_voidCHSelect+0xf8>)
 80001da:	4a2f      	ldr	r2, [pc, #188]	; (8000298 <MDMA_voidCHSelect+0x128>)
 80001dc:	601a      	str	r2, [r3, #0]
     MDMA_CNDTR=& MDMA->MDMA_CNDTR3;
 80001de:	4b24      	ldr	r3, [pc, #144]	; (8000270 <MDMA_voidCHSelect+0x100>)
 80001e0:	4a2e      	ldr	r2, [pc, #184]	; (800029c <MDMA_voidCHSelect+0x12c>)
 80001e2:	601a      	str	r2, [r3, #0]
     MDMA_CPAR =& MDMA->MDMA_CPAR3;
 80001e4:	4b24      	ldr	r3, [pc, #144]	; (8000278 <MDMA_voidCHSelect+0x108>)
 80001e6:	4a2e      	ldr	r2, [pc, #184]	; (80002a0 <MDMA_voidCHSelect+0x130>)
 80001e8:	601a      	str	r2, [r3, #0]
     MDMA_CMAR =& MDMA->MDMA_CMAR3;
 80001ea:	4b25      	ldr	r3, [pc, #148]	; (8000280 <MDMA_voidCHSelect+0x110>)
 80001ec:	4a2d      	ldr	r2, [pc, #180]	; (80002a4 <MDMA_voidCHSelect+0x134>)
 80001ee:	601a      	str	r2, [r3, #0]
     break;
 80001f0:	e034      	b.n	800025c <MDMA_voidCHSelect+0xec>
     case 4:
     MDMA_CCR  =& MDMA->MDMA_CCR4;
 80001f2:	4b1d      	ldr	r3, [pc, #116]	; (8000268 <MDMA_voidCHSelect+0xf8>)
 80001f4:	4a2c      	ldr	r2, [pc, #176]	; (80002a8 <MDMA_voidCHSelect+0x138>)
 80001f6:	601a      	str	r2, [r3, #0]
     MDMA_CNDTR=& MDMA->MDMA_CNDTR4;
 80001f8:	4b1d      	ldr	r3, [pc, #116]	; (8000270 <MDMA_voidCHSelect+0x100>)
 80001fa:	4a2c      	ldr	r2, [pc, #176]	; (80002ac <MDMA_voidCHSelect+0x13c>)
 80001fc:	601a      	str	r2, [r3, #0]
     MDMA_CPAR =& MDMA->MDMA_CPAR4;
 80001fe:	4b1e      	ldr	r3, [pc, #120]	; (8000278 <MDMA_voidCHSelect+0x108>)
 8000200:	4a2b      	ldr	r2, [pc, #172]	; (80002b0 <MDMA_voidCHSelect+0x140>)
 8000202:	601a      	str	r2, [r3, #0]
     MDMA_CMAR =& MDMA->MDMA_CMAR4;
 8000204:	4b1e      	ldr	r3, [pc, #120]	; (8000280 <MDMA_voidCHSelect+0x110>)
 8000206:	4a2b      	ldr	r2, [pc, #172]	; (80002b4 <MDMA_voidCHSelect+0x144>)
 8000208:	601a      	str	r2, [r3, #0]
     break;
 800020a:	e027      	b.n	800025c <MDMA_voidCHSelect+0xec>
     case 5:
     MDMA_CCR  =& MDMA->MDMA_CCR5;
 800020c:	4b16      	ldr	r3, [pc, #88]	; (8000268 <MDMA_voidCHSelect+0xf8>)
 800020e:	4a2a      	ldr	r2, [pc, #168]	; (80002b8 <MDMA_voidCHSelect+0x148>)
 8000210:	601a      	str	r2, [r3, #0]
     MDMA_CNDTR=& MDMA->MDMA_CNDTR5;
 8000212:	4b17      	ldr	r3, [pc, #92]	; (8000270 <MDMA_voidCHSelect+0x100>)
 8000214:	4a29      	ldr	r2, [pc, #164]	; (80002bc <MDMA_voidCHSelect+0x14c>)
 8000216:	601a      	str	r2, [r3, #0]
     MDMA_CPAR =& MDMA->MDMA_CPAR5;
 8000218:	4b17      	ldr	r3, [pc, #92]	; (8000278 <MDMA_voidCHSelect+0x108>)
 800021a:	4a29      	ldr	r2, [pc, #164]	; (80002c0 <MDMA_voidCHSelect+0x150>)
 800021c:	601a      	str	r2, [r3, #0]
     MDMA_CMAR =& MDMA->MDMA_CMAR5;
 800021e:	4b18      	ldr	r3, [pc, #96]	; (8000280 <MDMA_voidCHSelect+0x110>)
 8000220:	4a28      	ldr	r2, [pc, #160]	; (80002c4 <MDMA_voidCHSelect+0x154>)
 8000222:	601a      	str	r2, [r3, #0]
     break;
 8000224:	e01a      	b.n	800025c <MDMA_voidCHSelect+0xec>
     case 6:
     MDMA_CCR  =& MDMA->MDMA_CCR6;
 8000226:	4b10      	ldr	r3, [pc, #64]	; (8000268 <MDMA_voidCHSelect+0xf8>)
 8000228:	4a27      	ldr	r2, [pc, #156]	; (80002c8 <MDMA_voidCHSelect+0x158>)
 800022a:	601a      	str	r2, [r3, #0]
     MDMA_CNDTR=& MDMA->MDMA_CNDTR6;
 800022c:	4b10      	ldr	r3, [pc, #64]	; (8000270 <MDMA_voidCHSelect+0x100>)
 800022e:	4a27      	ldr	r2, [pc, #156]	; (80002cc <MDMA_voidCHSelect+0x15c>)
 8000230:	601a      	str	r2, [r3, #0]
     MDMA_CPAR =& MDMA->MDMA_CPAR6;
 8000232:	4b11      	ldr	r3, [pc, #68]	; (8000278 <MDMA_voidCHSelect+0x108>)
 8000234:	4a26      	ldr	r2, [pc, #152]	; (80002d0 <MDMA_voidCHSelect+0x160>)
 8000236:	601a      	str	r2, [r3, #0]
     MDMA_CMAR =& MDMA->MDMA_CMAR6;
 8000238:	4b11      	ldr	r3, [pc, #68]	; (8000280 <MDMA_voidCHSelect+0x110>)
 800023a:	4a26      	ldr	r2, [pc, #152]	; (80002d4 <MDMA_voidCHSelect+0x164>)
 800023c:	601a      	str	r2, [r3, #0]
     break;
 800023e:	e00d      	b.n	800025c <MDMA_voidCHSelect+0xec>
     case 7:
     MDMA_CCR  =& MDMA->MDMA_CCR7;
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <MDMA_voidCHSelect+0xf8>)
 8000242:	4a25      	ldr	r2, [pc, #148]	; (80002d8 <MDMA_voidCHSelect+0x168>)
 8000244:	601a      	str	r2, [r3, #0]
     MDMA_CNDTR=& MDMA->MDMA_CNDTR7;
 8000246:	4b0a      	ldr	r3, [pc, #40]	; (8000270 <MDMA_voidCHSelect+0x100>)
 8000248:	4a24      	ldr	r2, [pc, #144]	; (80002dc <MDMA_voidCHSelect+0x16c>)
 800024a:	601a      	str	r2, [r3, #0]
     MDMA_CPAR =& MDMA->MDMA_CPAR7;
 800024c:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <MDMA_voidCHSelect+0x108>)
 800024e:	4a24      	ldr	r2, [pc, #144]	; (80002e0 <MDMA_voidCHSelect+0x170>)
 8000250:	601a      	str	r2, [r3, #0]
     MDMA_CMAR =& MDMA->MDMA_CMAR7;
 8000252:	4b0b      	ldr	r3, [pc, #44]	; (8000280 <MDMA_voidCHSelect+0x110>)
 8000254:	4a23      	ldr	r2, [pc, #140]	; (80002e4 <MDMA_voidCHSelect+0x174>)
 8000256:	601a      	str	r2, [r3, #0]
     break;
 8000258:	e000      	b.n	800025c <MDMA_voidCHSelect+0xec>
     default:
    	 break;
 800025a:	bf00      	nop

   }

}
 800025c:	bf00      	nop
 800025e:	370c      	adds	r7, #12
 8000260:	46bd      	mov	sp, r7
 8000262:	bc80      	pop	{r7}
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop
 8000268:	20000038 	.word	0x20000038
 800026c:	40020008 	.word	0x40020008
 8000270:	2000003c 	.word	0x2000003c
 8000274:	4002000c 	.word	0x4002000c
 8000278:	20000040 	.word	0x20000040
 800027c:	40020010 	.word	0x40020010
 8000280:	20000044 	.word	0x20000044
 8000284:	40020014 	.word	0x40020014
 8000288:	4002001c 	.word	0x4002001c
 800028c:	40020020 	.word	0x40020020
 8000290:	40020024 	.word	0x40020024
 8000294:	40020028 	.word	0x40020028
 8000298:	40020030 	.word	0x40020030
 800029c:	40020034 	.word	0x40020034
 80002a0:	40020038 	.word	0x40020038
 80002a4:	4002003c 	.word	0x4002003c
 80002a8:	40020044 	.word	0x40020044
 80002ac:	40020048 	.word	0x40020048
 80002b0:	4002004c 	.word	0x4002004c
 80002b4:	40020050 	.word	0x40020050
 80002b8:	40020058 	.word	0x40020058
 80002bc:	4002005c 	.word	0x4002005c
 80002c0:	40020060 	.word	0x40020060
 80002c4:	40020064 	.word	0x40020064
 80002c8:	4002006c 	.word	0x4002006c
 80002cc:	40020070 	.word	0x40020070
 80002d0:	40020074 	.word	0x40020074
 80002d4:	40020078 	.word	0x40020078
 80002d8:	40020080 	.word	0x40020080
 80002dc:	40020084 	.word	0x40020084
 80002e0:	40020088 	.word	0x40020088
 80002e4:	4002008c 	.word	0x4002008c

080002e8 <MDMA_voidCHannelInit>:

void MDMA_voidCHannelInit(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0

  CLR_BIT(*MDMA_CCR,EN);// disable channel
 80002ec:	4b41      	ldr	r3, [pc, #260]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	681a      	ldr	r2, [r3, #0]
 80002f2:	4b40      	ldr	r3, [pc, #256]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	f022 0201 	bic.w	r2, r2, #1
 80002fa:	601a      	str	r2, [r3, #0]
 // while(GET_BIT(*MDMA_CCR,EN)==1);
  SET_BIT(*MDMA_CCR,TCIE);// enable complete transfer interrupt
 80002fc:	4b3d      	ldr	r3, [pc, #244]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	681a      	ldr	r2, [r3, #0]
 8000302:	4b3c      	ldr	r3, [pc, #240]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	f042 0202 	orr.w	r2, r2, #2
 800030a:	601a      	str	r2, [r3, #0]
  SET_BIT(*MDMA_CCR,HTIE);// enable half transfer interrupt
 800030c:	4b39      	ldr	r3, [pc, #228]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	681a      	ldr	r2, [r3, #0]
 8000312:	4b38      	ldr	r3, [pc, #224]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	f042 0204 	orr.w	r2, r2, #4
 800031a:	601a      	str	r2, [r3, #0]
  SET_BIT(*MDMA_CCR,TEIE);// enable error transfer interrupt
 800031c:	4b35      	ldr	r3, [pc, #212]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	681a      	ldr	r2, [r3, #0]
 8000322:	4b34      	ldr	r3, [pc, #208]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	f042 0208 	orr.w	r2, r2, #8
 800032a:	601a      	str	r2, [r3, #0]
  SET_BIT(*MDMA_CCR,DIR); // read from memory
 800032c:	4b31      	ldr	r3, [pc, #196]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	681a      	ldr	r2, [r3, #0]
 8000332:	4b30      	ldr	r3, [pc, #192]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f042 0210 	orr.w	r2, r2, #16
 800033a:	601a      	str	r2, [r3, #0]

  CLR_BIT(*MDMA_CCR,CIRC), // disable circular transfer
 800033c:	4b2d      	ldr	r3, [pc, #180]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	681a      	ldr	r2, [r3, #0]
 8000342:	4b2c      	ldr	r3, [pc, #176]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	f022 0220 	bic.w	r2, r2, #32
 800034a:	601a      	str	r2, [r3, #0]

  SET_BIT(*MDMA_CCR,PINC);// enable peripheral increment mode
 800034c:	4b29      	ldr	r3, [pc, #164]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	681a      	ldr	r2, [r3, #0]
 8000352:	4b28      	ldr	r3, [pc, #160]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800035a:	601a      	str	r2, [r3, #0]
  SET_BIT(*MDMA_CCR,MINC);// enable memory increment mode
 800035c:	4b25      	ldr	r3, [pc, #148]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	681a      	ldr	r2, [r3, #0]
 8000362:	4b24      	ldr	r3, [pc, #144]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800036a:	601a      	str	r2, [r3, #0]

  CLR_BIT(*MDMA_CCR,PSIZE_0);// assign size 32 bit for peripheral PSIZE=10
 800036c:	4b21      	ldr	r3, [pc, #132]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	681a      	ldr	r2, [r3, #0]
 8000372:	4b20      	ldr	r3, [pc, #128]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800037a:	601a      	str	r2, [r3, #0]
  SET_BIT(*MDMA_CCR,PSIZE_1);
 800037c:	4b1d      	ldr	r3, [pc, #116]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	681a      	ldr	r2, [r3, #0]
 8000382:	4b1c      	ldr	r3, [pc, #112]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800038a:	601a      	str	r2, [r3, #0]

  CLR_BIT(*MDMA_CCR,MSIZE_0);// assign size 32 bit for memory MSIZE=10
 800038c:	4b19      	ldr	r3, [pc, #100]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	681a      	ldr	r2, [r3, #0]
 8000392:	4b18      	ldr	r3, [pc, #96]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800039a:	601a      	str	r2, [r3, #0]
  SET_BIT(*MDMA_CCR,MSIZE_1);
 800039c:	4b15      	ldr	r3, [pc, #84]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	681a      	ldr	r2, [r3, #0]
 80003a2:	4b14      	ldr	r3, [pc, #80]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80003aa:	601a      	str	r2, [r3, #0]

  SET_BIT(*MDMA_CCR,PL_0);// set priority level very high PL = 11
 80003ac:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b10      	ldr	r3, [pc, #64]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80003ba:	601a      	str	r2, [r3, #0]
  SET_BIT(*MDMA_CCR,PL_1);//
 80003bc:	4b0d      	ldr	r3, [pc, #52]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	681a      	ldr	r2, [r3, #0]
 80003c2:	4b0c      	ldr	r3, [pc, #48]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80003ca:	601a      	str	r2, [r3, #0]

  SET_BIT(*MDMA_CCR,MEM2MEM);// enable memory to memory mode MEM2MEM=1
 80003cc:	4b09      	ldr	r3, [pc, #36]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	681a      	ldr	r2, [r3, #0]
 80003d2:	4b08      	ldr	r3, [pc, #32]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80003da:	601a      	str	r2, [r3, #0]

  SET_BIT(*MDMA_CCR,EN);
 80003dc:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	681a      	ldr	r2, [r3, #0]
 80003e2:	4b04      	ldr	r3, [pc, #16]	; (80003f4 <MDMA_voidCHannelInit+0x10c>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	f042 0201 	orr.w	r2, r2, #1
 80003ea:	601a      	str	r2, [r3, #0]


}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr
 80003f4:	20000038 	.word	0x20000038

080003f8 <MDMA_voidCHannelStart>:

void MDMA_voidCHannelStart( u32 * MDMA_u32PtrSrcAdd, u32 * MDMA_u32PtrDestAdd ,u16 MDMA_u16BlockLength )
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	60f8      	str	r0, [r7, #12]
 8000400:	60b9      	str	r1, [r7, #8]
 8000402:	4613      	mov	r3, r2
 8000404:	80fb      	strh	r3, [r7, #6]
    //disable channel before start by clear bit in CCR
    // assign addresses of source and destination in CPAR and MDMA_CMAR
    // assign block length in CNDTR
    // enable the channel at the end

  CLR_BIT(*MDMA_CCR,EN); // disable channel
 8000406:	4b10      	ldr	r3, [pc, #64]	; (8000448 <MDMA_voidCHannelStart+0x50>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	681a      	ldr	r2, [r3, #0]
 800040c:	4b0e      	ldr	r3, [pc, #56]	; (8000448 <MDMA_voidCHannelStart+0x50>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	f022 0201 	bic.w	r2, r2, #1
 8000414:	601a      	str	r2, [r3, #0]
  *MDMA_CNDTR=MDMA_u16BlockLength;
 8000416:	4b0d      	ldr	r3, [pc, #52]	; (800044c <MDMA_voidCHannelStart+0x54>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	88fa      	ldrh	r2, [r7, #6]
 800041c:	601a      	str	r2, [r3, #0]
  *MDMA_CMAR=(volatile u32 )MDMA_u32PtrSrcAdd;
 800041e:	4b0c      	ldr	r3, [pc, #48]	; (8000450 <MDMA_voidCHannelStart+0x58>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	68fa      	ldr	r2, [r7, #12]
 8000424:	601a      	str	r2, [r3, #0]
  *MDMA_CPAR=(volatile u32 )MDMA_u32PtrDestAdd;
 8000426:	4b0b      	ldr	r3, [pc, #44]	; (8000454 <MDMA_voidCHannelStart+0x5c>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	68ba      	ldr	r2, [r7, #8]
 800042c:	601a      	str	r2, [r3, #0]

  SET_BIT(*MDMA_CCR,EN);
 800042e:	4b06      	ldr	r3, [pc, #24]	; (8000448 <MDMA_voidCHannelStart+0x50>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	681a      	ldr	r2, [r3, #0]
 8000434:	4b04      	ldr	r3, [pc, #16]	; (8000448 <MDMA_voidCHannelStart+0x50>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f042 0201 	orr.w	r2, r2, #1
 800043c:	601a      	str	r2, [r3, #0]

}
 800043e:	bf00      	nop
 8000440:	3714      	adds	r7, #20
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr
 8000448:	20000038 	.word	0x20000038
 800044c:	2000003c 	.word	0x2000003c
 8000450:	20000044 	.word	0x20000044
 8000454:	20000040 	.word	0x20000040

08000458 <DMA1_Channel1_IRQHandler>:
{
  MDMA_callBackCH1=ptr;
}

void DMA1_Channel1_IRQHandler(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  SET_BIT(MDMA->MDMA_IFCR,CGIF1);
 800045c:	4b12      	ldr	r3, [pc, #72]	; (80004a8 <DMA1_Channel1_IRQHandler+0x50>)
 800045e:	685b      	ldr	r3, [r3, #4]
 8000460:	4a11      	ldr	r2, [pc, #68]	; (80004a8 <DMA1_Channel1_IRQHandler+0x50>)
 8000462:	f043 0301 	orr.w	r3, r3, #1
 8000466:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CTCIF1);
 8000468:	4b0f      	ldr	r3, [pc, #60]	; (80004a8 <DMA1_Channel1_IRQHandler+0x50>)
 800046a:	685b      	ldr	r3, [r3, #4]
 800046c:	4a0e      	ldr	r2, [pc, #56]	; (80004a8 <DMA1_Channel1_IRQHandler+0x50>)
 800046e:	f043 0302 	orr.w	r3, r3, #2
 8000472:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CHTIF1);
 8000474:	4b0c      	ldr	r3, [pc, #48]	; (80004a8 <DMA1_Channel1_IRQHandler+0x50>)
 8000476:	685b      	ldr	r3, [r3, #4]
 8000478:	4a0b      	ldr	r2, [pc, #44]	; (80004a8 <DMA1_Channel1_IRQHandler+0x50>)
 800047a:	f043 0304 	orr.w	r3, r3, #4
 800047e:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CTEIF1);
 8000480:	4b09      	ldr	r3, [pc, #36]	; (80004a8 <DMA1_Channel1_IRQHandler+0x50>)
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	4a08      	ldr	r2, [pc, #32]	; (80004a8 <DMA1_Channel1_IRQHandler+0x50>)
 8000486:	f043 0308 	orr.w	r3, r3, #8
 800048a:	6053      	str	r3, [r2, #4]
  CLR_BIT(*MDMA_CCR,EN); // disable channel
 800048c:	4b07      	ldr	r3, [pc, #28]	; (80004ac <DMA1_Channel1_IRQHandler+0x54>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	681a      	ldr	r2, [r3, #0]
 8000492:	4b06      	ldr	r3, [pc, #24]	; (80004ac <DMA1_Channel1_IRQHandler+0x54>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	f022 0201 	bic.w	r2, r2, #1
 800049a:	601a      	str	r2, [r3, #0]


  MDMA_callBackCH1();
 800049c:	4b04      	ldr	r3, [pc, #16]	; (80004b0 <DMA1_Channel1_IRQHandler+0x58>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4798      	blx	r3
}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	40020000 	.word	0x40020000
 80004ac:	20000038 	.word	0x20000038
 80004b0:	2000001c 	.word	0x2000001c

080004b4 <MDMA_VoidSetCallBackCH2>:


void MDMA_VoidSetCallBackCH2(void (*ptr)(void))
{
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  MDMA_callBackCH2=ptr;
 80004bc:	4a03      	ldr	r2, [pc, #12]	; (80004cc <MDMA_VoidSetCallBackCH2+0x18>)
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	6013      	str	r3, [r2, #0]
}
 80004c2:	bf00      	nop
 80004c4:	370c      	adds	r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr
 80004cc:	20000020 	.word	0x20000020

080004d0 <DMA1_Channel2_IRQHandler>:


void DMA1_Channel2_IRQHandler (void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
	MDMA_callBackCH2();
 80004d4:	4b12      	ldr	r3, [pc, #72]	; (8000520 <DMA1_Channel2_IRQHandler+0x50>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4798      	blx	r3
  SET_BIT(MDMA->MDMA_IFCR,CGIF2);
 80004da:	4b12      	ldr	r3, [pc, #72]	; (8000524 <DMA1_Channel2_IRQHandler+0x54>)
 80004dc:	685b      	ldr	r3, [r3, #4]
 80004de:	4a11      	ldr	r2, [pc, #68]	; (8000524 <DMA1_Channel2_IRQHandler+0x54>)
 80004e0:	f043 0310 	orr.w	r3, r3, #16
 80004e4:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CTCIF2);
 80004e6:	4b0f      	ldr	r3, [pc, #60]	; (8000524 <DMA1_Channel2_IRQHandler+0x54>)
 80004e8:	685b      	ldr	r3, [r3, #4]
 80004ea:	4a0e      	ldr	r2, [pc, #56]	; (8000524 <DMA1_Channel2_IRQHandler+0x54>)
 80004ec:	f043 0320 	orr.w	r3, r3, #32
 80004f0:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CHTIF2);
 80004f2:	4b0c      	ldr	r3, [pc, #48]	; (8000524 <DMA1_Channel2_IRQHandler+0x54>)
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	4a0b      	ldr	r2, [pc, #44]	; (8000524 <DMA1_Channel2_IRQHandler+0x54>)
 80004f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004fc:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CTEIF2);
 80004fe:	4b09      	ldr	r3, [pc, #36]	; (8000524 <DMA1_Channel2_IRQHandler+0x54>)
 8000500:	685b      	ldr	r3, [r3, #4]
 8000502:	4a08      	ldr	r2, [pc, #32]	; (8000524 <DMA1_Channel2_IRQHandler+0x54>)
 8000504:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000508:	6053      	str	r3, [r2, #4]
  CLR_BIT(*MDMA_CCR,EN); // disable channel
 800050a:	4b07      	ldr	r3, [pc, #28]	; (8000528 <DMA1_Channel2_IRQHandler+0x58>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	681a      	ldr	r2, [r3, #0]
 8000510:	4b05      	ldr	r3, [pc, #20]	; (8000528 <DMA1_Channel2_IRQHandler+0x58>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	f022 0201 	bic.w	r2, r2, #1
 8000518:	601a      	str	r2, [r3, #0]


}
 800051a:	bf00      	nop
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	20000020 	.word	0x20000020
 8000524:	40020000 	.word	0x40020000
 8000528:	20000038 	.word	0x20000038

0800052c <DMA1_Channel3_IRQHandler>:
{
  MDMA_callBackCH3=ptr;
}

void DMA1_Channel3_IRQHandler (void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
	SET_BIT(MDMA->MDMA_IFCR,CGIF3);
 8000530:	4b12      	ldr	r3, [pc, #72]	; (800057c <DMA1_Channel3_IRQHandler+0x50>)
 8000532:	685b      	ldr	r3, [r3, #4]
 8000534:	4a11      	ldr	r2, [pc, #68]	; (800057c <DMA1_Channel3_IRQHandler+0x50>)
 8000536:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800053a:	6053      	str	r3, [r2, #4]
	SET_BIT(MDMA->MDMA_IFCR,CTCIF3);
 800053c:	4b0f      	ldr	r3, [pc, #60]	; (800057c <DMA1_Channel3_IRQHandler+0x50>)
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	4a0e      	ldr	r2, [pc, #56]	; (800057c <DMA1_Channel3_IRQHandler+0x50>)
 8000542:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000546:	6053      	str	r3, [r2, #4]
	SET_BIT(MDMA->MDMA_IFCR,CHTIF3);
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <DMA1_Channel3_IRQHandler+0x50>)
 800054a:	685b      	ldr	r3, [r3, #4]
 800054c:	4a0b      	ldr	r2, [pc, #44]	; (800057c <DMA1_Channel3_IRQHandler+0x50>)
 800054e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000552:	6053      	str	r3, [r2, #4]
	SET_BIT(MDMA->MDMA_IFCR,CTEIF3);
 8000554:	4b09      	ldr	r3, [pc, #36]	; (800057c <DMA1_Channel3_IRQHandler+0x50>)
 8000556:	685b      	ldr	r3, [r3, #4]
 8000558:	4a08      	ldr	r2, [pc, #32]	; (800057c <DMA1_Channel3_IRQHandler+0x50>)
 800055a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800055e:	6053      	str	r3, [r2, #4]
    CLR_BIT(*MDMA_CCR,EN); // disable channel
 8000560:	4b07      	ldr	r3, [pc, #28]	; (8000580 <DMA1_Channel3_IRQHandler+0x54>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	681a      	ldr	r2, [r3, #0]
 8000566:	4b06      	ldr	r3, [pc, #24]	; (8000580 <DMA1_Channel3_IRQHandler+0x54>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	f022 0201 	bic.w	r2, r2, #1
 800056e:	601a      	str	r2, [r3, #0]


  MDMA_callBackCH3();
 8000570:	4b04      	ldr	r3, [pc, #16]	; (8000584 <DMA1_Channel3_IRQHandler+0x58>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4798      	blx	r3
}
 8000576:	bf00      	nop
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40020000 	.word	0x40020000
 8000580:	20000038 	.word	0x20000038
 8000584:	20000024 	.word	0x20000024

08000588 <DMA1_Channel4_IRQHandler>:
{
  MDMA_callBackCH4=ptr;
}

void DMA1_Channel4_IRQHandler (void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
	SET_BIT(MDMA->MDMA_IFCR,CGIF4);
 800058c:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <DMA1_Channel4_IRQHandler+0x50>)
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	4a11      	ldr	r2, [pc, #68]	; (80005d8 <DMA1_Channel4_IRQHandler+0x50>)
 8000592:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000596:	6053      	str	r3, [r2, #4]
	SET_BIT(MDMA->MDMA_IFCR,CTCIF4);
 8000598:	4b0f      	ldr	r3, [pc, #60]	; (80005d8 <DMA1_Channel4_IRQHandler+0x50>)
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	4a0e      	ldr	r2, [pc, #56]	; (80005d8 <DMA1_Channel4_IRQHandler+0x50>)
 800059e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005a2:	6053      	str	r3, [r2, #4]
	SET_BIT(MDMA->MDMA_IFCR,CHTIF4);
 80005a4:	4b0c      	ldr	r3, [pc, #48]	; (80005d8 <DMA1_Channel4_IRQHandler+0x50>)
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	4a0b      	ldr	r2, [pc, #44]	; (80005d8 <DMA1_Channel4_IRQHandler+0x50>)
 80005aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005ae:	6053      	str	r3, [r2, #4]
	SET_BIT(MDMA->MDMA_IFCR,CTEIF4);
 80005b0:	4b09      	ldr	r3, [pc, #36]	; (80005d8 <DMA1_Channel4_IRQHandler+0x50>)
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	4a08      	ldr	r2, [pc, #32]	; (80005d8 <DMA1_Channel4_IRQHandler+0x50>)
 80005b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005ba:	6053      	str	r3, [r2, #4]
	CLR_BIT(*MDMA_CCR,EN); // disable channel
 80005bc:	4b07      	ldr	r3, [pc, #28]	; (80005dc <DMA1_Channel4_IRQHandler+0x54>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	681a      	ldr	r2, [r3, #0]
 80005c2:	4b06      	ldr	r3, [pc, #24]	; (80005dc <DMA1_Channel4_IRQHandler+0x54>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	f022 0201 	bic.w	r2, r2, #1
 80005ca:	601a      	str	r2, [r3, #0]


  MDMA_callBackCH4();
 80005cc:	4b04      	ldr	r3, [pc, #16]	; (80005e0 <DMA1_Channel4_IRQHandler+0x58>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4798      	blx	r3
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40020000 	.word	0x40020000
 80005dc:	20000038 	.word	0x20000038
 80005e0:	20000028 	.word	0x20000028

080005e4 <MDMA_VoidSetCallBackCH5>:


void MDMA_VoidSetCallBackCH5(void (*ptr)(void))
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  MDMA_callBackCH5=ptr;
 80005ec:	4a03      	ldr	r2, [pc, #12]	; (80005fc <MDMA_VoidSetCallBackCH5+0x18>)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	6013      	str	r3, [r2, #0]
}
 80005f2:	bf00      	nop
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bc80      	pop	{r7}
 80005fa:	4770      	bx	lr
 80005fc:	2000002c 	.word	0x2000002c

08000600 <DMA1_Channel5_IRQHandler>:

void DMA1_Channel5_IRQHandler (void)

{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  SET_BIT(MDMA->MDMA_IFCR,CGIF5);
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <DMA1_Channel5_IRQHandler+0x50>)
 8000606:	685b      	ldr	r3, [r3, #4]
 8000608:	4a11      	ldr	r2, [pc, #68]	; (8000650 <DMA1_Channel5_IRQHandler+0x50>)
 800060a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800060e:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CTCIF5);
 8000610:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <DMA1_Channel5_IRQHandler+0x50>)
 8000612:	685b      	ldr	r3, [r3, #4]
 8000614:	4a0e      	ldr	r2, [pc, #56]	; (8000650 <DMA1_Channel5_IRQHandler+0x50>)
 8000616:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800061a:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CHTIF5);
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <DMA1_Channel5_IRQHandler+0x50>)
 800061e:	685b      	ldr	r3, [r3, #4]
 8000620:	4a0b      	ldr	r2, [pc, #44]	; (8000650 <DMA1_Channel5_IRQHandler+0x50>)
 8000622:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000626:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CTEIF5);
 8000628:	4b09      	ldr	r3, [pc, #36]	; (8000650 <DMA1_Channel5_IRQHandler+0x50>)
 800062a:	685b      	ldr	r3, [r3, #4]
 800062c:	4a08      	ldr	r2, [pc, #32]	; (8000650 <DMA1_Channel5_IRQHandler+0x50>)
 800062e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000632:	6053      	str	r3, [r2, #4]
  CLR_BIT(*MDMA_CCR,EN); // disable channel
 8000634:	4b07      	ldr	r3, [pc, #28]	; (8000654 <DMA1_Channel5_IRQHandler+0x54>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	681a      	ldr	r2, [r3, #0]
 800063a:	4b06      	ldr	r3, [pc, #24]	; (8000654 <DMA1_Channel5_IRQHandler+0x54>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	f022 0201 	bic.w	r2, r2, #1
 8000642:	601a      	str	r2, [r3, #0]

  MDMA_callBackCH5();
 8000644:	4b04      	ldr	r3, [pc, #16]	; (8000658 <DMA1_Channel5_IRQHandler+0x58>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4798      	blx	r3
}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	40020000 	.word	0x40020000
 8000654:	20000038 	.word	0x20000038
 8000658:	2000002c 	.word	0x2000002c

0800065c <DMA1_Channel6_IRQHandler>:
{
  MDMA_callBackCH6=ptr;
}

void DMA1_Channel6_IRQHandler (void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  SET_BIT(MDMA->MDMA_IFCR,CGIF6);
 8000660:	4b12      	ldr	r3, [pc, #72]	; (80006ac <DMA1_Channel6_IRQHandler+0x50>)
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	4a11      	ldr	r2, [pc, #68]	; (80006ac <DMA1_Channel6_IRQHandler+0x50>)
 8000666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800066a:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CTCIF6);
 800066c:	4b0f      	ldr	r3, [pc, #60]	; (80006ac <DMA1_Channel6_IRQHandler+0x50>)
 800066e:	685b      	ldr	r3, [r3, #4]
 8000670:	4a0e      	ldr	r2, [pc, #56]	; (80006ac <DMA1_Channel6_IRQHandler+0x50>)
 8000672:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000676:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CHTIF6);
 8000678:	4b0c      	ldr	r3, [pc, #48]	; (80006ac <DMA1_Channel6_IRQHandler+0x50>)
 800067a:	685b      	ldr	r3, [r3, #4]
 800067c:	4a0b      	ldr	r2, [pc, #44]	; (80006ac <DMA1_Channel6_IRQHandler+0x50>)
 800067e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000682:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CTEIF6);
 8000684:	4b09      	ldr	r3, [pc, #36]	; (80006ac <DMA1_Channel6_IRQHandler+0x50>)
 8000686:	685b      	ldr	r3, [r3, #4]
 8000688:	4a08      	ldr	r2, [pc, #32]	; (80006ac <DMA1_Channel6_IRQHandler+0x50>)
 800068a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800068e:	6053      	str	r3, [r2, #4]
  CLR_BIT(*MDMA_CCR,EN); // disable channel
 8000690:	4b07      	ldr	r3, [pc, #28]	; (80006b0 <DMA1_Channel6_IRQHandler+0x54>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	681a      	ldr	r2, [r3, #0]
 8000696:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <DMA1_Channel6_IRQHandler+0x54>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f022 0201 	bic.w	r2, r2, #1
 800069e:	601a      	str	r2, [r3, #0]

  MDMA_callBackCH6();
 80006a0:	4b04      	ldr	r3, [pc, #16]	; (80006b4 <DMA1_Channel6_IRQHandler+0x58>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4798      	blx	r3
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40020000 	.word	0x40020000
 80006b0:	20000038 	.word	0x20000038
 80006b4:	20000030 	.word	0x20000030

080006b8 <DMA1_Channel7_IRQHandler>:
{
  MDMA_callBackCH7=ptr;
}

void DMA1_Channel7_IRQHandler (void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  SET_BIT(MDMA->MDMA_IFCR,CGIF7);
 80006bc:	4b12      	ldr	r3, [pc, #72]	; (8000708 <DMA1_Channel7_IRQHandler+0x50>)
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	4a11      	ldr	r2, [pc, #68]	; (8000708 <DMA1_Channel7_IRQHandler+0x50>)
 80006c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006c6:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CTCIF7);
 80006c8:	4b0f      	ldr	r3, [pc, #60]	; (8000708 <DMA1_Channel7_IRQHandler+0x50>)
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	4a0e      	ldr	r2, [pc, #56]	; (8000708 <DMA1_Channel7_IRQHandler+0x50>)
 80006ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006d2:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CHTIF7);
 80006d4:	4b0c      	ldr	r3, [pc, #48]	; (8000708 <DMA1_Channel7_IRQHandler+0x50>)
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	4a0b      	ldr	r2, [pc, #44]	; (8000708 <DMA1_Channel7_IRQHandler+0x50>)
 80006da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80006de:	6053      	str	r3, [r2, #4]
  SET_BIT(MDMA->MDMA_IFCR,CTEIF7);
 80006e0:	4b09      	ldr	r3, [pc, #36]	; (8000708 <DMA1_Channel7_IRQHandler+0x50>)
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	4a08      	ldr	r2, [pc, #32]	; (8000708 <DMA1_Channel7_IRQHandler+0x50>)
 80006e6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80006ea:	6053      	str	r3, [r2, #4]
  CLR_BIT(*MDMA_CCR,EN); // disable channel
 80006ec:	4b07      	ldr	r3, [pc, #28]	; (800070c <DMA1_Channel7_IRQHandler+0x54>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	4b06      	ldr	r3, [pc, #24]	; (800070c <DMA1_Channel7_IRQHandler+0x54>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	f022 0201 	bic.w	r2, r2, #1
 80006fa:	601a      	str	r2, [r3, #0]

  MDMA_callBackCH7();
 80006fc:	4b04      	ldr	r3, [pc, #16]	; (8000710 <DMA1_Channel7_IRQHandler+0x58>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4798      	blx	r3
}
 8000702:	bf00      	nop
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	40020000 	.word	0x40020000
 800070c:	20000038 	.word	0x20000038
 8000710:	20000034 	.word	0x20000034

08000714 <MGPIO_voidSetPAMode_CRL>:
#include "MGPIO_config.h"


///////// PORTA PIN direction //////////////////
void MGPIO_voidSetPAMode_CRL(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRL_BITS MGPIO_ModeBit0,MGPIOX_CRL_BITS MGPIO_ModeBit1,MGPIOX_CRL_BITS MGPIO_ConfigBit0,MGPIOX_CRL_BITS MGPIO_ConfigBit1)
{
 8000714:	b490      	push	{r4, r7}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	4604      	mov	r4, r0
 800071c:	4608      	mov	r0, r1
 800071e:	4611      	mov	r1, r2
 8000720:	461a      	mov	r2, r3
 8000722:	4623      	mov	r3, r4
 8000724:	71fb      	strb	r3, [r7, #7]
 8000726:	4603      	mov	r3, r0
 8000728:	71bb      	strb	r3, [r7, #6]
 800072a:	460b      	mov	r3, r1
 800072c:	717b      	strb	r3, [r7, #5]
 800072e:	4613      	mov	r3, r2
 8000730:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2b03      	cmp	r3, #3
 8000736:	f200 82cc 	bhi.w	8000cd2 <MGPIO_voidSetPAMode_CRL+0x5be>
 800073a:	a201      	add	r2, pc, #4	; (adr r2, 8000740 <MGPIO_voidSetPAMode_CRL+0x2c>)
 800073c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000740:	08000751 	.word	0x08000751
 8000744:	0800086f 	.word	0x0800086f
 8000748:	080009e5 	.word	0x080009e5
 800074c:	08000b57 	.word	0x08000b57
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 8000750:	79bb      	ldrb	r3, [r7, #6]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d12c      	bne.n	80007b0 <MGPIO_voidSetPAMode_CRL+0x9c>
    	{
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000756:	4ba2      	ldr	r3, [pc, #648]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	797a      	ldrb	r2, [r7, #5]
 800075c:	2101      	movs	r1, #1
 800075e:	fa01 f202 	lsl.w	r2, r1, r2
 8000762:	43d2      	mvns	r2, r2
 8000764:	4611      	mov	r1, r2
 8000766:	4a9e      	ldr	r2, [pc, #632]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000768:	400b      	ands	r3, r1
 800076a:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 800076c:	4b9c      	ldr	r3, [pc, #624]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	793a      	ldrb	r2, [r7, #4]
 8000772:	2101      	movs	r1, #1
 8000774:	fa01 f202 	lsl.w	r2, r1, r2
 8000778:	43d2      	mvns	r2, r2
 800077a:	4611      	mov	r1, r2
 800077c:	4a98      	ldr	r2, [pc, #608]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800077e:	400b      	ands	r3, r1
 8000780:	6013      	str	r3, [r2, #0]
             CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000782:	4b97      	ldr	r3, [pc, #604]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	7c3a      	ldrb	r2, [r7, #16]
 8000788:	2101      	movs	r1, #1
 800078a:	fa01 f202 	lsl.w	r2, r1, r2
 800078e:	43d2      	mvns	r2, r2
 8000790:	4611      	mov	r1, r2
 8000792:	4a93      	ldr	r2, [pc, #588]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000794:	400b      	ands	r3, r1
 8000796:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000798:	4b91      	ldr	r3, [pc, #580]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	7d3a      	ldrb	r2, [r7, #20]
 800079e:	2101      	movs	r1, #1
 80007a0:	fa01 f202 	lsl.w	r2, r1, r2
 80007a4:	43d2      	mvns	r2, r2
 80007a6:	4611      	mov	r1, r2
 80007a8:	4a8d      	ldr	r2, [pc, #564]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80007aa:	400b      	ands	r3, r1
 80007ac:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
		}

     break;
 80007ae:	e289      	b.n	8000cc4 <MGPIO_voidSetPAMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 80007b0:	79bb      	ldrb	r3, [r7, #6]
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	d12b      	bne.n	800080e <MGPIO_voidSetPAMode_CRL+0xfa>
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80007b6:	4b8a      	ldr	r3, [pc, #552]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	797a      	ldrb	r2, [r7, #5]
 80007bc:	2101      	movs	r1, #1
 80007be:	fa01 f202 	lsl.w	r2, r1, r2
 80007c2:	43d2      	mvns	r2, r2
 80007c4:	4611      	mov	r1, r2
 80007c6:	4a86      	ldr	r2, [pc, #536]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80007c8:	400b      	ands	r3, r1
 80007ca:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80007cc:	4b84      	ldr	r3, [pc, #528]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	793a      	ldrb	r2, [r7, #4]
 80007d2:	2101      	movs	r1, #1
 80007d4:	fa01 f202 	lsl.w	r2, r1, r2
 80007d8:	43d2      	mvns	r2, r2
 80007da:	4611      	mov	r1, r2
 80007dc:	4a80      	ldr	r2, [pc, #512]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80007de:	400b      	ands	r3, r1
 80007e0:	6013      	str	r3, [r2, #0]
    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80007e2:	4b7f      	ldr	r3, [pc, #508]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	7c3a      	ldrb	r2, [r7, #16]
 80007e8:	2101      	movs	r1, #1
 80007ea:	fa01 f202 	lsl.w	r2, r1, r2
 80007ee:	4611      	mov	r1, r2
 80007f0:	4a7b      	ldr	r2, [pc, #492]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80007f2:	430b      	orrs	r3, r1
 80007f4:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80007f6:	4b7a      	ldr	r3, [pc, #488]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	7d3a      	ldrb	r2, [r7, #20]
 80007fc:	2101      	movs	r1, #1
 80007fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000802:	43d2      	mvns	r2, r2
 8000804:	4611      	mov	r1, r2
 8000806:	4a76      	ldr	r2, [pc, #472]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000808:	400b      	ands	r3, r1
 800080a:	6013      	str	r3, [r2, #0]
     break;
 800080c:	e25a      	b.n	8000cc4 <MGPIO_voidSetPAMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 800080e:	79bb      	ldrb	r3, [r7, #6]
 8000810:	2b02      	cmp	r3, #2
 8000812:	f040 8257 	bne.w	8000cc4 <MGPIO_voidSetPAMode_CRL+0x5b0>
    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000816:	4b72      	ldr	r3, [pc, #456]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	797a      	ldrb	r2, [r7, #5]
 800081c:	2101      	movs	r1, #1
 800081e:	fa01 f202 	lsl.w	r2, r1, r2
 8000822:	43d2      	mvns	r2, r2
 8000824:	4611      	mov	r1, r2
 8000826:	4a6e      	ldr	r2, [pc, #440]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000828:	400b      	ands	r3, r1
 800082a:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 800082c:	4b6c      	ldr	r3, [pc, #432]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	793a      	ldrb	r2, [r7, #4]
 8000832:	2101      	movs	r1, #1
 8000834:	fa01 f202 	lsl.w	r2, r1, r2
 8000838:	43d2      	mvns	r2, r2
 800083a:	4611      	mov	r1, r2
 800083c:	4a68      	ldr	r2, [pc, #416]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800083e:	400b      	ands	r3, r1
 8000840:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000842:	4b67      	ldr	r3, [pc, #412]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	7c3a      	ldrb	r2, [r7, #16]
 8000848:	2101      	movs	r1, #1
 800084a:	fa01 f202 	lsl.w	r2, r1, r2
 800084e:	43d2      	mvns	r2, r2
 8000850:	4611      	mov	r1, r2
 8000852:	4a63      	ldr	r2, [pc, #396]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000854:	400b      	ands	r3, r1
 8000856:	6013      	str	r3, [r2, #0]
    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000858:	4b61      	ldr	r3, [pc, #388]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	7d3a      	ldrb	r2, [r7, #20]
 800085e:	2101      	movs	r1, #1
 8000860:	fa01 f202 	lsl.w	r2, r1, r2
 8000864:	4611      	mov	r1, r2
 8000866:	4a5e      	ldr	r2, [pc, #376]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000868:	430b      	orrs	r3, r1
 800086a:	6013      	str	r3, [r2, #0]
     break;
 800086c:	e22a      	b.n	8000cc4 <MGPIO_voidSetPAMode_CRL+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 800086e:	79bb      	ldrb	r3, [r7, #6]
 8000870:	2b03      	cmp	r3, #3
 8000872:	d12b      	bne.n	80008cc <MGPIO_voidSetPAMode_CRL+0x1b8>
    	{
    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000874:	4b5a      	ldr	r3, [pc, #360]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	797a      	ldrb	r2, [r7, #5]
 800087a:	2101      	movs	r1, #1
 800087c:	fa01 f202 	lsl.w	r2, r1, r2
 8000880:	4611      	mov	r1, r2
 8000882:	4a57      	ldr	r2, [pc, #348]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000884:	430b      	orrs	r3, r1
 8000886:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000888:	4b55      	ldr	r3, [pc, #340]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	793a      	ldrb	r2, [r7, #4]
 800088e:	2101      	movs	r1, #1
 8000890:	fa01 f202 	lsl.w	r2, r1, r2
 8000894:	43d2      	mvns	r2, r2
 8000896:	4611      	mov	r1, r2
 8000898:	4a51      	ldr	r2, [pc, #324]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800089a:	400b      	ands	r3, r1
 800089c:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 800089e:	4b50      	ldr	r3, [pc, #320]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	7c3a      	ldrb	r2, [r7, #16]
 80008a4:	2101      	movs	r1, #1
 80008a6:	fa01 f202 	lsl.w	r2, r1, r2
 80008aa:	43d2      	mvns	r2, r2
 80008ac:	4611      	mov	r1, r2
 80008ae:	4a4c      	ldr	r2, [pc, #304]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80008b0:	400b      	ands	r3, r1
 80008b2:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80008b4:	4b4a      	ldr	r3, [pc, #296]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	7d3a      	ldrb	r2, [r7, #20]
 80008ba:	2101      	movs	r1, #1
 80008bc:	fa01 f202 	lsl.w	r2, r1, r2
 80008c0:	43d2      	mvns	r2, r2
 80008c2:	4611      	mov	r1, r2
 80008c4:	4a46      	ldr	r2, [pc, #280]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80008c6:	400b      	ands	r3, r1
 80008c8:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);


    	}

    break;
 80008ca:	e1fd      	b.n	8000cc8 <MGPIO_voidSetPAMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80008cc:	79bb      	ldrb	r3, [r7, #6]
 80008ce:	2b04      	cmp	r3, #4
 80008d0:	d12a      	bne.n	8000928 <MGPIO_voidSetPAMode_CRL+0x214>
    		SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80008d2:	4b43      	ldr	r3, [pc, #268]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	797a      	ldrb	r2, [r7, #5]
 80008d8:	2101      	movs	r1, #1
 80008da:	fa01 f202 	lsl.w	r2, r1, r2
 80008de:	4611      	mov	r1, r2
 80008e0:	4a3f      	ldr	r2, [pc, #252]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80008e2:	430b      	orrs	r3, r1
 80008e4:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80008e6:	4b3e      	ldr	r3, [pc, #248]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	793a      	ldrb	r2, [r7, #4]
 80008ec:	2101      	movs	r1, #1
 80008ee:	fa01 f202 	lsl.w	r2, r1, r2
 80008f2:	43d2      	mvns	r2, r2
 80008f4:	4611      	mov	r1, r2
 80008f6:	4a3a      	ldr	r2, [pc, #232]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80008f8:	400b      	ands	r3, r1
 80008fa:	6013      	str	r3, [r2, #0]
    		SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80008fc:	4b38      	ldr	r3, [pc, #224]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	7c3a      	ldrb	r2, [r7, #16]
 8000902:	2101      	movs	r1, #1
 8000904:	fa01 f202 	lsl.w	r2, r1, r2
 8000908:	4611      	mov	r1, r2
 800090a:	4a35      	ldr	r2, [pc, #212]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800090c:	430b      	orrs	r3, r1
 800090e:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000910:	4b33      	ldr	r3, [pc, #204]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	7d3a      	ldrb	r2, [r7, #20]
 8000916:	2101      	movs	r1, #1
 8000918:	fa01 f202 	lsl.w	r2, r1, r2
 800091c:	43d2      	mvns	r2, r2
 800091e:	4611      	mov	r1, r2
 8000920:	4a2f      	ldr	r2, [pc, #188]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000922:	400b      	ands	r3, r1
 8000924:	6013      	str	r3, [r2, #0]
    break;
 8000926:	e1cf      	b.n	8000cc8 <MGPIO_voidSetPAMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000928:	79bb      	ldrb	r3, [r7, #6]
 800092a:	2b05      	cmp	r3, #5
 800092c:	d12a      	bne.n	8000984 <MGPIO_voidSetPAMode_CRL+0x270>
    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 800092e:	4b2c      	ldr	r3, [pc, #176]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	797a      	ldrb	r2, [r7, #5]
 8000934:	2101      	movs	r1, #1
 8000936:	fa01 f202 	lsl.w	r2, r1, r2
 800093a:	4611      	mov	r1, r2
 800093c:	4a28      	ldr	r2, [pc, #160]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800093e:	430b      	orrs	r3, r1
 8000940:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000942:	4b27      	ldr	r3, [pc, #156]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	793a      	ldrb	r2, [r7, #4]
 8000948:	2101      	movs	r1, #1
 800094a:	fa01 f202 	lsl.w	r2, r1, r2
 800094e:	43d2      	mvns	r2, r2
 8000950:	4611      	mov	r1, r2
 8000952:	4a23      	ldr	r2, [pc, #140]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000954:	400b      	ands	r3, r1
 8000956:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000958:	4b21      	ldr	r3, [pc, #132]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	7c3a      	ldrb	r2, [r7, #16]
 800095e:	2101      	movs	r1, #1
 8000960:	fa01 f202 	lsl.w	r2, r1, r2
 8000964:	43d2      	mvns	r2, r2
 8000966:	4611      	mov	r1, r2
 8000968:	4a1d      	ldr	r2, [pc, #116]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800096a:	400b      	ands	r3, r1
 800096c:	6013      	str	r3, [r2, #0]
    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 800096e:	4b1c      	ldr	r3, [pc, #112]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	7d3a      	ldrb	r2, [r7, #20]
 8000974:	2101      	movs	r1, #1
 8000976:	fa01 f202 	lsl.w	r2, r1, r2
 800097a:	4611      	mov	r1, r2
 800097c:	4a18      	ldr	r2, [pc, #96]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800097e:	430b      	orrs	r3, r1
 8000980:	6013      	str	r3, [r2, #0]
    break;
 8000982:	e1a1      	b.n	8000cc8 <MGPIO_voidSetPAMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000984:	79bb      	ldrb	r3, [r7, #6]
 8000986:	2b06      	cmp	r3, #6
 8000988:	f040 819e 	bne.w	8000cc8 <MGPIO_voidSetPAMode_CRL+0x5b4>
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 800098c:	4b14      	ldr	r3, [pc, #80]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	797a      	ldrb	r2, [r7, #5]
 8000992:	2101      	movs	r1, #1
 8000994:	fa01 f202 	lsl.w	r2, r1, r2
 8000998:	4611      	mov	r1, r2
 800099a:	4a11      	ldr	r2, [pc, #68]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 800099c:	430b      	orrs	r3, r1
 800099e:	6013      	str	r3, [r2, #0]
    		  CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 80009a0:	4b0f      	ldr	r3, [pc, #60]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	793a      	ldrb	r2, [r7, #4]
 80009a6:	2101      	movs	r1, #1
 80009a8:	fa01 f202 	lsl.w	r2, r1, r2
 80009ac:	43d2      	mvns	r2, r2
 80009ae:	4611      	mov	r1, r2
 80009b0:	4a0b      	ldr	r2, [pc, #44]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80009b2:	400b      	ands	r3, r1
 80009b4:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 80009b6:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	7c3a      	ldrb	r2, [r7, #16]
 80009bc:	2101      	movs	r1, #1
 80009be:	fa01 f202 	lsl.w	r2, r1, r2
 80009c2:	4611      	mov	r1, r2
 80009c4:	4a06      	ldr	r2, [pc, #24]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80009c6:	430b      	orrs	r3, r1
 80009c8:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 80009ca:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	7d3a      	ldrb	r2, [r7, #20]
 80009d0:	2101      	movs	r1, #1
 80009d2:	fa01 f202 	lsl.w	r2, r1, r2
 80009d6:	4611      	mov	r1, r2
 80009d8:	4a01      	ldr	r2, [pc, #4]	; (80009e0 <MGPIO_voidSetPAMode_CRL+0x2cc>)
 80009da:	430b      	orrs	r3, r1
 80009dc:	6013      	str	r3, [r2, #0]
    break;
 80009de:	e173      	b.n	8000cc8 <MGPIO_voidSetPAMode_CRL+0x5b4>
 80009e0:	40010800 	.word	0x40010800
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80009e4:	79bb      	ldrb	r3, [r7, #6]
 80009e6:	2b03      	cmp	r3, #3
 80009e8:	d12b      	bne.n	8000a42 <MGPIO_voidSetPAMode_CRL+0x32e>
    	    	{

    	            CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 80009ea:	4b9f      	ldr	r3, [pc, #636]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	797a      	ldrb	r2, [r7, #5]
 80009f0:	2101      	movs	r1, #1
 80009f2:	fa01 f202 	lsl.w	r2, r1, r2
 80009f6:	43d2      	mvns	r2, r2
 80009f8:	4611      	mov	r1, r2
 80009fa:	4a9b      	ldr	r2, [pc, #620]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 80009fc:	400b      	ands	r3, r1
 80009fe:	6013      	str	r3, [r2, #0]
    	            SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000a00:	4b99      	ldr	r3, [pc, #612]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	793a      	ldrb	r2, [r7, #4]
 8000a06:	2101      	movs	r1, #1
 8000a08:	fa01 f202 	lsl.w	r2, r1, r2
 8000a0c:	4611      	mov	r1, r2
 8000a0e:	4a96      	ldr	r2, [pc, #600]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a10:	430b      	orrs	r3, r1
 8000a12:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000a14:	4b94      	ldr	r3, [pc, #592]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	7c3a      	ldrb	r2, [r7, #16]
 8000a1a:	2101      	movs	r1, #1
 8000a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a20:	43d2      	mvns	r2, r2
 8000a22:	4611      	mov	r1, r2
 8000a24:	4a90      	ldr	r2, [pc, #576]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a26:	400b      	ands	r3, r1
 8000a28:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000a2a:	4b8f      	ldr	r3, [pc, #572]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	7d3a      	ldrb	r2, [r7, #20]
 8000a30:	2101      	movs	r1, #1
 8000a32:	fa01 f202 	lsl.w	r2, r1, r2
 8000a36:	43d2      	mvns	r2, r2
 8000a38:	4611      	mov	r1, r2
 8000a3a:	4a8b      	ldr	r2, [pc, #556]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a3c:	400b      	ands	r3, r1
 8000a3e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
    	    	}


     break;
 8000a40:	e144      	b.n	8000ccc <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000a42:	79bb      	ldrb	r3, [r7, #6]
 8000a44:	2b04      	cmp	r3, #4
 8000a46:	d12a      	bne.n	8000a9e <MGPIO_voidSetPAMode_CRL+0x38a>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000a48:	4b87      	ldr	r3, [pc, #540]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	797a      	ldrb	r2, [r7, #5]
 8000a4e:	2101      	movs	r1, #1
 8000a50:	fa01 f202 	lsl.w	r2, r1, r2
 8000a54:	43d2      	mvns	r2, r2
 8000a56:	4611      	mov	r1, r2
 8000a58:	4a83      	ldr	r2, [pc, #524]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a5a:	400b      	ands	r3, r1
 8000a5c:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000a5e:	4b82      	ldr	r3, [pc, #520]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	793a      	ldrb	r2, [r7, #4]
 8000a64:	2101      	movs	r1, #1
 8000a66:	fa01 f202 	lsl.w	r2, r1, r2
 8000a6a:	4611      	mov	r1, r2
 8000a6c:	4a7e      	ldr	r2, [pc, #504]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a6e:	430b      	orrs	r3, r1
 8000a70:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000a72:	4b7d      	ldr	r3, [pc, #500]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	7c3a      	ldrb	r2, [r7, #16]
 8000a78:	2101      	movs	r1, #1
 8000a7a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a7e:	4611      	mov	r1, r2
 8000a80:	4a79      	ldr	r2, [pc, #484]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a82:	430b      	orrs	r3, r1
 8000a84:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000a86:	4b78      	ldr	r3, [pc, #480]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	7d3a      	ldrb	r2, [r7, #20]
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a92:	43d2      	mvns	r2, r2
 8000a94:	4611      	mov	r1, r2
 8000a96:	4a74      	ldr	r2, [pc, #464]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000a98:	400b      	ands	r3, r1
 8000a9a:	6013      	str	r3, [r2, #0]
     break;
 8000a9c:	e116      	b.n	8000ccc <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000a9e:	79bb      	ldrb	r3, [r7, #6]
 8000aa0:	2b05      	cmp	r3, #5
 8000aa2:	d12a      	bne.n	8000afa <MGPIO_voidSetPAMode_CRL+0x3e6>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000aa4:	4b70      	ldr	r3, [pc, #448]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	797a      	ldrb	r2, [r7, #5]
 8000aaa:	2101      	movs	r1, #1
 8000aac:	fa01 f202 	lsl.w	r2, r1, r2
 8000ab0:	43d2      	mvns	r2, r2
 8000ab2:	4611      	mov	r1, r2
 8000ab4:	4a6c      	ldr	r2, [pc, #432]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000ab6:	400b      	ands	r3, r1
 8000ab8:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000aba:	4b6b      	ldr	r3, [pc, #428]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	793a      	ldrb	r2, [r7, #4]
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ac6:	4611      	mov	r1, r2
 8000ac8:	4a67      	ldr	r2, [pc, #412]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000aca:	430b      	orrs	r3, r1
 8000acc:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000ace:	4b66      	ldr	r3, [pc, #408]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	7c3a      	ldrb	r2, [r7, #16]
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8000ada:	43d2      	mvns	r2, r2
 8000adc:	4611      	mov	r1, r2
 8000ade:	4a62      	ldr	r2, [pc, #392]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000ae0:	400b      	ands	r3, r1
 8000ae2:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000ae4:	4b60      	ldr	r3, [pc, #384]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	7d3a      	ldrb	r2, [r7, #20]
 8000aea:	2101      	movs	r1, #1
 8000aec:	fa01 f202 	lsl.w	r2, r1, r2
 8000af0:	4611      	mov	r1, r2
 8000af2:	4a5d      	ldr	r2, [pc, #372]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000af4:	430b      	orrs	r3, r1
 8000af6:	6013      	str	r3, [r2, #0]
     break;
 8000af8:	e0e8      	b.n	8000ccc <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000afa:	79bb      	ldrb	r3, [r7, #6]
 8000afc:	2b06      	cmp	r3, #6
 8000afe:	f040 80e5 	bne.w	8000ccc <MGPIO_voidSetPAMode_CRL+0x5b8>
    	    		CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000b02:	4b59      	ldr	r3, [pc, #356]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	797a      	ldrb	r2, [r7, #5]
 8000b08:	2101      	movs	r1, #1
 8000b0a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b0e:	43d2      	mvns	r2, r2
 8000b10:	4611      	mov	r1, r2
 8000b12:	4a55      	ldr	r2, [pc, #340]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b14:	400b      	ands	r3, r1
 8000b16:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000b18:	4b53      	ldr	r3, [pc, #332]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	793a      	ldrb	r2, [r7, #4]
 8000b1e:	2101      	movs	r1, #1
 8000b20:	fa01 f202 	lsl.w	r2, r1, r2
 8000b24:	4611      	mov	r1, r2
 8000b26:	4a50      	ldr	r2, [pc, #320]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b28:	430b      	orrs	r3, r1
 8000b2a:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000b2c:	4b4e      	ldr	r3, [pc, #312]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	7c3a      	ldrb	r2, [r7, #16]
 8000b32:	2101      	movs	r1, #1
 8000b34:	fa01 f202 	lsl.w	r2, r1, r2
 8000b38:	4611      	mov	r1, r2
 8000b3a:	4a4b      	ldr	r2, [pc, #300]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b3c:	430b      	orrs	r3, r1
 8000b3e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000b40:	4b49      	ldr	r3, [pc, #292]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	7d3a      	ldrb	r2, [r7, #20]
 8000b46:	2101      	movs	r1, #1
 8000b48:	fa01 f202 	lsl.w	r2, r1, r2
 8000b4c:	4611      	mov	r1, r2
 8000b4e:	4a46      	ldr	r2, [pc, #280]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b50:	430b      	orrs	r3, r1
 8000b52:	6013      	str	r3, [r2, #0]
     break;
 8000b54:	e0ba      	b.n	8000ccc <MGPIO_voidSetPAMode_CRL+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8000b56:	79bb      	ldrb	r3, [r7, #6]
 8000b58:	2b03      	cmp	r3, #3
 8000b5a:	d12a      	bne.n	8000bb2 <MGPIO_voidSetPAMode_CRL+0x49e>
    	    	{
    		      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000b5c:	4b42      	ldr	r3, [pc, #264]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	797a      	ldrb	r2, [r7, #5]
 8000b62:	2101      	movs	r1, #1
 8000b64:	fa01 f202 	lsl.w	r2, r1, r2
 8000b68:	4611      	mov	r1, r2
 8000b6a:	4a3f      	ldr	r2, [pc, #252]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b6c:	430b      	orrs	r3, r1
 8000b6e:	6013      	str	r3, [r2, #0]
    		      SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000b70:	4b3d      	ldr	r3, [pc, #244]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	793a      	ldrb	r2, [r7, #4]
 8000b76:	2101      	movs	r1, #1
 8000b78:	fa01 f202 	lsl.w	r2, r1, r2
 8000b7c:	4611      	mov	r1, r2
 8000b7e:	4a3a      	ldr	r2, [pc, #232]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b80:	430b      	orrs	r3, r1
 8000b82:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000b84:	4b38      	ldr	r3, [pc, #224]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	7c3a      	ldrb	r2, [r7, #16]
 8000b8a:	2101      	movs	r1, #1
 8000b8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b90:	43d2      	mvns	r2, r2
 8000b92:	4611      	mov	r1, r2
 8000b94:	4a34      	ldr	r2, [pc, #208]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b96:	400b      	ands	r3, r1
 8000b98:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000b9a:	4b33      	ldr	r3, [pc, #204]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	7d3a      	ldrb	r2, [r7, #20]
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ba6:	43d2      	mvns	r2, r2
 8000ba8:	4611      	mov	r1, r2
 8000baa:	4a2f      	ldr	r2, [pc, #188]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000bac:	400b      	ands	r3, r1
 8000bae:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
    	    	}

     break;
 8000bb0:	e08e      	b.n	8000cd0 <MGPIO_voidSetPAMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000bb2:	79bb      	ldrb	r3, [r7, #6]
 8000bb4:	2b04      	cmp	r3, #4
 8000bb6:	d129      	bne.n	8000c0c <MGPIO_voidSetPAMode_CRL+0x4f8>
    	    		   SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000bb8:	4b2b      	ldr	r3, [pc, #172]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	797a      	ldrb	r2, [r7, #5]
 8000bbe:	2101      	movs	r1, #1
 8000bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8000bc4:	4611      	mov	r1, r2
 8000bc6:	4a28      	ldr	r2, [pc, #160]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000bc8:	430b      	orrs	r3, r1
 8000bca:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000bcc:	4b26      	ldr	r3, [pc, #152]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	793a      	ldrb	r2, [r7, #4]
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	fa01 f202 	lsl.w	r2, r1, r2
 8000bd8:	4611      	mov	r1, r2
 8000bda:	4a23      	ldr	r2, [pc, #140]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000bdc:	430b      	orrs	r3, r1
 8000bde:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000be0:	4b21      	ldr	r3, [pc, #132]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	7c3a      	ldrb	r2, [r7, #16]
 8000be6:	2101      	movs	r1, #1
 8000be8:	fa01 f202 	lsl.w	r2, r1, r2
 8000bec:	4611      	mov	r1, r2
 8000bee:	4a1e      	ldr	r2, [pc, #120]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000bf0:	430b      	orrs	r3, r1
 8000bf2:	6013      	str	r3, [r2, #0]
    	    		   CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000bf4:	4b1c      	ldr	r3, [pc, #112]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	7d3a      	ldrb	r2, [r7, #20]
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	fa01 f202 	lsl.w	r2, r1, r2
 8000c00:	43d2      	mvns	r2, r2
 8000c02:	4611      	mov	r1, r2
 8000c04:	4a18      	ldr	r2, [pc, #96]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000c06:	400b      	ands	r3, r1
 8000c08:	6013      	str	r3, [r2, #0]
     break;
 8000c0a:	e061      	b.n	8000cd0 <MGPIO_voidSetPAMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000c0c:	79bb      	ldrb	r3, [r7, #6]
 8000c0e:	2b05      	cmp	r3, #5
 8000c10:	d12c      	bne.n	8000c6c <MGPIO_voidSetPAMode_CRL+0x558>
    	    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000c12:	4b15      	ldr	r3, [pc, #84]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	797a      	ldrb	r2, [r7, #5]
 8000c18:	2101      	movs	r1, #1
 8000c1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c1e:	4611      	mov	r1, r2
 8000c20:	4a11      	ldr	r2, [pc, #68]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000c22:	430b      	orrs	r3, r1
 8000c24:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000c26:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	793a      	ldrb	r2, [r7, #4]
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c32:	4611      	mov	r1, r2
 8000c34:	4a0c      	ldr	r2, [pc, #48]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000c36:	430b      	orrs	r3, r1
 8000c38:	6013      	str	r3, [r2, #0]
    	    		 CLR_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000c3a:	4b0b      	ldr	r3, [pc, #44]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	7c3a      	ldrb	r2, [r7, #16]
 8000c40:	2101      	movs	r1, #1
 8000c42:	fa01 f202 	lsl.w	r2, r1, r2
 8000c46:	43d2      	mvns	r2, r2
 8000c48:	4611      	mov	r1, r2
 8000c4a:	4a07      	ldr	r2, [pc, #28]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000c4c:	400b      	ands	r3, r1
 8000c4e:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000c50:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	7d3a      	ldrb	r2, [r7, #20]
 8000c56:	2101      	movs	r1, #1
 8000c58:	fa01 f202 	lsl.w	r2, r1, r2
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	4a02      	ldr	r2, [pc, #8]	; (8000c68 <MGPIO_voidSetPAMode_CRL+0x554>)
 8000c60:	430b      	orrs	r3, r1
 8000c62:	6013      	str	r3, [r2, #0]
     break;
 8000c64:	e034      	b.n	8000cd0 <MGPIO_voidSetPAMode_CRL+0x5bc>
 8000c66:	bf00      	nop
 8000c68:	40010800 	.word	0x40010800
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000c6c:	79bb      	ldrb	r3, [r7, #6]
 8000c6e:	2b06      	cmp	r3, #6
 8000c70:	d12e      	bne.n	8000cd0 <MGPIO_voidSetPAMode_CRL+0x5bc>
    	    		SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit0);
 8000c72:	4b1a      	ldr	r3, [pc, #104]	; (8000cdc <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	797a      	ldrb	r2, [r7, #5]
 8000c78:	2101      	movs	r1, #1
 8000c7a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c7e:	4611      	mov	r1, r2
 8000c80:	4a16      	ldr	r2, [pc, #88]	; (8000cdc <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000c82:	430b      	orrs	r3, r1
 8000c84:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ModeBit1);
 8000c86:	4b15      	ldr	r3, [pc, #84]	; (8000cdc <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	793a      	ldrb	r2, [r7, #4]
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c92:	4611      	mov	r1, r2
 8000c94:	4a11      	ldr	r2, [pc, #68]	; (8000cdc <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000c96:	430b      	orrs	r3, r1
 8000c98:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit0);
 8000c9a:	4b10      	ldr	r3, [pc, #64]	; (8000cdc <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	7c3a      	ldrb	r2, [r7, #16]
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ca6:	4611      	mov	r1, r2
 8000ca8:	4a0c      	ldr	r2, [pc, #48]	; (8000cdc <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000caa:	430b      	orrs	r3, r1
 8000cac:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRL,MGPIO_ConfigBit1);
 8000cae:	4b0b      	ldr	r3, [pc, #44]	; (8000cdc <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	7d3a      	ldrb	r2, [r7, #20]
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	fa01 f202 	lsl.w	r2, r1, r2
 8000cba:	4611      	mov	r1, r2
 8000cbc:	4a07      	ldr	r2, [pc, #28]	; (8000cdc <MGPIO_voidSetPAMode_CRL+0x5c8>)
 8000cbe:	430b      	orrs	r3, r1
 8000cc0:	6013      	str	r3, [r2, #0]
     break;
 8000cc2:	e005      	b.n	8000cd0 <MGPIO_voidSetPAMode_CRL+0x5bc>
     break;
 8000cc4:	bf00      	nop
 8000cc6:	e004      	b.n	8000cd2 <MGPIO_voidSetPAMode_CRL+0x5be>
    break;
 8000cc8:	bf00      	nop
 8000cca:	e002      	b.n	8000cd2 <MGPIO_voidSetPAMode_CRL+0x5be>
     break;
 8000ccc:	bf00      	nop
 8000cce:	e000      	b.n	8000cd2 <MGPIO_voidSetPAMode_CRL+0x5be>
     break;
 8000cd0:	bf00      	nop
  }

}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bc90      	pop	{r4, r7}
 8000cda:	4770      	bx	lr
 8000cdc:	40010800 	.word	0x40010800

08000ce0 <MGPIO_voidSetPAMode_CRH>:


void MGPIO_voidSetPAMode_CRH(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRH_BITS MGPIO_ModeBit0,MGPIOX_CRH_BITS MGPIO_ModeBit1,MGPIOX_CRH_BITS MGPIO_ConfigBit0,MGPIOX_CRH_BITS MGPIO_ConfigBit1)
{
 8000ce0:	b490      	push	{r4, r7}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4604      	mov	r4, r0
 8000ce8:	4608      	mov	r0, r1
 8000cea:	4611      	mov	r1, r2
 8000cec:	461a      	mov	r2, r3
 8000cee:	4623      	mov	r3, r4
 8000cf0:	71fb      	strb	r3, [r7, #7]
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	71bb      	strb	r3, [r7, #6]
 8000cf6:	460b      	mov	r3, r1
 8000cf8:	717b      	strb	r3, [r7, #5]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	2b03      	cmp	r3, #3
 8000d02:	f200 82cc 	bhi.w	800129e <MGPIO_voidSetPAMode_CRH+0x5be>
 8000d06:	a201      	add	r2, pc, #4	; (adr r2, 8000d0c <MGPIO_voidSetPAMode_CRH+0x2c>)
 8000d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d0c:	08000d1d 	.word	0x08000d1d
 8000d10:	08000e3b 	.word	0x08000e3b
 8000d14:	08000fb1 	.word	0x08000fb1
 8000d18:	08001123 	.word	0x08001123
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 8000d1c:	79bb      	ldrb	r3, [r7, #6]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d12c      	bne.n	8000d7c <MGPIO_voidSetPAMode_CRH+0x9c>
    	{
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000d22:	4ba2      	ldr	r3, [pc, #648]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	797a      	ldrb	r2, [r7, #5]
 8000d28:	2101      	movs	r1, #1
 8000d2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d2e:	43d2      	mvns	r2, r2
 8000d30:	4611      	mov	r1, r2
 8000d32:	4a9e      	ldr	r2, [pc, #632]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d34:	400b      	ands	r3, r1
 8000d36:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000d38:	4b9c      	ldr	r3, [pc, #624]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	793a      	ldrb	r2, [r7, #4]
 8000d3e:	2101      	movs	r1, #1
 8000d40:	fa01 f202 	lsl.w	r2, r1, r2
 8000d44:	43d2      	mvns	r2, r2
 8000d46:	4611      	mov	r1, r2
 8000d48:	4a98      	ldr	r2, [pc, #608]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d4a:	400b      	ands	r3, r1
 8000d4c:	6053      	str	r3, [r2, #4]
             CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000d4e:	4b97      	ldr	r3, [pc, #604]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	7c3a      	ldrb	r2, [r7, #16]
 8000d54:	2101      	movs	r1, #1
 8000d56:	fa01 f202 	lsl.w	r2, r1, r2
 8000d5a:	43d2      	mvns	r2, r2
 8000d5c:	4611      	mov	r1, r2
 8000d5e:	4a93      	ldr	r2, [pc, #588]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d60:	400b      	ands	r3, r1
 8000d62:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000d64:	4b91      	ldr	r3, [pc, #580]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	7d3a      	ldrb	r2, [r7, #20]
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d70:	43d2      	mvns	r2, r2
 8000d72:	4611      	mov	r1, r2
 8000d74:	4a8d      	ldr	r2, [pc, #564]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d76:	400b      	ands	r3, r1
 8000d78:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
		}

     break;
 8000d7a:	e289      	b.n	8001290 <MGPIO_voidSetPAMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 8000d7c:	79bb      	ldrb	r3, [r7, #6]
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d12b      	bne.n	8000dda <MGPIO_voidSetPAMode_CRH+0xfa>
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000d82:	4b8a      	ldr	r3, [pc, #552]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	797a      	ldrb	r2, [r7, #5]
 8000d88:	2101      	movs	r1, #1
 8000d8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d8e:	43d2      	mvns	r2, r2
 8000d90:	4611      	mov	r1, r2
 8000d92:	4a86      	ldr	r2, [pc, #536]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d94:	400b      	ands	r3, r1
 8000d96:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000d98:	4b84      	ldr	r3, [pc, #528]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	793a      	ldrb	r2, [r7, #4]
 8000d9e:	2101      	movs	r1, #1
 8000da0:	fa01 f202 	lsl.w	r2, r1, r2
 8000da4:	43d2      	mvns	r2, r2
 8000da6:	4611      	mov	r1, r2
 8000da8:	4a80      	ldr	r2, [pc, #512]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000daa:	400b      	ands	r3, r1
 8000dac:	6053      	str	r3, [r2, #4]
    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000dae:	4b7f      	ldr	r3, [pc, #508]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	7c3a      	ldrb	r2, [r7, #16]
 8000db4:	2101      	movs	r1, #1
 8000db6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dba:	4611      	mov	r1, r2
 8000dbc:	4a7b      	ldr	r2, [pc, #492]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000dbe:	430b      	orrs	r3, r1
 8000dc0:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000dc2:	4b7a      	ldr	r3, [pc, #488]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	7d3a      	ldrb	r2, [r7, #20]
 8000dc8:	2101      	movs	r1, #1
 8000dca:	fa01 f202 	lsl.w	r2, r1, r2
 8000dce:	43d2      	mvns	r2, r2
 8000dd0:	4611      	mov	r1, r2
 8000dd2:	4a76      	ldr	r2, [pc, #472]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000dd4:	400b      	ands	r3, r1
 8000dd6:	6053      	str	r3, [r2, #4]
     break;
 8000dd8:	e25a      	b.n	8001290 <MGPIO_voidSetPAMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 8000dda:	79bb      	ldrb	r3, [r7, #6]
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	f040 8257 	bne.w	8001290 <MGPIO_voidSetPAMode_CRH+0x5b0>
    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000de2:	4b72      	ldr	r3, [pc, #456]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	797a      	ldrb	r2, [r7, #5]
 8000de8:	2101      	movs	r1, #1
 8000dea:	fa01 f202 	lsl.w	r2, r1, r2
 8000dee:	43d2      	mvns	r2, r2
 8000df0:	4611      	mov	r1, r2
 8000df2:	4a6e      	ldr	r2, [pc, #440]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000df4:	400b      	ands	r3, r1
 8000df6:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000df8:	4b6c      	ldr	r3, [pc, #432]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	793a      	ldrb	r2, [r7, #4]
 8000dfe:	2101      	movs	r1, #1
 8000e00:	fa01 f202 	lsl.w	r2, r1, r2
 8000e04:	43d2      	mvns	r2, r2
 8000e06:	4611      	mov	r1, r2
 8000e08:	4a68      	ldr	r2, [pc, #416]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e0a:	400b      	ands	r3, r1
 8000e0c:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000e0e:	4b67      	ldr	r3, [pc, #412]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	7c3a      	ldrb	r2, [r7, #16]
 8000e14:	2101      	movs	r1, #1
 8000e16:	fa01 f202 	lsl.w	r2, r1, r2
 8000e1a:	43d2      	mvns	r2, r2
 8000e1c:	4611      	mov	r1, r2
 8000e1e:	4a63      	ldr	r2, [pc, #396]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e20:	400b      	ands	r3, r1
 8000e22:	6053      	str	r3, [r2, #4]
    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000e24:	4b61      	ldr	r3, [pc, #388]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	7d3a      	ldrb	r2, [r7, #20]
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e30:	4611      	mov	r1, r2
 8000e32:	4a5e      	ldr	r2, [pc, #376]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e34:	430b      	orrs	r3, r1
 8000e36:	6053      	str	r3, [r2, #4]
     break;
 8000e38:	e22a      	b.n	8001290 <MGPIO_voidSetPAMode_CRH+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8000e3a:	79bb      	ldrb	r3, [r7, #6]
 8000e3c:	2b03      	cmp	r3, #3
 8000e3e:	d12b      	bne.n	8000e98 <MGPIO_voidSetPAMode_CRH+0x1b8>
    	{
    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000e40:	4b5a      	ldr	r3, [pc, #360]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	797a      	ldrb	r2, [r7, #5]
 8000e46:	2101      	movs	r1, #1
 8000e48:	fa01 f202 	lsl.w	r2, r1, r2
 8000e4c:	4611      	mov	r1, r2
 8000e4e:	4a57      	ldr	r2, [pc, #348]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e50:	430b      	orrs	r3, r1
 8000e52:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000e54:	4b55      	ldr	r3, [pc, #340]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	793a      	ldrb	r2, [r7, #4]
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e60:	43d2      	mvns	r2, r2
 8000e62:	4611      	mov	r1, r2
 8000e64:	4a51      	ldr	r2, [pc, #324]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e66:	400b      	ands	r3, r1
 8000e68:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000e6a:	4b50      	ldr	r3, [pc, #320]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	7c3a      	ldrb	r2, [r7, #16]
 8000e70:	2101      	movs	r1, #1
 8000e72:	fa01 f202 	lsl.w	r2, r1, r2
 8000e76:	43d2      	mvns	r2, r2
 8000e78:	4611      	mov	r1, r2
 8000e7a:	4a4c      	ldr	r2, [pc, #304]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e7c:	400b      	ands	r3, r1
 8000e7e:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000e80:	4b4a      	ldr	r3, [pc, #296]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	7d3a      	ldrb	r2, [r7, #20]
 8000e86:	2101      	movs	r1, #1
 8000e88:	fa01 f202 	lsl.w	r2, r1, r2
 8000e8c:	43d2      	mvns	r2, r2
 8000e8e:	4611      	mov	r1, r2
 8000e90:	4a46      	ldr	r2, [pc, #280]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000e92:	400b      	ands	r3, r1
 8000e94:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);


    	}

    break;
 8000e96:	e1fd      	b.n	8001294 <MGPIO_voidSetPAMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8000e98:	79bb      	ldrb	r3, [r7, #6]
 8000e9a:	2b04      	cmp	r3, #4
 8000e9c:	d12a      	bne.n	8000ef4 <MGPIO_voidSetPAMode_CRH+0x214>
    		SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000e9e:	4b43      	ldr	r3, [pc, #268]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	797a      	ldrb	r2, [r7, #5]
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eaa:	4611      	mov	r1, r2
 8000eac:	4a3f      	ldr	r2, [pc, #252]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000eae:	430b      	orrs	r3, r1
 8000eb0:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000eb2:	4b3e      	ldr	r3, [pc, #248]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	793a      	ldrb	r2, [r7, #4]
 8000eb8:	2101      	movs	r1, #1
 8000eba:	fa01 f202 	lsl.w	r2, r1, r2
 8000ebe:	43d2      	mvns	r2, r2
 8000ec0:	4611      	mov	r1, r2
 8000ec2:	4a3a      	ldr	r2, [pc, #232]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000ec4:	400b      	ands	r3, r1
 8000ec6:	6053      	str	r3, [r2, #4]
    		SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000ec8:	4b38      	ldr	r3, [pc, #224]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	7c3a      	ldrb	r2, [r7, #16]
 8000ece:	2101      	movs	r1, #1
 8000ed0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	4a35      	ldr	r2, [pc, #212]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000ed8:	430b      	orrs	r3, r1
 8000eda:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000edc:	4b33      	ldr	r3, [pc, #204]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	7d3a      	ldrb	r2, [r7, #20]
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ee8:	43d2      	mvns	r2, r2
 8000eea:	4611      	mov	r1, r2
 8000eec:	4a2f      	ldr	r2, [pc, #188]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000eee:	400b      	ands	r3, r1
 8000ef0:	6053      	str	r3, [r2, #4]
    break;
 8000ef2:	e1cf      	b.n	8001294 <MGPIO_voidSetPAMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8000ef4:	79bb      	ldrb	r3, [r7, #6]
 8000ef6:	2b05      	cmp	r3, #5
 8000ef8:	d12a      	bne.n	8000f50 <MGPIO_voidSetPAMode_CRH+0x270>
    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000efa:	4b2c      	ldr	r3, [pc, #176]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	797a      	ldrb	r2, [r7, #5]
 8000f00:	2101      	movs	r1, #1
 8000f02:	fa01 f202 	lsl.w	r2, r1, r2
 8000f06:	4611      	mov	r1, r2
 8000f08:	4a28      	ldr	r2, [pc, #160]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f0a:	430b      	orrs	r3, r1
 8000f0c:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000f0e:	4b27      	ldr	r3, [pc, #156]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	793a      	ldrb	r2, [r7, #4]
 8000f14:	2101      	movs	r1, #1
 8000f16:	fa01 f202 	lsl.w	r2, r1, r2
 8000f1a:	43d2      	mvns	r2, r2
 8000f1c:	4611      	mov	r1, r2
 8000f1e:	4a23      	ldr	r2, [pc, #140]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f20:	400b      	ands	r3, r1
 8000f22:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000f24:	4b21      	ldr	r3, [pc, #132]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	7c3a      	ldrb	r2, [r7, #16]
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f30:	43d2      	mvns	r2, r2
 8000f32:	4611      	mov	r1, r2
 8000f34:	4a1d      	ldr	r2, [pc, #116]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f36:	400b      	ands	r3, r1
 8000f38:	6053      	str	r3, [r2, #4]
    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000f3a:	4b1c      	ldr	r3, [pc, #112]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	7d3a      	ldrb	r2, [r7, #20]
 8000f40:	2101      	movs	r1, #1
 8000f42:	fa01 f202 	lsl.w	r2, r1, r2
 8000f46:	4611      	mov	r1, r2
 8000f48:	4a18      	ldr	r2, [pc, #96]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f4a:	430b      	orrs	r3, r1
 8000f4c:	6053      	str	r3, [r2, #4]
    break;
 8000f4e:	e1a1      	b.n	8001294 <MGPIO_voidSetPAMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8000f50:	79bb      	ldrb	r3, [r7, #6]
 8000f52:	2b06      	cmp	r3, #6
 8000f54:	f040 819e 	bne.w	8001294 <MGPIO_voidSetPAMode_CRH+0x5b4>
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000f58:	4b14      	ldr	r3, [pc, #80]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	797a      	ldrb	r2, [r7, #5]
 8000f5e:	2101      	movs	r1, #1
 8000f60:	fa01 f202 	lsl.w	r2, r1, r2
 8000f64:	4611      	mov	r1, r2
 8000f66:	4a11      	ldr	r2, [pc, #68]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f68:	430b      	orrs	r3, r1
 8000f6a:	6053      	str	r3, [r2, #4]
    		  CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000f6c:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	793a      	ldrb	r2, [r7, #4]
 8000f72:	2101      	movs	r1, #1
 8000f74:	fa01 f202 	lsl.w	r2, r1, r2
 8000f78:	43d2      	mvns	r2, r2
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4a0b      	ldr	r2, [pc, #44]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f7e:	400b      	ands	r3, r1
 8000f80:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000f82:	4b0a      	ldr	r3, [pc, #40]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	7c3a      	ldrb	r2, [r7, #16]
 8000f88:	2101      	movs	r1, #1
 8000f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4a06      	ldr	r2, [pc, #24]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f92:	430b      	orrs	r3, r1
 8000f94:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000f96:	4b05      	ldr	r3, [pc, #20]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	7d3a      	ldrb	r2, [r7, #20]
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	fa01 f202 	lsl.w	r2, r1, r2
 8000fa2:	4611      	mov	r1, r2
 8000fa4:	4a01      	ldr	r2, [pc, #4]	; (8000fac <MGPIO_voidSetPAMode_CRH+0x2cc>)
 8000fa6:	430b      	orrs	r3, r1
 8000fa8:	6053      	str	r3, [r2, #4]
    break;
 8000faa:	e173      	b.n	8001294 <MGPIO_voidSetPAMode_CRH+0x5b4>
 8000fac:	40010800 	.word	0x40010800
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8000fb0:	79bb      	ldrb	r3, [r7, #6]
 8000fb2:	2b03      	cmp	r3, #3
 8000fb4:	d12b      	bne.n	800100e <MGPIO_voidSetPAMode_CRH+0x32e>
    	    	{

    	            CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8000fb6:	4b9f      	ldr	r3, [pc, #636]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	797a      	ldrb	r2, [r7, #5]
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	fa01 f202 	lsl.w	r2, r1, r2
 8000fc2:	43d2      	mvns	r2, r2
 8000fc4:	4611      	mov	r1, r2
 8000fc6:	4a9b      	ldr	r2, [pc, #620]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000fc8:	400b      	ands	r3, r1
 8000fca:	6053      	str	r3, [r2, #4]
    	            SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8000fcc:	4b99      	ldr	r3, [pc, #612]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	793a      	ldrb	r2, [r7, #4]
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd8:	4611      	mov	r1, r2
 8000fda:	4a96      	ldr	r2, [pc, #600]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000fdc:	430b      	orrs	r3, r1
 8000fde:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8000fe0:	4b94      	ldr	r3, [pc, #592]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	7c3a      	ldrb	r2, [r7, #16]
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fec:	43d2      	mvns	r2, r2
 8000fee:	4611      	mov	r1, r2
 8000ff0:	4a90      	ldr	r2, [pc, #576]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000ff2:	400b      	ands	r3, r1
 8000ff4:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8000ff6:	4b8f      	ldr	r3, [pc, #572]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	7d3a      	ldrb	r2, [r7, #20]
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	fa01 f202 	lsl.w	r2, r1, r2
 8001002:	43d2      	mvns	r2, r2
 8001004:	4611      	mov	r1, r2
 8001006:	4a8b      	ldr	r2, [pc, #556]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001008:	400b      	ands	r3, r1
 800100a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
    	    	}


     break;
 800100c:	e144      	b.n	8001298 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800100e:	79bb      	ldrb	r3, [r7, #6]
 8001010:	2b04      	cmp	r3, #4
 8001012:	d12a      	bne.n	800106a <MGPIO_voidSetPAMode_CRH+0x38a>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8001014:	4b87      	ldr	r3, [pc, #540]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	797a      	ldrb	r2, [r7, #5]
 800101a:	2101      	movs	r1, #1
 800101c:	fa01 f202 	lsl.w	r2, r1, r2
 8001020:	43d2      	mvns	r2, r2
 8001022:	4611      	mov	r1, r2
 8001024:	4a83      	ldr	r2, [pc, #524]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001026:	400b      	ands	r3, r1
 8001028:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 800102a:	4b82      	ldr	r3, [pc, #520]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	793a      	ldrb	r2, [r7, #4]
 8001030:	2101      	movs	r1, #1
 8001032:	fa01 f202 	lsl.w	r2, r1, r2
 8001036:	4611      	mov	r1, r2
 8001038:	4a7e      	ldr	r2, [pc, #504]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800103a:	430b      	orrs	r3, r1
 800103c:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 800103e:	4b7d      	ldr	r3, [pc, #500]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	7c3a      	ldrb	r2, [r7, #16]
 8001044:	2101      	movs	r1, #1
 8001046:	fa01 f202 	lsl.w	r2, r1, r2
 800104a:	4611      	mov	r1, r2
 800104c:	4a79      	ldr	r2, [pc, #484]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800104e:	430b      	orrs	r3, r1
 8001050:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8001052:	4b78      	ldr	r3, [pc, #480]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	7d3a      	ldrb	r2, [r7, #20]
 8001058:	2101      	movs	r1, #1
 800105a:	fa01 f202 	lsl.w	r2, r1, r2
 800105e:	43d2      	mvns	r2, r2
 8001060:	4611      	mov	r1, r2
 8001062:	4a74      	ldr	r2, [pc, #464]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001064:	400b      	ands	r3, r1
 8001066:	6053      	str	r3, [r2, #4]
     break;
 8001068:	e116      	b.n	8001298 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800106a:	79bb      	ldrb	r3, [r7, #6]
 800106c:	2b05      	cmp	r3, #5
 800106e:	d12a      	bne.n	80010c6 <MGPIO_voidSetPAMode_CRH+0x3e6>
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8001070:	4b70      	ldr	r3, [pc, #448]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	797a      	ldrb	r2, [r7, #5]
 8001076:	2101      	movs	r1, #1
 8001078:	fa01 f202 	lsl.w	r2, r1, r2
 800107c:	43d2      	mvns	r2, r2
 800107e:	4611      	mov	r1, r2
 8001080:	4a6c      	ldr	r2, [pc, #432]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001082:	400b      	ands	r3, r1
 8001084:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8001086:	4b6b      	ldr	r3, [pc, #428]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	793a      	ldrb	r2, [r7, #4]
 800108c:	2101      	movs	r1, #1
 800108e:	fa01 f202 	lsl.w	r2, r1, r2
 8001092:	4611      	mov	r1, r2
 8001094:	4a67      	ldr	r2, [pc, #412]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001096:	430b      	orrs	r3, r1
 8001098:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 800109a:	4b66      	ldr	r3, [pc, #408]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	7c3a      	ldrb	r2, [r7, #16]
 80010a0:	2101      	movs	r1, #1
 80010a2:	fa01 f202 	lsl.w	r2, r1, r2
 80010a6:	43d2      	mvns	r2, r2
 80010a8:	4611      	mov	r1, r2
 80010aa:	4a62      	ldr	r2, [pc, #392]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80010ac:	400b      	ands	r3, r1
 80010ae:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 80010b0:	4b60      	ldr	r3, [pc, #384]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	7d3a      	ldrb	r2, [r7, #20]
 80010b6:	2101      	movs	r1, #1
 80010b8:	fa01 f202 	lsl.w	r2, r1, r2
 80010bc:	4611      	mov	r1, r2
 80010be:	4a5d      	ldr	r2, [pc, #372]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80010c0:	430b      	orrs	r3, r1
 80010c2:	6053      	str	r3, [r2, #4]
     break;
 80010c4:	e0e8      	b.n	8001298 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80010c6:	79bb      	ldrb	r3, [r7, #6]
 80010c8:	2b06      	cmp	r3, #6
 80010ca:	f040 80e5 	bne.w	8001298 <MGPIO_voidSetPAMode_CRH+0x5b8>
    	    		CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 80010ce:	4b59      	ldr	r3, [pc, #356]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	797a      	ldrb	r2, [r7, #5]
 80010d4:	2101      	movs	r1, #1
 80010d6:	fa01 f202 	lsl.w	r2, r1, r2
 80010da:	43d2      	mvns	r2, r2
 80010dc:	4611      	mov	r1, r2
 80010de:	4a55      	ldr	r2, [pc, #340]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80010e0:	400b      	ands	r3, r1
 80010e2:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 80010e4:	4b53      	ldr	r3, [pc, #332]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	793a      	ldrb	r2, [r7, #4]
 80010ea:	2101      	movs	r1, #1
 80010ec:	fa01 f202 	lsl.w	r2, r1, r2
 80010f0:	4611      	mov	r1, r2
 80010f2:	4a50      	ldr	r2, [pc, #320]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80010f4:	430b      	orrs	r3, r1
 80010f6:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 80010f8:	4b4e      	ldr	r3, [pc, #312]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	7c3a      	ldrb	r2, [r7, #16]
 80010fe:	2101      	movs	r1, #1
 8001100:	fa01 f202 	lsl.w	r2, r1, r2
 8001104:	4611      	mov	r1, r2
 8001106:	4a4b      	ldr	r2, [pc, #300]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001108:	430b      	orrs	r3, r1
 800110a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 800110c:	4b49      	ldr	r3, [pc, #292]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	7d3a      	ldrb	r2, [r7, #20]
 8001112:	2101      	movs	r1, #1
 8001114:	fa01 f202 	lsl.w	r2, r1, r2
 8001118:	4611      	mov	r1, r2
 800111a:	4a46      	ldr	r2, [pc, #280]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800111c:	430b      	orrs	r3, r1
 800111e:	6053      	str	r3, [r2, #4]
     break;
 8001120:	e0ba      	b.n	8001298 <MGPIO_voidSetPAMode_CRH+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001122:	79bb      	ldrb	r3, [r7, #6]
 8001124:	2b03      	cmp	r3, #3
 8001126:	d12a      	bne.n	800117e <MGPIO_voidSetPAMode_CRH+0x49e>
    	    	{
    		      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8001128:	4b42      	ldr	r3, [pc, #264]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	797a      	ldrb	r2, [r7, #5]
 800112e:	2101      	movs	r1, #1
 8001130:	fa01 f202 	lsl.w	r2, r1, r2
 8001134:	4611      	mov	r1, r2
 8001136:	4a3f      	ldr	r2, [pc, #252]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001138:	430b      	orrs	r3, r1
 800113a:	6053      	str	r3, [r2, #4]
    		      SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 800113c:	4b3d      	ldr	r3, [pc, #244]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	793a      	ldrb	r2, [r7, #4]
 8001142:	2101      	movs	r1, #1
 8001144:	fa01 f202 	lsl.w	r2, r1, r2
 8001148:	4611      	mov	r1, r2
 800114a:	4a3a      	ldr	r2, [pc, #232]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800114c:	430b      	orrs	r3, r1
 800114e:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8001150:	4b38      	ldr	r3, [pc, #224]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	7c3a      	ldrb	r2, [r7, #16]
 8001156:	2101      	movs	r1, #1
 8001158:	fa01 f202 	lsl.w	r2, r1, r2
 800115c:	43d2      	mvns	r2, r2
 800115e:	4611      	mov	r1, r2
 8001160:	4a34      	ldr	r2, [pc, #208]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001162:	400b      	ands	r3, r1
 8001164:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 8001166:	4b33      	ldr	r3, [pc, #204]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	7d3a      	ldrb	r2, [r7, #20]
 800116c:	2101      	movs	r1, #1
 800116e:	fa01 f202 	lsl.w	r2, r1, r2
 8001172:	43d2      	mvns	r2, r2
 8001174:	4611      	mov	r1, r2
 8001176:	4a2f      	ldr	r2, [pc, #188]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001178:	400b      	ands	r3, r1
 800117a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
    	    	}

     break;
 800117c:	e08e      	b.n	800129c <MGPIO_voidSetPAMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800117e:	79bb      	ldrb	r3, [r7, #6]
 8001180:	2b04      	cmp	r3, #4
 8001182:	d129      	bne.n	80011d8 <MGPIO_voidSetPAMode_CRH+0x4f8>
    	    		   SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 8001184:	4b2b      	ldr	r3, [pc, #172]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	797a      	ldrb	r2, [r7, #5]
 800118a:	2101      	movs	r1, #1
 800118c:	fa01 f202 	lsl.w	r2, r1, r2
 8001190:	4611      	mov	r1, r2
 8001192:	4a28      	ldr	r2, [pc, #160]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001194:	430b      	orrs	r3, r1
 8001196:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8001198:	4b26      	ldr	r3, [pc, #152]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	793a      	ldrb	r2, [r7, #4]
 800119e:	2101      	movs	r1, #1
 80011a0:	fa01 f202 	lsl.w	r2, r1, r2
 80011a4:	4611      	mov	r1, r2
 80011a6:	4a23      	ldr	r2, [pc, #140]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80011a8:	430b      	orrs	r3, r1
 80011aa:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 80011ac:	4b21      	ldr	r3, [pc, #132]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	7c3a      	ldrb	r2, [r7, #16]
 80011b2:	2101      	movs	r1, #1
 80011b4:	fa01 f202 	lsl.w	r2, r1, r2
 80011b8:	4611      	mov	r1, r2
 80011ba:	4a1e      	ldr	r2, [pc, #120]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80011bc:	430b      	orrs	r3, r1
 80011be:	6053      	str	r3, [r2, #4]
    	    		   CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 80011c0:	4b1c      	ldr	r3, [pc, #112]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	7d3a      	ldrb	r2, [r7, #20]
 80011c6:	2101      	movs	r1, #1
 80011c8:	fa01 f202 	lsl.w	r2, r1, r2
 80011cc:	43d2      	mvns	r2, r2
 80011ce:	4611      	mov	r1, r2
 80011d0:	4a18      	ldr	r2, [pc, #96]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80011d2:	400b      	ands	r3, r1
 80011d4:	6053      	str	r3, [r2, #4]
     break;
 80011d6:	e061      	b.n	800129c <MGPIO_voidSetPAMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80011d8:	79bb      	ldrb	r3, [r7, #6]
 80011da:	2b05      	cmp	r3, #5
 80011dc:	d12c      	bne.n	8001238 <MGPIO_voidSetPAMode_CRH+0x558>
    	    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 80011de:	4b15      	ldr	r3, [pc, #84]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	797a      	ldrb	r2, [r7, #5]
 80011e4:	2101      	movs	r1, #1
 80011e6:	fa01 f202 	lsl.w	r2, r1, r2
 80011ea:	4611      	mov	r1, r2
 80011ec:	4a11      	ldr	r2, [pc, #68]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80011ee:	430b      	orrs	r3, r1
 80011f0:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 80011f2:	4b10      	ldr	r3, [pc, #64]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	793a      	ldrb	r2, [r7, #4]
 80011f8:	2101      	movs	r1, #1
 80011fa:	fa01 f202 	lsl.w	r2, r1, r2
 80011fe:	4611      	mov	r1, r2
 8001200:	4a0c      	ldr	r2, [pc, #48]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001202:	430b      	orrs	r3, r1
 8001204:	6053      	str	r3, [r2, #4]
    	    		 CLR_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8001206:	4b0b      	ldr	r3, [pc, #44]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	7c3a      	ldrb	r2, [r7, #16]
 800120c:	2101      	movs	r1, #1
 800120e:	fa01 f202 	lsl.w	r2, r1, r2
 8001212:	43d2      	mvns	r2, r2
 8001214:	4611      	mov	r1, r2
 8001216:	4a07      	ldr	r2, [pc, #28]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 8001218:	400b      	ands	r3, r1
 800121a:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 800121c:	4b05      	ldr	r3, [pc, #20]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	7d3a      	ldrb	r2, [r7, #20]
 8001222:	2101      	movs	r1, #1
 8001224:	fa01 f202 	lsl.w	r2, r1, r2
 8001228:	4611      	mov	r1, r2
 800122a:	4a02      	ldr	r2, [pc, #8]	; (8001234 <MGPIO_voidSetPAMode_CRH+0x554>)
 800122c:	430b      	orrs	r3, r1
 800122e:	6053      	str	r3, [r2, #4]
     break;
 8001230:	e034      	b.n	800129c <MGPIO_voidSetPAMode_CRH+0x5bc>
 8001232:	bf00      	nop
 8001234:	40010800 	.word	0x40010800
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001238:	79bb      	ldrb	r3, [r7, #6]
 800123a:	2b06      	cmp	r3, #6
 800123c:	d12e      	bne.n	800129c <MGPIO_voidSetPAMode_CRH+0x5bc>
    	    		SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit0);
 800123e:	4b1a      	ldr	r3, [pc, #104]	; (80012a8 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	797a      	ldrb	r2, [r7, #5]
 8001244:	2101      	movs	r1, #1
 8001246:	fa01 f202 	lsl.w	r2, r1, r2
 800124a:	4611      	mov	r1, r2
 800124c:	4a16      	ldr	r2, [pc, #88]	; (80012a8 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 800124e:	430b      	orrs	r3, r1
 8001250:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ModeBit1);
 8001252:	4b15      	ldr	r3, [pc, #84]	; (80012a8 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	793a      	ldrb	r2, [r7, #4]
 8001258:	2101      	movs	r1, #1
 800125a:	fa01 f202 	lsl.w	r2, r1, r2
 800125e:	4611      	mov	r1, r2
 8001260:	4a11      	ldr	r2, [pc, #68]	; (80012a8 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8001262:	430b      	orrs	r3, r1
 8001264:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit0);
 8001266:	4b10      	ldr	r3, [pc, #64]	; (80012a8 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	7c3a      	ldrb	r2, [r7, #16]
 800126c:	2101      	movs	r1, #1
 800126e:	fa01 f202 	lsl.w	r2, r1, r2
 8001272:	4611      	mov	r1, r2
 8001274:	4a0c      	ldr	r2, [pc, #48]	; (80012a8 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 8001276:	430b      	orrs	r3, r1
 8001278:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOA->MGPIOA_CRH,MGPIO_ConfigBit1);
 800127a:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	7d3a      	ldrb	r2, [r7, #20]
 8001280:	2101      	movs	r1, #1
 8001282:	fa01 f202 	lsl.w	r2, r1, r2
 8001286:	4611      	mov	r1, r2
 8001288:	4a07      	ldr	r2, [pc, #28]	; (80012a8 <MGPIO_voidSetPAMode_CRH+0x5c8>)
 800128a:	430b      	orrs	r3, r1
 800128c:	6053      	str	r3, [r2, #4]
     break;
 800128e:	e005      	b.n	800129c <MGPIO_voidSetPAMode_CRH+0x5bc>
     break;
 8001290:	bf00      	nop
 8001292:	e004      	b.n	800129e <MGPIO_voidSetPAMode_CRH+0x5be>
    break;
 8001294:	bf00      	nop
 8001296:	e002      	b.n	800129e <MGPIO_voidSetPAMode_CRH+0x5be>
     break;
 8001298:	bf00      	nop
 800129a:	e000      	b.n	800129e <MGPIO_voidSetPAMode_CRH+0x5be>
     break;
 800129c:	bf00      	nop
  }

}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc90      	pop	{r4, r7}
 80012a6:	4770      	bx	lr
 80012a8:	40010800 	.word	0x40010800

080012ac <MGPIO_voidSetPApinDirection>:

void MGPIO_voidSetPApinDirection(PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af02      	add	r7, sp, #8
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
 80012b6:	460b      	mov	r3, r1
 80012b8:	71bb      	strb	r3, [r7, #6]
 80012ba:	4613      	mov	r3, r2
 80012bc:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_pinPINID)
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	2b0f      	cmp	r3, #15
 80012c2:	f200 80d3 	bhi.w	800146c <MGPIO_voidSetPApinDirection+0x1c0>
 80012c6:	a201      	add	r2, pc, #4	; (adr r2, 80012cc <MGPIO_voidSetPApinDirection+0x20>)
 80012c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012cc:	0800130d 	.word	0x0800130d
 80012d0:	08001323 	.word	0x08001323
 80012d4:	08001339 	.word	0x08001339
 80012d8:	0800134f 	.word	0x0800134f
 80012dc:	08001365 	.word	0x08001365
 80012e0:	0800137b 	.word	0x0800137b
 80012e4:	08001391 	.word	0x08001391
 80012e8:	080013a7 	.word	0x080013a7
 80012ec:	080013bd 	.word	0x080013bd
 80012f0:	080013d3 	.word	0x080013d3
 80012f4:	080013e9 	.word	0x080013e9
 80012f8:	080013ff 	.word	0x080013ff
 80012fc:	08001415 	.word	0x08001415
 8001300:	0800142b 	.word	0x0800142b
 8001304:	08001441 	.word	0x08001441
 8001308:	08001457 	.word	0x08001457
  {
    case PIN0 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE0_0_CRL,MODE0_1_CRL,CNF0_0_CRL,CNF0_1_CRL);
 800130c:	7979      	ldrb	r1, [r7, #5]
 800130e:	79b8      	ldrb	r0, [r7, #6]
 8001310:	2303      	movs	r3, #3
 8001312:	9301      	str	r3, [sp, #4]
 8001314:	2302      	movs	r3, #2
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	2301      	movs	r3, #1
 800131a:	2200      	movs	r2, #0
 800131c:	f7ff f9fa 	bl	8000714 <MGPIO_voidSetPAMode_CRL>
          break;
 8001320:	e0a4      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN1 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE1_0_CRL,MODE1_1_CRL,CNF1_0_CRL,CNF1_1_CRL);
 8001322:	7979      	ldrb	r1, [r7, #5]
 8001324:	79b8      	ldrb	r0, [r7, #6]
 8001326:	2307      	movs	r3, #7
 8001328:	9301      	str	r3, [sp, #4]
 800132a:	2306      	movs	r3, #6
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	2305      	movs	r3, #5
 8001330:	2204      	movs	r2, #4
 8001332:	f7ff f9ef 	bl	8000714 <MGPIO_voidSetPAMode_CRL>
            break;
 8001336:	e099      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN2 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE2_0_CRL,MODE2_1_CRL,CNF2_0_CRL,CNF2_1_CRL);
 8001338:	7979      	ldrb	r1, [r7, #5]
 800133a:	79b8      	ldrb	r0, [r7, #6]
 800133c:	230b      	movs	r3, #11
 800133e:	9301      	str	r3, [sp, #4]
 8001340:	230a      	movs	r3, #10
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	2309      	movs	r3, #9
 8001346:	2208      	movs	r2, #8
 8001348:	f7ff f9e4 	bl	8000714 <MGPIO_voidSetPAMode_CRL>
            break;
 800134c:	e08e      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN3 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE3_0_CRL,MODE3_1_CRL,CNF3_0_CRL,CNF3_1_CRL);
 800134e:	7979      	ldrb	r1, [r7, #5]
 8001350:	79b8      	ldrb	r0, [r7, #6]
 8001352:	230f      	movs	r3, #15
 8001354:	9301      	str	r3, [sp, #4]
 8001356:	230e      	movs	r3, #14
 8001358:	9300      	str	r3, [sp, #0]
 800135a:	230d      	movs	r3, #13
 800135c:	220c      	movs	r2, #12
 800135e:	f7ff f9d9 	bl	8000714 <MGPIO_voidSetPAMode_CRL>
            break;
 8001362:	e083      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN4 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE4_0_CRL,MODE4_1_CRL,CNF4_0_CRL,CNF4_1_CRL);
 8001364:	7979      	ldrb	r1, [r7, #5]
 8001366:	79b8      	ldrb	r0, [r7, #6]
 8001368:	2313      	movs	r3, #19
 800136a:	9301      	str	r3, [sp, #4]
 800136c:	2312      	movs	r3, #18
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	2311      	movs	r3, #17
 8001372:	2210      	movs	r2, #16
 8001374:	f7ff f9ce 	bl	8000714 <MGPIO_voidSetPAMode_CRL>
          break;
 8001378:	e078      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN5 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE5_0_CRL,MODE5_1_CRL,CNF5_0_CRL,CNF5_1_CRL);
 800137a:	7979      	ldrb	r1, [r7, #5]
 800137c:	79b8      	ldrb	r0, [r7, #6]
 800137e:	2317      	movs	r3, #23
 8001380:	9301      	str	r3, [sp, #4]
 8001382:	2316      	movs	r3, #22
 8001384:	9300      	str	r3, [sp, #0]
 8001386:	2315      	movs	r3, #21
 8001388:	2214      	movs	r2, #20
 800138a:	f7ff f9c3 	bl	8000714 <MGPIO_voidSetPAMode_CRL>
          break;
 800138e:	e06d      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN6 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE6_0_CRL,MODE6_1_CRL,CNF6_0_CRL,CNF6_1_CRL);
 8001390:	7979      	ldrb	r1, [r7, #5]
 8001392:	79b8      	ldrb	r0, [r7, #6]
 8001394:	231b      	movs	r3, #27
 8001396:	9301      	str	r3, [sp, #4]
 8001398:	231a      	movs	r3, #26
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	2319      	movs	r3, #25
 800139e:	2218      	movs	r2, #24
 80013a0:	f7ff f9b8 	bl	8000714 <MGPIO_voidSetPAMode_CRL>
          break;
 80013a4:	e062      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN7 :
    MGPIO_voidSetPAMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE7_0_CRL,MODE7_1_CRL,CNF7_0_CRL,CNF7_1_CRL);
 80013a6:	7979      	ldrb	r1, [r7, #5]
 80013a8:	79b8      	ldrb	r0, [r7, #6]
 80013aa:	231f      	movs	r3, #31
 80013ac:	9301      	str	r3, [sp, #4]
 80013ae:	231e      	movs	r3, #30
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	231d      	movs	r3, #29
 80013b4:	221c      	movs	r2, #28
 80013b6:	f7ff f9ad 	bl	8000714 <MGPIO_voidSetPAMode_CRL>
          break;
 80013ba:	e057      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN8 :
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE8_0_CRH,MODE8_1_CRH,CNF8_0_CRH,CNF8_1_CRH);
 80013bc:	7979      	ldrb	r1, [r7, #5]
 80013be:	79b8      	ldrb	r0, [r7, #6]
 80013c0:	2303      	movs	r3, #3
 80013c2:	9301      	str	r3, [sp, #4]
 80013c4:	2302      	movs	r3, #2
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2301      	movs	r3, #1
 80013ca:	2200      	movs	r2, #0
 80013cc:	f7ff fc88 	bl	8000ce0 <MGPIO_voidSetPAMode_CRH>
          break;
 80013d0:	e04c      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN9 :
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE9_0_CRH,MODE9_1_CRH,CNF9_0_CRH,CNF9_1_CRH);
 80013d2:	7979      	ldrb	r1, [r7, #5]
 80013d4:	79b8      	ldrb	r0, [r7, #6]
 80013d6:	2307      	movs	r3, #7
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	2306      	movs	r3, #6
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	2305      	movs	r3, #5
 80013e0:	2204      	movs	r2, #4
 80013e2:	f7ff fc7d 	bl	8000ce0 <MGPIO_voidSetPAMode_CRH>
          break;
 80013e6:	e041      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN10:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE10_0_CRH,MODE10_1_CRH,CNF10_0_CRH,CNF10_1_CRH);
 80013e8:	7979      	ldrb	r1, [r7, #5]
 80013ea:	79b8      	ldrb	r0, [r7, #6]
 80013ec:	230b      	movs	r3, #11
 80013ee:	9301      	str	r3, [sp, #4]
 80013f0:	230a      	movs	r3, #10
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	2309      	movs	r3, #9
 80013f6:	2208      	movs	r2, #8
 80013f8:	f7ff fc72 	bl	8000ce0 <MGPIO_voidSetPAMode_CRH>
            break;
 80013fc:	e036      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN11:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE11_0_CRH,MODE11_1_CRH,CNF11_0_CRH,CNF11_1_CRH);
 80013fe:	7979      	ldrb	r1, [r7, #5]
 8001400:	79b8      	ldrb	r0, [r7, #6]
 8001402:	230f      	movs	r3, #15
 8001404:	9301      	str	r3, [sp, #4]
 8001406:	230e      	movs	r3, #14
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	230d      	movs	r3, #13
 800140c:	220c      	movs	r2, #12
 800140e:	f7ff fc67 	bl	8000ce0 <MGPIO_voidSetPAMode_CRH>
          break;
 8001412:	e02b      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN12:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE12_0_CRH,MODE12_1_CRH,CNF12_0_CRH,CNF12_1_CRH);
 8001414:	7979      	ldrb	r1, [r7, #5]
 8001416:	79b8      	ldrb	r0, [r7, #6]
 8001418:	2313      	movs	r3, #19
 800141a:	9301      	str	r3, [sp, #4]
 800141c:	2312      	movs	r3, #18
 800141e:	9300      	str	r3, [sp, #0]
 8001420:	2311      	movs	r3, #17
 8001422:	2210      	movs	r2, #16
 8001424:	f7ff fc5c 	bl	8000ce0 <MGPIO_voidSetPAMode_CRH>
          break;
 8001428:	e020      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN13:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE13_0_CRH,MODE13_1_CRH,CNF13_0_CRH,CNF13_1_CRH);
 800142a:	7979      	ldrb	r1, [r7, #5]
 800142c:	79b8      	ldrb	r0, [r7, #6]
 800142e:	2317      	movs	r3, #23
 8001430:	9301      	str	r3, [sp, #4]
 8001432:	2316      	movs	r3, #22
 8001434:	9300      	str	r3, [sp, #0]
 8001436:	2315      	movs	r3, #21
 8001438:	2214      	movs	r2, #20
 800143a:	f7ff fc51 	bl	8000ce0 <MGPIO_voidSetPAMode_CRH>
          break;
 800143e:	e015      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN14:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE14_0_CRH,MODE14_1_CRH,CNF14_0_CRH,CNF14_1_CRH);
 8001440:	7979      	ldrb	r1, [r7, #5]
 8001442:	79b8      	ldrb	r0, [r7, #6]
 8001444:	231b      	movs	r3, #27
 8001446:	9301      	str	r3, [sp, #4]
 8001448:	231a      	movs	r3, #26
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	2319      	movs	r3, #25
 800144e:	2218      	movs	r2, #24
 8001450:	f7ff fc46 	bl	8000ce0 <MGPIO_voidSetPAMode_CRH>
          break;
 8001454:	e00a      	b.n	800146c <MGPIO_voidSetPApinDirection+0x1c0>
    case PIN15:
    MGPIO_voidSetPAMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE15_0_CRH,MODE15_1_CRH,CNF15_0_CRH,CNF15_1_CRH);
 8001456:	7979      	ldrb	r1, [r7, #5]
 8001458:	79b8      	ldrb	r0, [r7, #6]
 800145a:	231f      	movs	r3, #31
 800145c:	9301      	str	r3, [sp, #4]
 800145e:	231e      	movs	r3, #30
 8001460:	9300      	str	r3, [sp, #0]
 8001462:	231d      	movs	r3, #29
 8001464:	221c      	movs	r2, #28
 8001466:	f7ff fc3b 	bl	8000ce0 <MGPIO_voidSetPAMode_CRH>
          break;
 800146a:	bf00      	nop

  }

}
 800146c:	bf00      	nop
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <MGPIO_voidSetPBMode_CRL>:

//////////////////PORTB PIN direction////////////////////

void MGPIO_voidSetPBMode_CRL(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRL_BITS MGPIO_ModeBit0,MGPIOX_CRL_BITS MGPIO_ModeBit1,MGPIOX_CRL_BITS MGPIO_ConfigBit0,MGPIOX_CRL_BITS MGPIO_ConfigBit1)
{
 8001474:	b490      	push	{r4, r7}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	4604      	mov	r4, r0
 800147c:	4608      	mov	r0, r1
 800147e:	4611      	mov	r1, r2
 8001480:	461a      	mov	r2, r3
 8001482:	4623      	mov	r3, r4
 8001484:	71fb      	strb	r3, [r7, #7]
 8001486:	4603      	mov	r3, r0
 8001488:	71bb      	strb	r3, [r7, #6]
 800148a:	460b      	mov	r3, r1
 800148c:	717b      	strb	r3, [r7, #5]
 800148e:	4613      	mov	r3, r2
 8001490:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	2b03      	cmp	r3, #3
 8001496:	f200 82cc 	bhi.w	8001a32 <MGPIO_voidSetPBMode_CRL+0x5be>
 800149a:	a201      	add	r2, pc, #4	; (adr r2, 80014a0 <MGPIO_voidSetPBMode_CRL+0x2c>)
 800149c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a0:	080014b1 	.word	0x080014b1
 80014a4:	080015cf 	.word	0x080015cf
 80014a8:	08001745 	.word	0x08001745
 80014ac:	080018b7 	.word	0x080018b7
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 80014b0:	79bb      	ldrb	r3, [r7, #6]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d12c      	bne.n	8001510 <MGPIO_voidSetPBMode_CRL+0x9c>
    	{
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80014b6:	4ba2      	ldr	r3, [pc, #648]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	797a      	ldrb	r2, [r7, #5]
 80014bc:	2101      	movs	r1, #1
 80014be:	fa01 f202 	lsl.w	r2, r1, r2
 80014c2:	43d2      	mvns	r2, r2
 80014c4:	4611      	mov	r1, r2
 80014c6:	4a9e      	ldr	r2, [pc, #632]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80014c8:	400b      	ands	r3, r1
 80014ca:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80014cc:	4b9c      	ldr	r3, [pc, #624]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	793a      	ldrb	r2, [r7, #4]
 80014d2:	2101      	movs	r1, #1
 80014d4:	fa01 f202 	lsl.w	r2, r1, r2
 80014d8:	43d2      	mvns	r2, r2
 80014da:	4611      	mov	r1, r2
 80014dc:	4a98      	ldr	r2, [pc, #608]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80014de:	400b      	ands	r3, r1
 80014e0:	6013      	str	r3, [r2, #0]
             CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80014e2:	4b97      	ldr	r3, [pc, #604]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	7c3a      	ldrb	r2, [r7, #16]
 80014e8:	2101      	movs	r1, #1
 80014ea:	fa01 f202 	lsl.w	r2, r1, r2
 80014ee:	43d2      	mvns	r2, r2
 80014f0:	4611      	mov	r1, r2
 80014f2:	4a93      	ldr	r2, [pc, #588]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80014f4:	400b      	ands	r3, r1
 80014f6:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80014f8:	4b91      	ldr	r3, [pc, #580]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	7d3a      	ldrb	r2, [r7, #20]
 80014fe:	2101      	movs	r1, #1
 8001500:	fa01 f202 	lsl.w	r2, r1, r2
 8001504:	43d2      	mvns	r2, r2
 8001506:	4611      	mov	r1, r2
 8001508:	4a8d      	ldr	r2, [pc, #564]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800150a:	400b      	ands	r3, r1
 800150c:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
		}

     break;
 800150e:	e289      	b.n	8001a24 <MGPIO_voidSetPBMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 8001510:	79bb      	ldrb	r3, [r7, #6]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d12b      	bne.n	800156e <MGPIO_voidSetPBMode_CRL+0xfa>
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001516:	4b8a      	ldr	r3, [pc, #552]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	797a      	ldrb	r2, [r7, #5]
 800151c:	2101      	movs	r1, #1
 800151e:	fa01 f202 	lsl.w	r2, r1, r2
 8001522:	43d2      	mvns	r2, r2
 8001524:	4611      	mov	r1, r2
 8001526:	4a86      	ldr	r2, [pc, #536]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001528:	400b      	ands	r3, r1
 800152a:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800152c:	4b84      	ldr	r3, [pc, #528]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	793a      	ldrb	r2, [r7, #4]
 8001532:	2101      	movs	r1, #1
 8001534:	fa01 f202 	lsl.w	r2, r1, r2
 8001538:	43d2      	mvns	r2, r2
 800153a:	4611      	mov	r1, r2
 800153c:	4a80      	ldr	r2, [pc, #512]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800153e:	400b      	ands	r3, r1
 8001540:	6013      	str	r3, [r2, #0]
    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001542:	4b7f      	ldr	r3, [pc, #508]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	7c3a      	ldrb	r2, [r7, #16]
 8001548:	2101      	movs	r1, #1
 800154a:	fa01 f202 	lsl.w	r2, r1, r2
 800154e:	4611      	mov	r1, r2
 8001550:	4a7b      	ldr	r2, [pc, #492]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001552:	430b      	orrs	r3, r1
 8001554:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001556:	4b7a      	ldr	r3, [pc, #488]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	7d3a      	ldrb	r2, [r7, #20]
 800155c:	2101      	movs	r1, #1
 800155e:	fa01 f202 	lsl.w	r2, r1, r2
 8001562:	43d2      	mvns	r2, r2
 8001564:	4611      	mov	r1, r2
 8001566:	4a76      	ldr	r2, [pc, #472]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001568:	400b      	ands	r3, r1
 800156a:	6013      	str	r3, [r2, #0]
     break;
 800156c:	e25a      	b.n	8001a24 <MGPIO_voidSetPBMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 800156e:	79bb      	ldrb	r3, [r7, #6]
 8001570:	2b02      	cmp	r3, #2
 8001572:	f040 8257 	bne.w	8001a24 <MGPIO_voidSetPBMode_CRL+0x5b0>
    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001576:	4b72      	ldr	r3, [pc, #456]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	797a      	ldrb	r2, [r7, #5]
 800157c:	2101      	movs	r1, #1
 800157e:	fa01 f202 	lsl.w	r2, r1, r2
 8001582:	43d2      	mvns	r2, r2
 8001584:	4611      	mov	r1, r2
 8001586:	4a6e      	ldr	r2, [pc, #440]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001588:	400b      	ands	r3, r1
 800158a:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800158c:	4b6c      	ldr	r3, [pc, #432]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	793a      	ldrb	r2, [r7, #4]
 8001592:	2101      	movs	r1, #1
 8001594:	fa01 f202 	lsl.w	r2, r1, r2
 8001598:	43d2      	mvns	r2, r2
 800159a:	4611      	mov	r1, r2
 800159c:	4a68      	ldr	r2, [pc, #416]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800159e:	400b      	ands	r3, r1
 80015a0:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80015a2:	4b67      	ldr	r3, [pc, #412]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	7c3a      	ldrb	r2, [r7, #16]
 80015a8:	2101      	movs	r1, #1
 80015aa:	fa01 f202 	lsl.w	r2, r1, r2
 80015ae:	43d2      	mvns	r2, r2
 80015b0:	4611      	mov	r1, r2
 80015b2:	4a63      	ldr	r2, [pc, #396]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80015b4:	400b      	ands	r3, r1
 80015b6:	6013      	str	r3, [r2, #0]
    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80015b8:	4b61      	ldr	r3, [pc, #388]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	7d3a      	ldrb	r2, [r7, #20]
 80015be:	2101      	movs	r1, #1
 80015c0:	fa01 f202 	lsl.w	r2, r1, r2
 80015c4:	4611      	mov	r1, r2
 80015c6:	4a5e      	ldr	r2, [pc, #376]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80015c8:	430b      	orrs	r3, r1
 80015ca:	6013      	str	r3, [r2, #0]
     break;
 80015cc:	e22a      	b.n	8001a24 <MGPIO_voidSetPBMode_CRL+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80015ce:	79bb      	ldrb	r3, [r7, #6]
 80015d0:	2b03      	cmp	r3, #3
 80015d2:	d12b      	bne.n	800162c <MGPIO_voidSetPBMode_CRL+0x1b8>
    	{
    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80015d4:	4b5a      	ldr	r3, [pc, #360]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	797a      	ldrb	r2, [r7, #5]
 80015da:	2101      	movs	r1, #1
 80015dc:	fa01 f202 	lsl.w	r2, r1, r2
 80015e0:	4611      	mov	r1, r2
 80015e2:	4a57      	ldr	r2, [pc, #348]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80015e4:	430b      	orrs	r3, r1
 80015e6:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80015e8:	4b55      	ldr	r3, [pc, #340]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	793a      	ldrb	r2, [r7, #4]
 80015ee:	2101      	movs	r1, #1
 80015f0:	fa01 f202 	lsl.w	r2, r1, r2
 80015f4:	43d2      	mvns	r2, r2
 80015f6:	4611      	mov	r1, r2
 80015f8:	4a51      	ldr	r2, [pc, #324]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80015fa:	400b      	ands	r3, r1
 80015fc:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80015fe:	4b50      	ldr	r3, [pc, #320]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	7c3a      	ldrb	r2, [r7, #16]
 8001604:	2101      	movs	r1, #1
 8001606:	fa01 f202 	lsl.w	r2, r1, r2
 800160a:	43d2      	mvns	r2, r2
 800160c:	4611      	mov	r1, r2
 800160e:	4a4c      	ldr	r2, [pc, #304]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001610:	400b      	ands	r3, r1
 8001612:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001614:	4b4a      	ldr	r3, [pc, #296]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	7d3a      	ldrb	r2, [r7, #20]
 800161a:	2101      	movs	r1, #1
 800161c:	fa01 f202 	lsl.w	r2, r1, r2
 8001620:	43d2      	mvns	r2, r2
 8001622:	4611      	mov	r1, r2
 8001624:	4a46      	ldr	r2, [pc, #280]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001626:	400b      	ands	r3, r1
 8001628:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);


    	}

    break;
 800162a:	e1fd      	b.n	8001a28 <MGPIO_voidSetPBMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800162c:	79bb      	ldrb	r3, [r7, #6]
 800162e:	2b04      	cmp	r3, #4
 8001630:	d12a      	bne.n	8001688 <MGPIO_voidSetPBMode_CRL+0x214>
    		SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001632:	4b43      	ldr	r3, [pc, #268]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	797a      	ldrb	r2, [r7, #5]
 8001638:	2101      	movs	r1, #1
 800163a:	fa01 f202 	lsl.w	r2, r1, r2
 800163e:	4611      	mov	r1, r2
 8001640:	4a3f      	ldr	r2, [pc, #252]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001642:	430b      	orrs	r3, r1
 8001644:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001646:	4b3e      	ldr	r3, [pc, #248]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	793a      	ldrb	r2, [r7, #4]
 800164c:	2101      	movs	r1, #1
 800164e:	fa01 f202 	lsl.w	r2, r1, r2
 8001652:	43d2      	mvns	r2, r2
 8001654:	4611      	mov	r1, r2
 8001656:	4a3a      	ldr	r2, [pc, #232]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001658:	400b      	ands	r3, r1
 800165a:	6013      	str	r3, [r2, #0]
    		SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800165c:	4b38      	ldr	r3, [pc, #224]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	7c3a      	ldrb	r2, [r7, #16]
 8001662:	2101      	movs	r1, #1
 8001664:	fa01 f202 	lsl.w	r2, r1, r2
 8001668:	4611      	mov	r1, r2
 800166a:	4a35      	ldr	r2, [pc, #212]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800166c:	430b      	orrs	r3, r1
 800166e:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001670:	4b33      	ldr	r3, [pc, #204]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	7d3a      	ldrb	r2, [r7, #20]
 8001676:	2101      	movs	r1, #1
 8001678:	fa01 f202 	lsl.w	r2, r1, r2
 800167c:	43d2      	mvns	r2, r2
 800167e:	4611      	mov	r1, r2
 8001680:	4a2f      	ldr	r2, [pc, #188]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001682:	400b      	ands	r3, r1
 8001684:	6013      	str	r3, [r2, #0]
    break;
 8001686:	e1cf      	b.n	8001a28 <MGPIO_voidSetPBMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8001688:	79bb      	ldrb	r3, [r7, #6]
 800168a:	2b05      	cmp	r3, #5
 800168c:	d12a      	bne.n	80016e4 <MGPIO_voidSetPBMode_CRL+0x270>
    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 800168e:	4b2c      	ldr	r3, [pc, #176]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	797a      	ldrb	r2, [r7, #5]
 8001694:	2101      	movs	r1, #1
 8001696:	fa01 f202 	lsl.w	r2, r1, r2
 800169a:	4611      	mov	r1, r2
 800169c:	4a28      	ldr	r2, [pc, #160]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800169e:	430b      	orrs	r3, r1
 80016a0:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80016a2:	4b27      	ldr	r3, [pc, #156]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	793a      	ldrb	r2, [r7, #4]
 80016a8:	2101      	movs	r1, #1
 80016aa:	fa01 f202 	lsl.w	r2, r1, r2
 80016ae:	43d2      	mvns	r2, r2
 80016b0:	4611      	mov	r1, r2
 80016b2:	4a23      	ldr	r2, [pc, #140]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80016b4:	400b      	ands	r3, r1
 80016b6:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80016b8:	4b21      	ldr	r3, [pc, #132]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	7c3a      	ldrb	r2, [r7, #16]
 80016be:	2101      	movs	r1, #1
 80016c0:	fa01 f202 	lsl.w	r2, r1, r2
 80016c4:	43d2      	mvns	r2, r2
 80016c6:	4611      	mov	r1, r2
 80016c8:	4a1d      	ldr	r2, [pc, #116]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80016ca:	400b      	ands	r3, r1
 80016cc:	6013      	str	r3, [r2, #0]
    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80016ce:	4b1c      	ldr	r3, [pc, #112]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	7d3a      	ldrb	r2, [r7, #20]
 80016d4:	2101      	movs	r1, #1
 80016d6:	fa01 f202 	lsl.w	r2, r1, r2
 80016da:	4611      	mov	r1, r2
 80016dc:	4a18      	ldr	r2, [pc, #96]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80016de:	430b      	orrs	r3, r1
 80016e0:	6013      	str	r3, [r2, #0]
    break;
 80016e2:	e1a1      	b.n	8001a28 <MGPIO_voidSetPBMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80016e4:	79bb      	ldrb	r3, [r7, #6]
 80016e6:	2b06      	cmp	r3, #6
 80016e8:	f040 819e 	bne.w	8001a28 <MGPIO_voidSetPBMode_CRL+0x5b4>
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80016ec:	4b14      	ldr	r3, [pc, #80]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	797a      	ldrb	r2, [r7, #5]
 80016f2:	2101      	movs	r1, #1
 80016f4:	fa01 f202 	lsl.w	r2, r1, r2
 80016f8:	4611      	mov	r1, r2
 80016fa:	4a11      	ldr	r2, [pc, #68]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 80016fc:	430b      	orrs	r3, r1
 80016fe:	6013      	str	r3, [r2, #0]
    		  CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001700:	4b0f      	ldr	r3, [pc, #60]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	793a      	ldrb	r2, [r7, #4]
 8001706:	2101      	movs	r1, #1
 8001708:	fa01 f202 	lsl.w	r2, r1, r2
 800170c:	43d2      	mvns	r2, r2
 800170e:	4611      	mov	r1, r2
 8001710:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001712:	400b      	ands	r3, r1
 8001714:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001716:	4b0a      	ldr	r3, [pc, #40]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	7c3a      	ldrb	r2, [r7, #16]
 800171c:	2101      	movs	r1, #1
 800171e:	fa01 f202 	lsl.w	r2, r1, r2
 8001722:	4611      	mov	r1, r2
 8001724:	4a06      	ldr	r2, [pc, #24]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 8001726:	430b      	orrs	r3, r1
 8001728:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 800172a:	4b05      	ldr	r3, [pc, #20]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	7d3a      	ldrb	r2, [r7, #20]
 8001730:	2101      	movs	r1, #1
 8001732:	fa01 f202 	lsl.w	r2, r1, r2
 8001736:	4611      	mov	r1, r2
 8001738:	4a01      	ldr	r2, [pc, #4]	; (8001740 <MGPIO_voidSetPBMode_CRL+0x2cc>)
 800173a:	430b      	orrs	r3, r1
 800173c:	6013      	str	r3, [r2, #0]
    break;
 800173e:	e173      	b.n	8001a28 <MGPIO_voidSetPBMode_CRL+0x5b4>
 8001740:	40010c00 	.word	0x40010c00
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001744:	79bb      	ldrb	r3, [r7, #6]
 8001746:	2b03      	cmp	r3, #3
 8001748:	d12b      	bne.n	80017a2 <MGPIO_voidSetPBMode_CRL+0x32e>
    	    	{

    	            CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 800174a:	4b9f      	ldr	r3, [pc, #636]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	797a      	ldrb	r2, [r7, #5]
 8001750:	2101      	movs	r1, #1
 8001752:	fa01 f202 	lsl.w	r2, r1, r2
 8001756:	43d2      	mvns	r2, r2
 8001758:	4611      	mov	r1, r2
 800175a:	4a9b      	ldr	r2, [pc, #620]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800175c:	400b      	ands	r3, r1
 800175e:	6013      	str	r3, [r2, #0]
    	            SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001760:	4b99      	ldr	r3, [pc, #612]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	793a      	ldrb	r2, [r7, #4]
 8001766:	2101      	movs	r1, #1
 8001768:	fa01 f202 	lsl.w	r2, r1, r2
 800176c:	4611      	mov	r1, r2
 800176e:	4a96      	ldr	r2, [pc, #600]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001770:	430b      	orrs	r3, r1
 8001772:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001774:	4b94      	ldr	r3, [pc, #592]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	7c3a      	ldrb	r2, [r7, #16]
 800177a:	2101      	movs	r1, #1
 800177c:	fa01 f202 	lsl.w	r2, r1, r2
 8001780:	43d2      	mvns	r2, r2
 8001782:	4611      	mov	r1, r2
 8001784:	4a90      	ldr	r2, [pc, #576]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001786:	400b      	ands	r3, r1
 8001788:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 800178a:	4b8f      	ldr	r3, [pc, #572]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	7d3a      	ldrb	r2, [r7, #20]
 8001790:	2101      	movs	r1, #1
 8001792:	fa01 f202 	lsl.w	r2, r1, r2
 8001796:	43d2      	mvns	r2, r2
 8001798:	4611      	mov	r1, r2
 800179a:	4a8b      	ldr	r2, [pc, #556]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800179c:	400b      	ands	r3, r1
 800179e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
    	    	}


     break;
 80017a0:	e144      	b.n	8001a2c <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 80017a2:	79bb      	ldrb	r3, [r7, #6]
 80017a4:	2b04      	cmp	r3, #4
 80017a6:	d12a      	bne.n	80017fe <MGPIO_voidSetPBMode_CRL+0x38a>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80017a8:	4b87      	ldr	r3, [pc, #540]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	797a      	ldrb	r2, [r7, #5]
 80017ae:	2101      	movs	r1, #1
 80017b0:	fa01 f202 	lsl.w	r2, r1, r2
 80017b4:	43d2      	mvns	r2, r2
 80017b6:	4611      	mov	r1, r2
 80017b8:	4a83      	ldr	r2, [pc, #524]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80017ba:	400b      	ands	r3, r1
 80017bc:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80017be:	4b82      	ldr	r3, [pc, #520]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	793a      	ldrb	r2, [r7, #4]
 80017c4:	2101      	movs	r1, #1
 80017c6:	fa01 f202 	lsl.w	r2, r1, r2
 80017ca:	4611      	mov	r1, r2
 80017cc:	4a7e      	ldr	r2, [pc, #504]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80017ce:	430b      	orrs	r3, r1
 80017d0:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80017d2:	4b7d      	ldr	r3, [pc, #500]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	7c3a      	ldrb	r2, [r7, #16]
 80017d8:	2101      	movs	r1, #1
 80017da:	fa01 f202 	lsl.w	r2, r1, r2
 80017de:	4611      	mov	r1, r2
 80017e0:	4a79      	ldr	r2, [pc, #484]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80017e2:	430b      	orrs	r3, r1
 80017e4:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80017e6:	4b78      	ldr	r3, [pc, #480]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	7d3a      	ldrb	r2, [r7, #20]
 80017ec:	2101      	movs	r1, #1
 80017ee:	fa01 f202 	lsl.w	r2, r1, r2
 80017f2:	43d2      	mvns	r2, r2
 80017f4:	4611      	mov	r1, r2
 80017f6:	4a74      	ldr	r2, [pc, #464]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80017f8:	400b      	ands	r3, r1
 80017fa:	6013      	str	r3, [r2, #0]
     break;
 80017fc:	e116      	b.n	8001a2c <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80017fe:	79bb      	ldrb	r3, [r7, #6]
 8001800:	2b05      	cmp	r3, #5
 8001802:	d12a      	bne.n	800185a <MGPIO_voidSetPBMode_CRL+0x3e6>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001804:	4b70      	ldr	r3, [pc, #448]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	797a      	ldrb	r2, [r7, #5]
 800180a:	2101      	movs	r1, #1
 800180c:	fa01 f202 	lsl.w	r2, r1, r2
 8001810:	43d2      	mvns	r2, r2
 8001812:	4611      	mov	r1, r2
 8001814:	4a6c      	ldr	r2, [pc, #432]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001816:	400b      	ands	r3, r1
 8001818:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800181a:	4b6b      	ldr	r3, [pc, #428]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	793a      	ldrb	r2, [r7, #4]
 8001820:	2101      	movs	r1, #1
 8001822:	fa01 f202 	lsl.w	r2, r1, r2
 8001826:	4611      	mov	r1, r2
 8001828:	4a67      	ldr	r2, [pc, #412]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800182a:	430b      	orrs	r3, r1
 800182c:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800182e:	4b66      	ldr	r3, [pc, #408]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	7c3a      	ldrb	r2, [r7, #16]
 8001834:	2101      	movs	r1, #1
 8001836:	fa01 f202 	lsl.w	r2, r1, r2
 800183a:	43d2      	mvns	r2, r2
 800183c:	4611      	mov	r1, r2
 800183e:	4a62      	ldr	r2, [pc, #392]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001840:	400b      	ands	r3, r1
 8001842:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001844:	4b60      	ldr	r3, [pc, #384]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	7d3a      	ldrb	r2, [r7, #20]
 800184a:	2101      	movs	r1, #1
 800184c:	fa01 f202 	lsl.w	r2, r1, r2
 8001850:	4611      	mov	r1, r2
 8001852:	4a5d      	ldr	r2, [pc, #372]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001854:	430b      	orrs	r3, r1
 8001856:	6013      	str	r3, [r2, #0]
     break;
 8001858:	e0e8      	b.n	8001a2c <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 800185a:	79bb      	ldrb	r3, [r7, #6]
 800185c:	2b06      	cmp	r3, #6
 800185e:	f040 80e5 	bne.w	8001a2c <MGPIO_voidSetPBMode_CRL+0x5b8>
    	    		CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001862:	4b59      	ldr	r3, [pc, #356]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	797a      	ldrb	r2, [r7, #5]
 8001868:	2101      	movs	r1, #1
 800186a:	fa01 f202 	lsl.w	r2, r1, r2
 800186e:	43d2      	mvns	r2, r2
 8001870:	4611      	mov	r1, r2
 8001872:	4a55      	ldr	r2, [pc, #340]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001874:	400b      	ands	r3, r1
 8001876:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001878:	4b53      	ldr	r3, [pc, #332]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	793a      	ldrb	r2, [r7, #4]
 800187e:	2101      	movs	r1, #1
 8001880:	fa01 f202 	lsl.w	r2, r1, r2
 8001884:	4611      	mov	r1, r2
 8001886:	4a50      	ldr	r2, [pc, #320]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001888:	430b      	orrs	r3, r1
 800188a:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800188c:	4b4e      	ldr	r3, [pc, #312]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	7c3a      	ldrb	r2, [r7, #16]
 8001892:	2101      	movs	r1, #1
 8001894:	fa01 f202 	lsl.w	r2, r1, r2
 8001898:	4611      	mov	r1, r2
 800189a:	4a4b      	ldr	r2, [pc, #300]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800189c:	430b      	orrs	r3, r1
 800189e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80018a0:	4b49      	ldr	r3, [pc, #292]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	7d3a      	ldrb	r2, [r7, #20]
 80018a6:	2101      	movs	r1, #1
 80018a8:	fa01 f202 	lsl.w	r2, r1, r2
 80018ac:	4611      	mov	r1, r2
 80018ae:	4a46      	ldr	r2, [pc, #280]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80018b0:	430b      	orrs	r3, r1
 80018b2:	6013      	str	r3, [r2, #0]
     break;
 80018b4:	e0ba      	b.n	8001a2c <MGPIO_voidSetPBMode_CRL+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80018b6:	79bb      	ldrb	r3, [r7, #6]
 80018b8:	2b03      	cmp	r3, #3
 80018ba:	d12a      	bne.n	8001912 <MGPIO_voidSetPBMode_CRL+0x49e>
    	    	{
    		      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80018bc:	4b42      	ldr	r3, [pc, #264]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	797a      	ldrb	r2, [r7, #5]
 80018c2:	2101      	movs	r1, #1
 80018c4:	fa01 f202 	lsl.w	r2, r1, r2
 80018c8:	4611      	mov	r1, r2
 80018ca:	4a3f      	ldr	r2, [pc, #252]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80018cc:	430b      	orrs	r3, r1
 80018ce:	6013      	str	r3, [r2, #0]
    		      SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80018d0:	4b3d      	ldr	r3, [pc, #244]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	793a      	ldrb	r2, [r7, #4]
 80018d6:	2101      	movs	r1, #1
 80018d8:	fa01 f202 	lsl.w	r2, r1, r2
 80018dc:	4611      	mov	r1, r2
 80018de:	4a3a      	ldr	r2, [pc, #232]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80018e0:	430b      	orrs	r3, r1
 80018e2:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80018e4:	4b38      	ldr	r3, [pc, #224]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	7c3a      	ldrb	r2, [r7, #16]
 80018ea:	2101      	movs	r1, #1
 80018ec:	fa01 f202 	lsl.w	r2, r1, r2
 80018f0:	43d2      	mvns	r2, r2
 80018f2:	4611      	mov	r1, r2
 80018f4:	4a34      	ldr	r2, [pc, #208]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80018f6:	400b      	ands	r3, r1
 80018f8:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80018fa:	4b33      	ldr	r3, [pc, #204]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	7d3a      	ldrb	r2, [r7, #20]
 8001900:	2101      	movs	r1, #1
 8001902:	fa01 f202 	lsl.w	r2, r1, r2
 8001906:	43d2      	mvns	r2, r2
 8001908:	4611      	mov	r1, r2
 800190a:	4a2f      	ldr	r2, [pc, #188]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800190c:	400b      	ands	r3, r1
 800190e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
    	    	}

     break;
 8001910:	e08e      	b.n	8001a30 <MGPIO_voidSetPBMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001912:	79bb      	ldrb	r3, [r7, #6]
 8001914:	2b04      	cmp	r3, #4
 8001916:	d129      	bne.n	800196c <MGPIO_voidSetPBMode_CRL+0x4f8>
    	    		   SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001918:	4b2b      	ldr	r3, [pc, #172]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	797a      	ldrb	r2, [r7, #5]
 800191e:	2101      	movs	r1, #1
 8001920:	fa01 f202 	lsl.w	r2, r1, r2
 8001924:	4611      	mov	r1, r2
 8001926:	4a28      	ldr	r2, [pc, #160]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001928:	430b      	orrs	r3, r1
 800192a:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 800192c:	4b26      	ldr	r3, [pc, #152]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	793a      	ldrb	r2, [r7, #4]
 8001932:	2101      	movs	r1, #1
 8001934:	fa01 f202 	lsl.w	r2, r1, r2
 8001938:	4611      	mov	r1, r2
 800193a:	4a23      	ldr	r2, [pc, #140]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800193c:	430b      	orrs	r3, r1
 800193e:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 8001940:	4b21      	ldr	r3, [pc, #132]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	7c3a      	ldrb	r2, [r7, #16]
 8001946:	2101      	movs	r1, #1
 8001948:	fa01 f202 	lsl.w	r2, r1, r2
 800194c:	4611      	mov	r1, r2
 800194e:	4a1e      	ldr	r2, [pc, #120]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001950:	430b      	orrs	r3, r1
 8001952:	6013      	str	r3, [r2, #0]
    	    		   CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001954:	4b1c      	ldr	r3, [pc, #112]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	7d3a      	ldrb	r2, [r7, #20]
 800195a:	2101      	movs	r1, #1
 800195c:	fa01 f202 	lsl.w	r2, r1, r2
 8001960:	43d2      	mvns	r2, r2
 8001962:	4611      	mov	r1, r2
 8001964:	4a18      	ldr	r2, [pc, #96]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001966:	400b      	ands	r3, r1
 8001968:	6013      	str	r3, [r2, #0]
     break;
 800196a:	e061      	b.n	8001a30 <MGPIO_voidSetPBMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800196c:	79bb      	ldrb	r3, [r7, #6]
 800196e:	2b05      	cmp	r3, #5
 8001970:	d12c      	bne.n	80019cc <MGPIO_voidSetPBMode_CRL+0x558>
    	    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 8001972:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	797a      	ldrb	r2, [r7, #5]
 8001978:	2101      	movs	r1, #1
 800197a:	fa01 f202 	lsl.w	r2, r1, r2
 800197e:	4611      	mov	r1, r2
 8001980:	4a11      	ldr	r2, [pc, #68]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001982:	430b      	orrs	r3, r1
 8001984:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 8001986:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	793a      	ldrb	r2, [r7, #4]
 800198c:	2101      	movs	r1, #1
 800198e:	fa01 f202 	lsl.w	r2, r1, r2
 8001992:	4611      	mov	r1, r2
 8001994:	4a0c      	ldr	r2, [pc, #48]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 8001996:	430b      	orrs	r3, r1
 8001998:	6013      	str	r3, [r2, #0]
    	    		 CLR_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 800199a:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	7c3a      	ldrb	r2, [r7, #16]
 80019a0:	2101      	movs	r1, #1
 80019a2:	fa01 f202 	lsl.w	r2, r1, r2
 80019a6:	43d2      	mvns	r2, r2
 80019a8:	4611      	mov	r1, r2
 80019aa:	4a07      	ldr	r2, [pc, #28]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80019ac:	400b      	ands	r3, r1
 80019ae:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 80019b0:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	7d3a      	ldrb	r2, [r7, #20]
 80019b6:	2101      	movs	r1, #1
 80019b8:	fa01 f202 	lsl.w	r2, r1, r2
 80019bc:	4611      	mov	r1, r2
 80019be:	4a02      	ldr	r2, [pc, #8]	; (80019c8 <MGPIO_voidSetPBMode_CRL+0x554>)
 80019c0:	430b      	orrs	r3, r1
 80019c2:	6013      	str	r3, [r2, #0]
     break;
 80019c4:	e034      	b.n	8001a30 <MGPIO_voidSetPBMode_CRL+0x5bc>
 80019c6:	bf00      	nop
 80019c8:	40010c00 	.word	0x40010c00
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80019cc:	79bb      	ldrb	r3, [r7, #6]
 80019ce:	2b06      	cmp	r3, #6
 80019d0:	d12e      	bne.n	8001a30 <MGPIO_voidSetPBMode_CRL+0x5bc>
    	    		SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit0);
 80019d2:	4b1a      	ldr	r3, [pc, #104]	; (8001a3c <MGPIO_voidSetPBMode_CRL+0x5c8>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	797a      	ldrb	r2, [r7, #5]
 80019d8:	2101      	movs	r1, #1
 80019da:	fa01 f202 	lsl.w	r2, r1, r2
 80019de:	4611      	mov	r1, r2
 80019e0:	4a16      	ldr	r2, [pc, #88]	; (8001a3c <MGPIO_voidSetPBMode_CRL+0x5c8>)
 80019e2:	430b      	orrs	r3, r1
 80019e4:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ModeBit1);
 80019e6:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <MGPIO_voidSetPBMode_CRL+0x5c8>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	793a      	ldrb	r2, [r7, #4]
 80019ec:	2101      	movs	r1, #1
 80019ee:	fa01 f202 	lsl.w	r2, r1, r2
 80019f2:	4611      	mov	r1, r2
 80019f4:	4a11      	ldr	r2, [pc, #68]	; (8001a3c <MGPIO_voidSetPBMode_CRL+0x5c8>)
 80019f6:	430b      	orrs	r3, r1
 80019f8:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit0);
 80019fa:	4b10      	ldr	r3, [pc, #64]	; (8001a3c <MGPIO_voidSetPBMode_CRL+0x5c8>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	7c3a      	ldrb	r2, [r7, #16]
 8001a00:	2101      	movs	r1, #1
 8001a02:	fa01 f202 	lsl.w	r2, r1, r2
 8001a06:	4611      	mov	r1, r2
 8001a08:	4a0c      	ldr	r2, [pc, #48]	; (8001a3c <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001a0a:	430b      	orrs	r3, r1
 8001a0c:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRL,MGPIO_ConfigBit1);
 8001a0e:	4b0b      	ldr	r3, [pc, #44]	; (8001a3c <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	7d3a      	ldrb	r2, [r7, #20]
 8001a14:	2101      	movs	r1, #1
 8001a16:	fa01 f202 	lsl.w	r2, r1, r2
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4a07      	ldr	r2, [pc, #28]	; (8001a3c <MGPIO_voidSetPBMode_CRL+0x5c8>)
 8001a1e:	430b      	orrs	r3, r1
 8001a20:	6013      	str	r3, [r2, #0]
     break;
 8001a22:	e005      	b.n	8001a30 <MGPIO_voidSetPBMode_CRL+0x5bc>
     break;
 8001a24:	bf00      	nop
 8001a26:	e004      	b.n	8001a32 <MGPIO_voidSetPBMode_CRL+0x5be>
    break;
 8001a28:	bf00      	nop
 8001a2a:	e002      	b.n	8001a32 <MGPIO_voidSetPBMode_CRL+0x5be>
     break;
 8001a2c:	bf00      	nop
 8001a2e:	e000      	b.n	8001a32 <MGPIO_voidSetPBMode_CRL+0x5be>
     break;
 8001a30:	bf00      	nop
  }

}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc90      	pop	{r4, r7}
 8001a3a:	4770      	bx	lr
 8001a3c:	40010c00 	.word	0x40010c00

08001a40 <MGPIO_voidSetPBMode_CRH>:


void MGPIO_voidSetPBMode_CRH(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRH_BITS MGPIO_ModeBit0,MGPIOX_CRH_BITS MGPIO_ModeBit1,MGPIOX_CRH_BITS MGPIO_ConfigBit0,MGPIOX_CRH_BITS MGPIO_ConfigBit1)
{
 8001a40:	b490      	push	{r4, r7}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4604      	mov	r4, r0
 8001a48:	4608      	mov	r0, r1
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4623      	mov	r3, r4
 8001a50:	71fb      	strb	r3, [r7, #7]
 8001a52:	4603      	mov	r3, r0
 8001a54:	71bb      	strb	r3, [r7, #6]
 8001a56:	460b      	mov	r3, r1
 8001a58:	717b      	strb	r3, [r7, #5]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 8001a5e:	79fb      	ldrb	r3, [r7, #7]
 8001a60:	2b03      	cmp	r3, #3
 8001a62:	f200 82cc 	bhi.w	8001ffe <MGPIO_voidSetPBMode_CRH+0x5be>
 8001a66:	a201      	add	r2, pc, #4	; (adr r2, 8001a6c <MGPIO_voidSetPBMode_CRH+0x2c>)
 8001a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a6c:	08001a7d 	.word	0x08001a7d
 8001a70:	08001b9b 	.word	0x08001b9b
 8001a74:	08001d11 	.word	0x08001d11
 8001a78:	08001e83 	.word	0x08001e83
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 8001a7c:	79bb      	ldrb	r3, [r7, #6]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d12c      	bne.n	8001adc <MGPIO_voidSetPBMode_CRH+0x9c>
    	{
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001a82:	4ba2      	ldr	r3, [pc, #648]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	797a      	ldrb	r2, [r7, #5]
 8001a88:	2101      	movs	r1, #1
 8001a8a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a8e:	43d2      	mvns	r2, r2
 8001a90:	4611      	mov	r1, r2
 8001a92:	4a9e      	ldr	r2, [pc, #632]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001a94:	400b      	ands	r3, r1
 8001a96:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001a98:	4b9c      	ldr	r3, [pc, #624]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	793a      	ldrb	r2, [r7, #4]
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	fa01 f202 	lsl.w	r2, r1, r2
 8001aa4:	43d2      	mvns	r2, r2
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	4a98      	ldr	r2, [pc, #608]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001aaa:	400b      	ands	r3, r1
 8001aac:	6053      	str	r3, [r2, #4]
             CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001aae:	4b97      	ldr	r3, [pc, #604]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	7c3a      	ldrb	r2, [r7, #16]
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	fa01 f202 	lsl.w	r2, r1, r2
 8001aba:	43d2      	mvns	r2, r2
 8001abc:	4611      	mov	r1, r2
 8001abe:	4a93      	ldr	r2, [pc, #588]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001ac0:	400b      	ands	r3, r1
 8001ac2:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001ac4:	4b91      	ldr	r3, [pc, #580]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	7d3a      	ldrb	r2, [r7, #20]
 8001aca:	2101      	movs	r1, #1
 8001acc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ad0:	43d2      	mvns	r2, r2
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4a8d      	ldr	r2, [pc, #564]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001ad6:	400b      	ands	r3, r1
 8001ad8:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
		}

     break;
 8001ada:	e289      	b.n	8001ff0 <MGPIO_voidSetPBMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 8001adc:	79bb      	ldrb	r3, [r7, #6]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d12b      	bne.n	8001b3a <MGPIO_voidSetPBMode_CRH+0xfa>
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001ae2:	4b8a      	ldr	r3, [pc, #552]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	797a      	ldrb	r2, [r7, #5]
 8001ae8:	2101      	movs	r1, #1
 8001aea:	fa01 f202 	lsl.w	r2, r1, r2
 8001aee:	43d2      	mvns	r2, r2
 8001af0:	4611      	mov	r1, r2
 8001af2:	4a86      	ldr	r2, [pc, #536]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001af4:	400b      	ands	r3, r1
 8001af6:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001af8:	4b84      	ldr	r3, [pc, #528]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	793a      	ldrb	r2, [r7, #4]
 8001afe:	2101      	movs	r1, #1
 8001b00:	fa01 f202 	lsl.w	r2, r1, r2
 8001b04:	43d2      	mvns	r2, r2
 8001b06:	4611      	mov	r1, r2
 8001b08:	4a80      	ldr	r2, [pc, #512]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b0a:	400b      	ands	r3, r1
 8001b0c:	6053      	str	r3, [r2, #4]
    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001b0e:	4b7f      	ldr	r3, [pc, #508]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	7c3a      	ldrb	r2, [r7, #16]
 8001b14:	2101      	movs	r1, #1
 8001b16:	fa01 f202 	lsl.w	r2, r1, r2
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	4a7b      	ldr	r2, [pc, #492]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b1e:	430b      	orrs	r3, r1
 8001b20:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001b22:	4b7a      	ldr	r3, [pc, #488]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	7d3a      	ldrb	r2, [r7, #20]
 8001b28:	2101      	movs	r1, #1
 8001b2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b2e:	43d2      	mvns	r2, r2
 8001b30:	4611      	mov	r1, r2
 8001b32:	4a76      	ldr	r2, [pc, #472]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b34:	400b      	ands	r3, r1
 8001b36:	6053      	str	r3, [r2, #4]
     break;
 8001b38:	e25a      	b.n	8001ff0 <MGPIO_voidSetPBMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 8001b3a:	79bb      	ldrb	r3, [r7, #6]
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	f040 8257 	bne.w	8001ff0 <MGPIO_voidSetPBMode_CRH+0x5b0>
    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001b42:	4b72      	ldr	r3, [pc, #456]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	797a      	ldrb	r2, [r7, #5]
 8001b48:	2101      	movs	r1, #1
 8001b4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b4e:	43d2      	mvns	r2, r2
 8001b50:	4611      	mov	r1, r2
 8001b52:	4a6e      	ldr	r2, [pc, #440]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b54:	400b      	ands	r3, r1
 8001b56:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001b58:	4b6c      	ldr	r3, [pc, #432]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	793a      	ldrb	r2, [r7, #4]
 8001b5e:	2101      	movs	r1, #1
 8001b60:	fa01 f202 	lsl.w	r2, r1, r2
 8001b64:	43d2      	mvns	r2, r2
 8001b66:	4611      	mov	r1, r2
 8001b68:	4a68      	ldr	r2, [pc, #416]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b6a:	400b      	ands	r3, r1
 8001b6c:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001b6e:	4b67      	ldr	r3, [pc, #412]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	7c3a      	ldrb	r2, [r7, #16]
 8001b74:	2101      	movs	r1, #1
 8001b76:	fa01 f202 	lsl.w	r2, r1, r2
 8001b7a:	43d2      	mvns	r2, r2
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	4a63      	ldr	r2, [pc, #396]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b80:	400b      	ands	r3, r1
 8001b82:	6053      	str	r3, [r2, #4]
    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001b84:	4b61      	ldr	r3, [pc, #388]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	7d3a      	ldrb	r2, [r7, #20]
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b90:	4611      	mov	r1, r2
 8001b92:	4a5e      	ldr	r2, [pc, #376]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001b94:	430b      	orrs	r3, r1
 8001b96:	6053      	str	r3, [r2, #4]
     break;
 8001b98:	e22a      	b.n	8001ff0 <MGPIO_voidSetPBMode_CRH+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001b9a:	79bb      	ldrb	r3, [r7, #6]
 8001b9c:	2b03      	cmp	r3, #3
 8001b9e:	d12b      	bne.n	8001bf8 <MGPIO_voidSetPBMode_CRH+0x1b8>
    	{
    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001ba0:	4b5a      	ldr	r3, [pc, #360]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	797a      	ldrb	r2, [r7, #5]
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bac:	4611      	mov	r1, r2
 8001bae:	4a57      	ldr	r2, [pc, #348]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001bb0:	430b      	orrs	r3, r1
 8001bb2:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001bb4:	4b55      	ldr	r3, [pc, #340]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	793a      	ldrb	r2, [r7, #4]
 8001bba:	2101      	movs	r1, #1
 8001bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc0:	43d2      	mvns	r2, r2
 8001bc2:	4611      	mov	r1, r2
 8001bc4:	4a51      	ldr	r2, [pc, #324]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001bc6:	400b      	ands	r3, r1
 8001bc8:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001bca:	4b50      	ldr	r3, [pc, #320]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	7c3a      	ldrb	r2, [r7, #16]
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd6:	43d2      	mvns	r2, r2
 8001bd8:	4611      	mov	r1, r2
 8001bda:	4a4c      	ldr	r2, [pc, #304]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001bdc:	400b      	ands	r3, r1
 8001bde:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001be0:	4b4a      	ldr	r3, [pc, #296]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	7d3a      	ldrb	r2, [r7, #20]
 8001be6:	2101      	movs	r1, #1
 8001be8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bec:	43d2      	mvns	r2, r2
 8001bee:	4611      	mov	r1, r2
 8001bf0:	4a46      	ldr	r2, [pc, #280]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001bf2:	400b      	ands	r3, r1
 8001bf4:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);


    	}

    break;
 8001bf6:	e1fd      	b.n	8001ff4 <MGPIO_voidSetPBMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001bf8:	79bb      	ldrb	r3, [r7, #6]
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	d12a      	bne.n	8001c54 <MGPIO_voidSetPBMode_CRH+0x214>
    		SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001bfe:	4b43      	ldr	r3, [pc, #268]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	797a      	ldrb	r2, [r7, #5]
 8001c04:	2101      	movs	r1, #1
 8001c06:	fa01 f202 	lsl.w	r2, r1, r2
 8001c0a:	4611      	mov	r1, r2
 8001c0c:	4a3f      	ldr	r2, [pc, #252]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c0e:	430b      	orrs	r3, r1
 8001c10:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001c12:	4b3e      	ldr	r3, [pc, #248]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	793a      	ldrb	r2, [r7, #4]
 8001c18:	2101      	movs	r1, #1
 8001c1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c1e:	43d2      	mvns	r2, r2
 8001c20:	4611      	mov	r1, r2
 8001c22:	4a3a      	ldr	r2, [pc, #232]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c24:	400b      	ands	r3, r1
 8001c26:	6053      	str	r3, [r2, #4]
    		SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001c28:	4b38      	ldr	r3, [pc, #224]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	7c3a      	ldrb	r2, [r7, #16]
 8001c2e:	2101      	movs	r1, #1
 8001c30:	fa01 f202 	lsl.w	r2, r1, r2
 8001c34:	4611      	mov	r1, r2
 8001c36:	4a35      	ldr	r2, [pc, #212]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c38:	430b      	orrs	r3, r1
 8001c3a:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001c3c:	4b33      	ldr	r3, [pc, #204]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	7d3a      	ldrb	r2, [r7, #20]
 8001c42:	2101      	movs	r1, #1
 8001c44:	fa01 f202 	lsl.w	r2, r1, r2
 8001c48:	43d2      	mvns	r2, r2
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	4a2f      	ldr	r2, [pc, #188]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c4e:	400b      	ands	r3, r1
 8001c50:	6053      	str	r3, [r2, #4]
    break;
 8001c52:	e1cf      	b.n	8001ff4 <MGPIO_voidSetPBMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8001c54:	79bb      	ldrb	r3, [r7, #6]
 8001c56:	2b05      	cmp	r3, #5
 8001c58:	d12a      	bne.n	8001cb0 <MGPIO_voidSetPBMode_CRH+0x270>
    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001c5a:	4b2c      	ldr	r3, [pc, #176]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	797a      	ldrb	r2, [r7, #5]
 8001c60:	2101      	movs	r1, #1
 8001c62:	fa01 f202 	lsl.w	r2, r1, r2
 8001c66:	4611      	mov	r1, r2
 8001c68:	4a28      	ldr	r2, [pc, #160]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c6a:	430b      	orrs	r3, r1
 8001c6c:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001c6e:	4b27      	ldr	r3, [pc, #156]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	793a      	ldrb	r2, [r7, #4]
 8001c74:	2101      	movs	r1, #1
 8001c76:	fa01 f202 	lsl.w	r2, r1, r2
 8001c7a:	43d2      	mvns	r2, r2
 8001c7c:	4611      	mov	r1, r2
 8001c7e:	4a23      	ldr	r2, [pc, #140]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c80:	400b      	ands	r3, r1
 8001c82:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001c84:	4b21      	ldr	r3, [pc, #132]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	7c3a      	ldrb	r2, [r7, #16]
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c90:	43d2      	mvns	r2, r2
 8001c92:	4611      	mov	r1, r2
 8001c94:	4a1d      	ldr	r2, [pc, #116]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c96:	400b      	ands	r3, r1
 8001c98:	6053      	str	r3, [r2, #4]
    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001c9a:	4b1c      	ldr	r3, [pc, #112]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	7d3a      	ldrb	r2, [r7, #20]
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	4a18      	ldr	r2, [pc, #96]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001caa:	430b      	orrs	r3, r1
 8001cac:	6053      	str	r3, [r2, #4]
    break;
 8001cae:	e1a1      	b.n	8001ff4 <MGPIO_voidSetPBMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001cb0:	79bb      	ldrb	r3, [r7, #6]
 8001cb2:	2b06      	cmp	r3, #6
 8001cb4:	f040 819e 	bne.w	8001ff4 <MGPIO_voidSetPBMode_CRH+0x5b4>
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001cb8:	4b14      	ldr	r3, [pc, #80]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	797a      	ldrb	r2, [r7, #5]
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc4:	4611      	mov	r1, r2
 8001cc6:	4a11      	ldr	r2, [pc, #68]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001cc8:	430b      	orrs	r3, r1
 8001cca:	6053      	str	r3, [r2, #4]
    		  CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001ccc:	4b0f      	ldr	r3, [pc, #60]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	793a      	ldrb	r2, [r7, #4]
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd8:	43d2      	mvns	r2, r2
 8001cda:	4611      	mov	r1, r2
 8001cdc:	4a0b      	ldr	r2, [pc, #44]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001cde:	400b      	ands	r3, r1
 8001ce0:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001ce2:	4b0a      	ldr	r3, [pc, #40]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	7c3a      	ldrb	r2, [r7, #16]
 8001ce8:	2101      	movs	r1, #1
 8001cea:	fa01 f202 	lsl.w	r2, r1, r2
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4a06      	ldr	r2, [pc, #24]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001cf2:	430b      	orrs	r3, r1
 8001cf4:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001cf6:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	7d3a      	ldrb	r2, [r7, #20]
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	fa01 f202 	lsl.w	r2, r1, r2
 8001d02:	4611      	mov	r1, r2
 8001d04:	4a01      	ldr	r2, [pc, #4]	; (8001d0c <MGPIO_voidSetPBMode_CRH+0x2cc>)
 8001d06:	430b      	orrs	r3, r1
 8001d08:	6053      	str	r3, [r2, #4]
    break;
 8001d0a:	e173      	b.n	8001ff4 <MGPIO_voidSetPBMode_CRH+0x5b4>
 8001d0c:	40010c00 	.word	0x40010c00
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001d10:	79bb      	ldrb	r3, [r7, #6]
 8001d12:	2b03      	cmp	r3, #3
 8001d14:	d12b      	bne.n	8001d6e <MGPIO_voidSetPBMode_CRH+0x32e>
    	    	{

    	            CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001d16:	4b9f      	ldr	r3, [pc, #636]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	797a      	ldrb	r2, [r7, #5]
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d22:	43d2      	mvns	r2, r2
 8001d24:	4611      	mov	r1, r2
 8001d26:	4a9b      	ldr	r2, [pc, #620]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d28:	400b      	ands	r3, r1
 8001d2a:	6053      	str	r3, [r2, #4]
    	            SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001d2c:	4b99      	ldr	r3, [pc, #612]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	793a      	ldrb	r2, [r7, #4]
 8001d32:	2101      	movs	r1, #1
 8001d34:	fa01 f202 	lsl.w	r2, r1, r2
 8001d38:	4611      	mov	r1, r2
 8001d3a:	4a96      	ldr	r2, [pc, #600]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d3c:	430b      	orrs	r3, r1
 8001d3e:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001d40:	4b94      	ldr	r3, [pc, #592]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	7c3a      	ldrb	r2, [r7, #16]
 8001d46:	2101      	movs	r1, #1
 8001d48:	fa01 f202 	lsl.w	r2, r1, r2
 8001d4c:	43d2      	mvns	r2, r2
 8001d4e:	4611      	mov	r1, r2
 8001d50:	4a90      	ldr	r2, [pc, #576]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d52:	400b      	ands	r3, r1
 8001d54:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001d56:	4b8f      	ldr	r3, [pc, #572]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	7d3a      	ldrb	r2, [r7, #20]
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d62:	43d2      	mvns	r2, r2
 8001d64:	4611      	mov	r1, r2
 8001d66:	4a8b      	ldr	r2, [pc, #556]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d68:	400b      	ands	r3, r1
 8001d6a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
    	    	}


     break;
 8001d6c:	e144      	b.n	8001ff8 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001d6e:	79bb      	ldrb	r3, [r7, #6]
 8001d70:	2b04      	cmp	r3, #4
 8001d72:	d12a      	bne.n	8001dca <MGPIO_voidSetPBMode_CRH+0x38a>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001d74:	4b87      	ldr	r3, [pc, #540]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	797a      	ldrb	r2, [r7, #5]
 8001d7a:	2101      	movs	r1, #1
 8001d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d80:	43d2      	mvns	r2, r2
 8001d82:	4611      	mov	r1, r2
 8001d84:	4a83      	ldr	r2, [pc, #524]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d86:	400b      	ands	r3, r1
 8001d88:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001d8a:	4b82      	ldr	r3, [pc, #520]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	793a      	ldrb	r2, [r7, #4]
 8001d90:	2101      	movs	r1, #1
 8001d92:	fa01 f202 	lsl.w	r2, r1, r2
 8001d96:	4611      	mov	r1, r2
 8001d98:	4a7e      	ldr	r2, [pc, #504]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001d9a:	430b      	orrs	r3, r1
 8001d9c:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001d9e:	4b7d      	ldr	r3, [pc, #500]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	7c3a      	ldrb	r2, [r7, #16]
 8001da4:	2101      	movs	r1, #1
 8001da6:	fa01 f202 	lsl.w	r2, r1, r2
 8001daa:	4611      	mov	r1, r2
 8001dac:	4a79      	ldr	r2, [pc, #484]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001dae:	430b      	orrs	r3, r1
 8001db0:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001db2:	4b78      	ldr	r3, [pc, #480]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	7d3a      	ldrb	r2, [r7, #20]
 8001db8:	2101      	movs	r1, #1
 8001dba:	fa01 f202 	lsl.w	r2, r1, r2
 8001dbe:	43d2      	mvns	r2, r2
 8001dc0:	4611      	mov	r1, r2
 8001dc2:	4a74      	ldr	r2, [pc, #464]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001dc4:	400b      	ands	r3, r1
 8001dc6:	6053      	str	r3, [r2, #4]
     break;
 8001dc8:	e116      	b.n	8001ff8 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8001dca:	79bb      	ldrb	r3, [r7, #6]
 8001dcc:	2b05      	cmp	r3, #5
 8001dce:	d12a      	bne.n	8001e26 <MGPIO_voidSetPBMode_CRH+0x3e6>
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001dd0:	4b70      	ldr	r3, [pc, #448]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	797a      	ldrb	r2, [r7, #5]
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ddc:	43d2      	mvns	r2, r2
 8001dde:	4611      	mov	r1, r2
 8001de0:	4a6c      	ldr	r2, [pc, #432]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001de2:	400b      	ands	r3, r1
 8001de4:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001de6:	4b6b      	ldr	r3, [pc, #428]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	793a      	ldrb	r2, [r7, #4]
 8001dec:	2101      	movs	r1, #1
 8001dee:	fa01 f202 	lsl.w	r2, r1, r2
 8001df2:	4611      	mov	r1, r2
 8001df4:	4a67      	ldr	r2, [pc, #412]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001df6:	430b      	orrs	r3, r1
 8001df8:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001dfa:	4b66      	ldr	r3, [pc, #408]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	7c3a      	ldrb	r2, [r7, #16]
 8001e00:	2101      	movs	r1, #1
 8001e02:	fa01 f202 	lsl.w	r2, r1, r2
 8001e06:	43d2      	mvns	r2, r2
 8001e08:	4611      	mov	r1, r2
 8001e0a:	4a62      	ldr	r2, [pc, #392]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e0c:	400b      	ands	r3, r1
 8001e0e:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001e10:	4b60      	ldr	r3, [pc, #384]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	7d3a      	ldrb	r2, [r7, #20]
 8001e16:	2101      	movs	r1, #1
 8001e18:	fa01 f202 	lsl.w	r2, r1, r2
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	4a5d      	ldr	r2, [pc, #372]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e20:	430b      	orrs	r3, r1
 8001e22:	6053      	str	r3, [r2, #4]
     break;
 8001e24:	e0e8      	b.n	8001ff8 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001e26:	79bb      	ldrb	r3, [r7, #6]
 8001e28:	2b06      	cmp	r3, #6
 8001e2a:	f040 80e5 	bne.w	8001ff8 <MGPIO_voidSetPBMode_CRH+0x5b8>
    	    		CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001e2e:	4b59      	ldr	r3, [pc, #356]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	797a      	ldrb	r2, [r7, #5]
 8001e34:	2101      	movs	r1, #1
 8001e36:	fa01 f202 	lsl.w	r2, r1, r2
 8001e3a:	43d2      	mvns	r2, r2
 8001e3c:	4611      	mov	r1, r2
 8001e3e:	4a55      	ldr	r2, [pc, #340]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e40:	400b      	ands	r3, r1
 8001e42:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001e44:	4b53      	ldr	r3, [pc, #332]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	793a      	ldrb	r2, [r7, #4]
 8001e4a:	2101      	movs	r1, #1
 8001e4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e50:	4611      	mov	r1, r2
 8001e52:	4a50      	ldr	r2, [pc, #320]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e54:	430b      	orrs	r3, r1
 8001e56:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001e58:	4b4e      	ldr	r3, [pc, #312]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	7c3a      	ldrb	r2, [r7, #16]
 8001e5e:	2101      	movs	r1, #1
 8001e60:	fa01 f202 	lsl.w	r2, r1, r2
 8001e64:	4611      	mov	r1, r2
 8001e66:	4a4b      	ldr	r2, [pc, #300]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e68:	430b      	orrs	r3, r1
 8001e6a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001e6c:	4b49      	ldr	r3, [pc, #292]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	7d3a      	ldrb	r2, [r7, #20]
 8001e72:	2101      	movs	r1, #1
 8001e74:	fa01 f202 	lsl.w	r2, r1, r2
 8001e78:	4611      	mov	r1, r2
 8001e7a:	4a46      	ldr	r2, [pc, #280]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e7c:	430b      	orrs	r3, r1
 8001e7e:	6053      	str	r3, [r2, #4]
     break;
 8001e80:	e0ba      	b.n	8001ff8 <MGPIO_voidSetPBMode_CRH+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8001e82:	79bb      	ldrb	r3, [r7, #6]
 8001e84:	2b03      	cmp	r3, #3
 8001e86:	d12a      	bne.n	8001ede <MGPIO_voidSetPBMode_CRH+0x49e>
    	    	{
    		      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001e88:	4b42      	ldr	r3, [pc, #264]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	797a      	ldrb	r2, [r7, #5]
 8001e8e:	2101      	movs	r1, #1
 8001e90:	fa01 f202 	lsl.w	r2, r1, r2
 8001e94:	4611      	mov	r1, r2
 8001e96:	4a3f      	ldr	r2, [pc, #252]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e98:	430b      	orrs	r3, r1
 8001e9a:	6053      	str	r3, [r2, #4]
    		      SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001e9c:	4b3d      	ldr	r3, [pc, #244]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	793a      	ldrb	r2, [r7, #4]
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ea8:	4611      	mov	r1, r2
 8001eaa:	4a3a      	ldr	r2, [pc, #232]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001eac:	430b      	orrs	r3, r1
 8001eae:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001eb0:	4b38      	ldr	r3, [pc, #224]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	7c3a      	ldrb	r2, [r7, #16]
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ebc:	43d2      	mvns	r2, r2
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	4a34      	ldr	r2, [pc, #208]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001ec2:	400b      	ands	r3, r1
 8001ec4:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001ec6:	4b33      	ldr	r3, [pc, #204]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	7d3a      	ldrb	r2, [r7, #20]
 8001ecc:	2101      	movs	r1, #1
 8001ece:	fa01 f202 	lsl.w	r2, r1, r2
 8001ed2:	43d2      	mvns	r2, r2
 8001ed4:	4611      	mov	r1, r2
 8001ed6:	4a2f      	ldr	r2, [pc, #188]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001ed8:	400b      	ands	r3, r1
 8001eda:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
    	    	}

     break;
 8001edc:	e08e      	b.n	8001ffc <MGPIO_voidSetPBMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8001ede:	79bb      	ldrb	r3, [r7, #6]
 8001ee0:	2b04      	cmp	r3, #4
 8001ee2:	d129      	bne.n	8001f38 <MGPIO_voidSetPBMode_CRH+0x4f8>
    	    		   SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001ee4:	4b2b      	ldr	r3, [pc, #172]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	797a      	ldrb	r2, [r7, #5]
 8001eea:	2101      	movs	r1, #1
 8001eec:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	4a28      	ldr	r2, [pc, #160]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001ef4:	430b      	orrs	r3, r1
 8001ef6:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001ef8:	4b26      	ldr	r3, [pc, #152]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	793a      	ldrb	r2, [r7, #4]
 8001efe:	2101      	movs	r1, #1
 8001f00:	fa01 f202 	lsl.w	r2, r1, r2
 8001f04:	4611      	mov	r1, r2
 8001f06:	4a23      	ldr	r2, [pc, #140]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f08:	430b      	orrs	r3, r1
 8001f0a:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001f0c:	4b21      	ldr	r3, [pc, #132]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	7c3a      	ldrb	r2, [r7, #16]
 8001f12:	2101      	movs	r1, #1
 8001f14:	fa01 f202 	lsl.w	r2, r1, r2
 8001f18:	4611      	mov	r1, r2
 8001f1a:	4a1e      	ldr	r2, [pc, #120]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f1c:	430b      	orrs	r3, r1
 8001f1e:	6053      	str	r3, [r2, #4]
    	    		   CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001f20:	4b1c      	ldr	r3, [pc, #112]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	7d3a      	ldrb	r2, [r7, #20]
 8001f26:	2101      	movs	r1, #1
 8001f28:	fa01 f202 	lsl.w	r2, r1, r2
 8001f2c:	43d2      	mvns	r2, r2
 8001f2e:	4611      	mov	r1, r2
 8001f30:	4a18      	ldr	r2, [pc, #96]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f32:	400b      	ands	r3, r1
 8001f34:	6053      	str	r3, [r2, #4]
     break;
 8001f36:	e061      	b.n	8001ffc <MGPIO_voidSetPBMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8001f38:	79bb      	ldrb	r3, [r7, #6]
 8001f3a:	2b05      	cmp	r3, #5
 8001f3c:	d12c      	bne.n	8001f98 <MGPIO_voidSetPBMode_CRH+0x558>
    	    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001f3e:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	797a      	ldrb	r2, [r7, #5]
 8001f44:	2101      	movs	r1, #1
 8001f46:	fa01 f202 	lsl.w	r2, r1, r2
 8001f4a:	4611      	mov	r1, r2
 8001f4c:	4a11      	ldr	r2, [pc, #68]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f4e:	430b      	orrs	r3, r1
 8001f50:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001f52:	4b10      	ldr	r3, [pc, #64]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	793a      	ldrb	r2, [r7, #4]
 8001f58:	2101      	movs	r1, #1
 8001f5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5e:	4611      	mov	r1, r2
 8001f60:	4a0c      	ldr	r2, [pc, #48]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f62:	430b      	orrs	r3, r1
 8001f64:	6053      	str	r3, [r2, #4]
    	    		 CLR_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001f66:	4b0b      	ldr	r3, [pc, #44]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	7c3a      	ldrb	r2, [r7, #16]
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f72:	43d2      	mvns	r2, r2
 8001f74:	4611      	mov	r1, r2
 8001f76:	4a07      	ldr	r2, [pc, #28]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f78:	400b      	ands	r3, r1
 8001f7a:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001f7c:	4b05      	ldr	r3, [pc, #20]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	7d3a      	ldrb	r2, [r7, #20]
 8001f82:	2101      	movs	r1, #1
 8001f84:	fa01 f202 	lsl.w	r2, r1, r2
 8001f88:	4611      	mov	r1, r2
 8001f8a:	4a02      	ldr	r2, [pc, #8]	; (8001f94 <MGPIO_voidSetPBMode_CRH+0x554>)
 8001f8c:	430b      	orrs	r3, r1
 8001f8e:	6053      	str	r3, [r2, #4]
     break;
 8001f90:	e034      	b.n	8001ffc <MGPIO_voidSetPBMode_CRH+0x5bc>
 8001f92:	bf00      	nop
 8001f94:	40010c00 	.word	0x40010c00
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8001f98:	79bb      	ldrb	r3, [r7, #6]
 8001f9a:	2b06      	cmp	r3, #6
 8001f9c:	d12e      	bne.n	8001ffc <MGPIO_voidSetPBMode_CRH+0x5bc>
    	    		SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit0);
 8001f9e:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	797a      	ldrb	r2, [r7, #5]
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8001faa:	4611      	mov	r1, r2
 8001fac:	4a16      	ldr	r2, [pc, #88]	; (8002008 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001fae:	430b      	orrs	r3, r1
 8001fb0:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ModeBit1);
 8001fb2:	4b15      	ldr	r3, [pc, #84]	; (8002008 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	793a      	ldrb	r2, [r7, #4]
 8001fb8:	2101      	movs	r1, #1
 8001fba:	fa01 f202 	lsl.w	r2, r1, r2
 8001fbe:	4611      	mov	r1, r2
 8001fc0:	4a11      	ldr	r2, [pc, #68]	; (8002008 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001fc2:	430b      	orrs	r3, r1
 8001fc4:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit0);
 8001fc6:	4b10      	ldr	r3, [pc, #64]	; (8002008 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	7c3a      	ldrb	r2, [r7, #16]
 8001fcc:	2101      	movs	r1, #1
 8001fce:	fa01 f202 	lsl.w	r2, r1, r2
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	4a0c      	ldr	r2, [pc, #48]	; (8002008 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001fd6:	430b      	orrs	r3, r1
 8001fd8:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOB->MGPIOB_CRH,MGPIO_ConfigBit1);
 8001fda:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	7d3a      	ldrb	r2, [r7, #20]
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe6:	4611      	mov	r1, r2
 8001fe8:	4a07      	ldr	r2, [pc, #28]	; (8002008 <MGPIO_voidSetPBMode_CRH+0x5c8>)
 8001fea:	430b      	orrs	r3, r1
 8001fec:	6053      	str	r3, [r2, #4]
     break;
 8001fee:	e005      	b.n	8001ffc <MGPIO_voidSetPBMode_CRH+0x5bc>
     break;
 8001ff0:	bf00      	nop
 8001ff2:	e004      	b.n	8001ffe <MGPIO_voidSetPBMode_CRH+0x5be>
    break;
 8001ff4:	bf00      	nop
 8001ff6:	e002      	b.n	8001ffe <MGPIO_voidSetPBMode_CRH+0x5be>
     break;
 8001ff8:	bf00      	nop
 8001ffa:	e000      	b.n	8001ffe <MGPIO_voidSetPBMode_CRH+0x5be>
     break;
 8001ffc:	bf00      	nop
  }

}
 8001ffe:	bf00      	nop
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bc90      	pop	{r4, r7}
 8002006:	4770      	bx	lr
 8002008:	40010c00 	.word	0x40010c00

0800200c <MGPIO_voidSetPBpinDirection>:

void MGPIO_voidSetPBpinDirection(PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af02      	add	r7, sp, #8
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
 8002016:	460b      	mov	r3, r1
 8002018:	71bb      	strb	r3, [r7, #6]
 800201a:	4613      	mov	r3, r2
 800201c:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_pinPINID)
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	2b0f      	cmp	r3, #15
 8002022:	f200 80d3 	bhi.w	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
 8002026:	a201      	add	r2, pc, #4	; (adr r2, 800202c <MGPIO_voidSetPBpinDirection+0x20>)
 8002028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800202c:	0800206d 	.word	0x0800206d
 8002030:	08002083 	.word	0x08002083
 8002034:	08002099 	.word	0x08002099
 8002038:	080020af 	.word	0x080020af
 800203c:	080020c5 	.word	0x080020c5
 8002040:	080020db 	.word	0x080020db
 8002044:	080020f1 	.word	0x080020f1
 8002048:	08002107 	.word	0x08002107
 800204c:	0800211d 	.word	0x0800211d
 8002050:	08002133 	.word	0x08002133
 8002054:	08002149 	.word	0x08002149
 8002058:	0800215f 	.word	0x0800215f
 800205c:	08002175 	.word	0x08002175
 8002060:	0800218b 	.word	0x0800218b
 8002064:	080021a1 	.word	0x080021a1
 8002068:	080021b7 	.word	0x080021b7
  {
    case PIN0 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE0_0_CRL,MODE0_1_CRL,CNF0_0_CRL,CNF0_1_CRL);
 800206c:	7979      	ldrb	r1, [r7, #5]
 800206e:	79b8      	ldrb	r0, [r7, #6]
 8002070:	2303      	movs	r3, #3
 8002072:	9301      	str	r3, [sp, #4]
 8002074:	2302      	movs	r3, #2
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	2301      	movs	r3, #1
 800207a:	2200      	movs	r2, #0
 800207c:	f7ff f9fa 	bl	8001474 <MGPIO_voidSetPBMode_CRL>
          break;
 8002080:	e0a4      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN1 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE1_0_CRL,MODE1_1_CRL,CNF1_0_CRL,CNF1_1_CRL);
 8002082:	7979      	ldrb	r1, [r7, #5]
 8002084:	79b8      	ldrb	r0, [r7, #6]
 8002086:	2307      	movs	r3, #7
 8002088:	9301      	str	r3, [sp, #4]
 800208a:	2306      	movs	r3, #6
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	2305      	movs	r3, #5
 8002090:	2204      	movs	r2, #4
 8002092:	f7ff f9ef 	bl	8001474 <MGPIO_voidSetPBMode_CRL>
            break;
 8002096:	e099      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN2 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE2_0_CRL,MODE2_1_CRL,CNF2_0_CRL,CNF2_1_CRL);
 8002098:	7979      	ldrb	r1, [r7, #5]
 800209a:	79b8      	ldrb	r0, [r7, #6]
 800209c:	230b      	movs	r3, #11
 800209e:	9301      	str	r3, [sp, #4]
 80020a0:	230a      	movs	r3, #10
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	2309      	movs	r3, #9
 80020a6:	2208      	movs	r2, #8
 80020a8:	f7ff f9e4 	bl	8001474 <MGPIO_voidSetPBMode_CRL>
            break;
 80020ac:	e08e      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN3 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE3_0_CRL,MODE3_1_CRL,CNF3_0_CRL,CNF3_1_CRL);
 80020ae:	7979      	ldrb	r1, [r7, #5]
 80020b0:	79b8      	ldrb	r0, [r7, #6]
 80020b2:	230f      	movs	r3, #15
 80020b4:	9301      	str	r3, [sp, #4]
 80020b6:	230e      	movs	r3, #14
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	230d      	movs	r3, #13
 80020bc:	220c      	movs	r2, #12
 80020be:	f7ff f9d9 	bl	8001474 <MGPIO_voidSetPBMode_CRL>
            break;
 80020c2:	e083      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN4 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE4_0_CRL,MODE4_1_CRL,CNF4_0_CRL,CNF4_1_CRL);
 80020c4:	7979      	ldrb	r1, [r7, #5]
 80020c6:	79b8      	ldrb	r0, [r7, #6]
 80020c8:	2313      	movs	r3, #19
 80020ca:	9301      	str	r3, [sp, #4]
 80020cc:	2312      	movs	r3, #18
 80020ce:	9300      	str	r3, [sp, #0]
 80020d0:	2311      	movs	r3, #17
 80020d2:	2210      	movs	r2, #16
 80020d4:	f7ff f9ce 	bl	8001474 <MGPIO_voidSetPBMode_CRL>
          break;
 80020d8:	e078      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN5 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE5_0_CRL,MODE5_1_CRL,CNF5_0_CRL,CNF5_1_CRL);
 80020da:	7979      	ldrb	r1, [r7, #5]
 80020dc:	79b8      	ldrb	r0, [r7, #6]
 80020de:	2317      	movs	r3, #23
 80020e0:	9301      	str	r3, [sp, #4]
 80020e2:	2316      	movs	r3, #22
 80020e4:	9300      	str	r3, [sp, #0]
 80020e6:	2315      	movs	r3, #21
 80020e8:	2214      	movs	r2, #20
 80020ea:	f7ff f9c3 	bl	8001474 <MGPIO_voidSetPBMode_CRL>
          break;
 80020ee:	e06d      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN6 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE6_0_CRL,MODE6_1_CRL,CNF6_0_CRL,CNF6_1_CRL);
 80020f0:	7979      	ldrb	r1, [r7, #5]
 80020f2:	79b8      	ldrb	r0, [r7, #6]
 80020f4:	231b      	movs	r3, #27
 80020f6:	9301      	str	r3, [sp, #4]
 80020f8:	231a      	movs	r3, #26
 80020fa:	9300      	str	r3, [sp, #0]
 80020fc:	2319      	movs	r3, #25
 80020fe:	2218      	movs	r2, #24
 8002100:	f7ff f9b8 	bl	8001474 <MGPIO_voidSetPBMode_CRL>
          break;
 8002104:	e062      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN7 :
    MGPIO_voidSetPBMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE7_0_CRL,MODE7_1_CRL,CNF7_0_CRL,CNF7_1_CRL);
 8002106:	7979      	ldrb	r1, [r7, #5]
 8002108:	79b8      	ldrb	r0, [r7, #6]
 800210a:	231f      	movs	r3, #31
 800210c:	9301      	str	r3, [sp, #4]
 800210e:	231e      	movs	r3, #30
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	231d      	movs	r3, #29
 8002114:	221c      	movs	r2, #28
 8002116:	f7ff f9ad 	bl	8001474 <MGPIO_voidSetPBMode_CRL>
          break;
 800211a:	e057      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN8 :
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE8_0_CRH,MODE8_1_CRH,CNF8_0_CRH,CNF8_1_CRH);
 800211c:	7979      	ldrb	r1, [r7, #5]
 800211e:	79b8      	ldrb	r0, [r7, #6]
 8002120:	2303      	movs	r3, #3
 8002122:	9301      	str	r3, [sp, #4]
 8002124:	2302      	movs	r3, #2
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	2301      	movs	r3, #1
 800212a:	2200      	movs	r2, #0
 800212c:	f7ff fc88 	bl	8001a40 <MGPIO_voidSetPBMode_CRH>
          break;
 8002130:	e04c      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN9 :
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE9_0_CRH,MODE9_1_CRH,CNF9_0_CRH,CNF9_1_CRH);
 8002132:	7979      	ldrb	r1, [r7, #5]
 8002134:	79b8      	ldrb	r0, [r7, #6]
 8002136:	2307      	movs	r3, #7
 8002138:	9301      	str	r3, [sp, #4]
 800213a:	2306      	movs	r3, #6
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	2305      	movs	r3, #5
 8002140:	2204      	movs	r2, #4
 8002142:	f7ff fc7d 	bl	8001a40 <MGPIO_voidSetPBMode_CRH>
          break;
 8002146:	e041      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN10:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE10_0_CRH,MODE10_1_CRH,CNF10_0_CRH,CNF10_1_CRH);
 8002148:	7979      	ldrb	r1, [r7, #5]
 800214a:	79b8      	ldrb	r0, [r7, #6]
 800214c:	230b      	movs	r3, #11
 800214e:	9301      	str	r3, [sp, #4]
 8002150:	230a      	movs	r3, #10
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	2309      	movs	r3, #9
 8002156:	2208      	movs	r2, #8
 8002158:	f7ff fc72 	bl	8001a40 <MGPIO_voidSetPBMode_CRH>
            break;
 800215c:	e036      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN11:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE11_0_CRH,MODE11_1_CRH,CNF11_0_CRH,CNF11_1_CRH);
 800215e:	7979      	ldrb	r1, [r7, #5]
 8002160:	79b8      	ldrb	r0, [r7, #6]
 8002162:	230f      	movs	r3, #15
 8002164:	9301      	str	r3, [sp, #4]
 8002166:	230e      	movs	r3, #14
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	230d      	movs	r3, #13
 800216c:	220c      	movs	r2, #12
 800216e:	f7ff fc67 	bl	8001a40 <MGPIO_voidSetPBMode_CRH>
          break;
 8002172:	e02b      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN12:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE12_0_CRH,MODE12_1_CRH,CNF12_0_CRH,CNF12_1_CRH);
 8002174:	7979      	ldrb	r1, [r7, #5]
 8002176:	79b8      	ldrb	r0, [r7, #6]
 8002178:	2313      	movs	r3, #19
 800217a:	9301      	str	r3, [sp, #4]
 800217c:	2312      	movs	r3, #18
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	2311      	movs	r3, #17
 8002182:	2210      	movs	r2, #16
 8002184:	f7ff fc5c 	bl	8001a40 <MGPIO_voidSetPBMode_CRH>
          break;
 8002188:	e020      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN13:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE13_0_CRH,MODE13_1_CRH,CNF13_0_CRH,CNF13_1_CRH);
 800218a:	7979      	ldrb	r1, [r7, #5]
 800218c:	79b8      	ldrb	r0, [r7, #6]
 800218e:	2317      	movs	r3, #23
 8002190:	9301      	str	r3, [sp, #4]
 8002192:	2316      	movs	r3, #22
 8002194:	9300      	str	r3, [sp, #0]
 8002196:	2315      	movs	r3, #21
 8002198:	2214      	movs	r2, #20
 800219a:	f7ff fc51 	bl	8001a40 <MGPIO_voidSetPBMode_CRH>
          break;
 800219e:	e015      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN14:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE14_0_CRH,MODE14_1_CRH,CNF14_0_CRH,CNF14_1_CRH);
 80021a0:	7979      	ldrb	r1, [r7, #5]
 80021a2:	79b8      	ldrb	r0, [r7, #6]
 80021a4:	231b      	movs	r3, #27
 80021a6:	9301      	str	r3, [sp, #4]
 80021a8:	231a      	movs	r3, #26
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	2319      	movs	r3, #25
 80021ae:	2218      	movs	r2, #24
 80021b0:	f7ff fc46 	bl	8001a40 <MGPIO_voidSetPBMode_CRH>
          break;
 80021b4:	e00a      	b.n	80021cc <MGPIO_voidSetPBpinDirection+0x1c0>
    case PIN15:
    MGPIO_voidSetPBMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE15_0_CRH,MODE15_1_CRH,CNF15_0_CRH,CNF15_1_CRH);
 80021b6:	7979      	ldrb	r1, [r7, #5]
 80021b8:	79b8      	ldrb	r0, [r7, #6]
 80021ba:	231f      	movs	r3, #31
 80021bc:	9301      	str	r3, [sp, #4]
 80021be:	231e      	movs	r3, #30
 80021c0:	9300      	str	r3, [sp, #0]
 80021c2:	231d      	movs	r3, #29
 80021c4:	221c      	movs	r2, #28
 80021c6:	f7ff fc3b 	bl	8001a40 <MGPIO_voidSetPBMode_CRH>
          break;
 80021ca:	bf00      	nop

  }

}
 80021cc:	bf00      	nop
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <MGPIO_voidSetPCMode_CRL>:

////////////////PORTC PIN direction////////////////////


void MGPIO_voidSetPCMode_CRL(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRL_BITS MGPIO_ModeBit0,MGPIOX_CRL_BITS MGPIO_ModeBit1,MGPIOX_CRL_BITS MGPIO_ConfigBit0,MGPIOX_CRL_BITS MGPIO_ConfigBit1)
{
 80021d4:	b490      	push	{r4, r7}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4604      	mov	r4, r0
 80021dc:	4608      	mov	r0, r1
 80021de:	4611      	mov	r1, r2
 80021e0:	461a      	mov	r2, r3
 80021e2:	4623      	mov	r3, r4
 80021e4:	71fb      	strb	r3, [r7, #7]
 80021e6:	4603      	mov	r3, r0
 80021e8:	71bb      	strb	r3, [r7, #6]
 80021ea:	460b      	mov	r3, r1
 80021ec:	717b      	strb	r3, [r7, #5]
 80021ee:	4613      	mov	r3, r2
 80021f0:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 80021f2:	79fb      	ldrb	r3, [r7, #7]
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	f200 82cc 	bhi.w	8002792 <MGPIO_voidSetPCMode_CRL+0x5be>
 80021fa:	a201      	add	r2, pc, #4	; (adr r2, 8002200 <MGPIO_voidSetPCMode_CRL+0x2c>)
 80021fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002200:	08002211 	.word	0x08002211
 8002204:	0800232f 	.word	0x0800232f
 8002208:	080024a5 	.word	0x080024a5
 800220c:	08002617 	.word	0x08002617
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 8002210:	79bb      	ldrb	r3, [r7, #6]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d12c      	bne.n	8002270 <MGPIO_voidSetPCMode_CRL+0x9c>
    	{
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002216:	4ba2      	ldr	r3, [pc, #648]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	797a      	ldrb	r2, [r7, #5]
 800221c:	2101      	movs	r1, #1
 800221e:	fa01 f202 	lsl.w	r2, r1, r2
 8002222:	43d2      	mvns	r2, r2
 8002224:	4611      	mov	r1, r2
 8002226:	4a9e      	ldr	r2, [pc, #632]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002228:	400b      	ands	r3, r1
 800222a:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 800222c:	4b9c      	ldr	r3, [pc, #624]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	793a      	ldrb	r2, [r7, #4]
 8002232:	2101      	movs	r1, #1
 8002234:	fa01 f202 	lsl.w	r2, r1, r2
 8002238:	43d2      	mvns	r2, r2
 800223a:	4611      	mov	r1, r2
 800223c:	4a98      	ldr	r2, [pc, #608]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800223e:	400b      	ands	r3, r1
 8002240:	6013      	str	r3, [r2, #0]
             CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002242:	4b97      	ldr	r3, [pc, #604]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	7c3a      	ldrb	r2, [r7, #16]
 8002248:	2101      	movs	r1, #1
 800224a:	fa01 f202 	lsl.w	r2, r1, r2
 800224e:	43d2      	mvns	r2, r2
 8002250:	4611      	mov	r1, r2
 8002252:	4a93      	ldr	r2, [pc, #588]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002254:	400b      	ands	r3, r1
 8002256:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002258:	4b91      	ldr	r3, [pc, #580]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	7d3a      	ldrb	r2, [r7, #20]
 800225e:	2101      	movs	r1, #1
 8002260:	fa01 f202 	lsl.w	r2, r1, r2
 8002264:	43d2      	mvns	r2, r2
 8002266:	4611      	mov	r1, r2
 8002268:	4a8d      	ldr	r2, [pc, #564]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800226a:	400b      	ands	r3, r1
 800226c:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
		}

     break;
 800226e:	e289      	b.n	8002784 <MGPIO_voidSetPCMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 8002270:	79bb      	ldrb	r3, [r7, #6]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d12b      	bne.n	80022ce <MGPIO_voidSetPCMode_CRL+0xfa>
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002276:	4b8a      	ldr	r3, [pc, #552]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	797a      	ldrb	r2, [r7, #5]
 800227c:	2101      	movs	r1, #1
 800227e:	fa01 f202 	lsl.w	r2, r1, r2
 8002282:	43d2      	mvns	r2, r2
 8002284:	4611      	mov	r1, r2
 8002286:	4a86      	ldr	r2, [pc, #536]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002288:	400b      	ands	r3, r1
 800228a:	6013      	str	r3, [r2, #0]
    	     CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 800228c:	4b84      	ldr	r3, [pc, #528]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	793a      	ldrb	r2, [r7, #4]
 8002292:	2101      	movs	r1, #1
 8002294:	fa01 f202 	lsl.w	r2, r1, r2
 8002298:	43d2      	mvns	r2, r2
 800229a:	4611      	mov	r1, r2
 800229c:	4a80      	ldr	r2, [pc, #512]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800229e:	400b      	ands	r3, r1
 80022a0:	6013      	str	r3, [r2, #0]
    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80022a2:	4b7f      	ldr	r3, [pc, #508]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	7c3a      	ldrb	r2, [r7, #16]
 80022a8:	2101      	movs	r1, #1
 80022aa:	fa01 f202 	lsl.w	r2, r1, r2
 80022ae:	4611      	mov	r1, r2
 80022b0:	4a7b      	ldr	r2, [pc, #492]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80022b2:	430b      	orrs	r3, r1
 80022b4:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 80022b6:	4b7a      	ldr	r3, [pc, #488]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	7d3a      	ldrb	r2, [r7, #20]
 80022bc:	2101      	movs	r1, #1
 80022be:	fa01 f202 	lsl.w	r2, r1, r2
 80022c2:	43d2      	mvns	r2, r2
 80022c4:	4611      	mov	r1, r2
 80022c6:	4a76      	ldr	r2, [pc, #472]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80022c8:	400b      	ands	r3, r1
 80022ca:	6013      	str	r3, [r2, #0]
     break;
 80022cc:	e25a      	b.n	8002784 <MGPIO_voidSetPCMode_CRL+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 80022ce:	79bb      	ldrb	r3, [r7, #6]
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	f040 8257 	bne.w	8002784 <MGPIO_voidSetPCMode_CRL+0x5b0>
    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 80022d6:	4b72      	ldr	r3, [pc, #456]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	797a      	ldrb	r2, [r7, #5]
 80022dc:	2101      	movs	r1, #1
 80022de:	fa01 f202 	lsl.w	r2, r1, r2
 80022e2:	43d2      	mvns	r2, r2
 80022e4:	4611      	mov	r1, r2
 80022e6:	4a6e      	ldr	r2, [pc, #440]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80022e8:	400b      	ands	r3, r1
 80022ea:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80022ec:	4b6c      	ldr	r3, [pc, #432]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	793a      	ldrb	r2, [r7, #4]
 80022f2:	2101      	movs	r1, #1
 80022f4:	fa01 f202 	lsl.w	r2, r1, r2
 80022f8:	43d2      	mvns	r2, r2
 80022fa:	4611      	mov	r1, r2
 80022fc:	4a68      	ldr	r2, [pc, #416]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80022fe:	400b      	ands	r3, r1
 8002300:	6013      	str	r3, [r2, #0]
    	    CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002302:	4b67      	ldr	r3, [pc, #412]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	7c3a      	ldrb	r2, [r7, #16]
 8002308:	2101      	movs	r1, #1
 800230a:	fa01 f202 	lsl.w	r2, r1, r2
 800230e:	43d2      	mvns	r2, r2
 8002310:	4611      	mov	r1, r2
 8002312:	4a63      	ldr	r2, [pc, #396]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002314:	400b      	ands	r3, r1
 8002316:	6013      	str	r3, [r2, #0]
    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002318:	4b61      	ldr	r3, [pc, #388]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	7d3a      	ldrb	r2, [r7, #20]
 800231e:	2101      	movs	r1, #1
 8002320:	fa01 f202 	lsl.w	r2, r1, r2
 8002324:	4611      	mov	r1, r2
 8002326:	4a5e      	ldr	r2, [pc, #376]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002328:	430b      	orrs	r3, r1
 800232a:	6013      	str	r3, [r2, #0]
     break;
 800232c:	e22a      	b.n	8002784 <MGPIO_voidSetPCMode_CRL+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 800232e:	79bb      	ldrb	r3, [r7, #6]
 8002330:	2b03      	cmp	r3, #3
 8002332:	d12b      	bne.n	800238c <MGPIO_voidSetPCMode_CRL+0x1b8>
    	{
    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002334:	4b5a      	ldr	r3, [pc, #360]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	797a      	ldrb	r2, [r7, #5]
 800233a:	2101      	movs	r1, #1
 800233c:	fa01 f202 	lsl.w	r2, r1, r2
 8002340:	4611      	mov	r1, r2
 8002342:	4a57      	ldr	r2, [pc, #348]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002344:	430b      	orrs	r3, r1
 8002346:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002348:	4b55      	ldr	r3, [pc, #340]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	793a      	ldrb	r2, [r7, #4]
 800234e:	2101      	movs	r1, #1
 8002350:	fa01 f202 	lsl.w	r2, r1, r2
 8002354:	43d2      	mvns	r2, r2
 8002356:	4611      	mov	r1, r2
 8002358:	4a51      	ldr	r2, [pc, #324]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800235a:	400b      	ands	r3, r1
 800235c:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 800235e:	4b50      	ldr	r3, [pc, #320]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	7c3a      	ldrb	r2, [r7, #16]
 8002364:	2101      	movs	r1, #1
 8002366:	fa01 f202 	lsl.w	r2, r1, r2
 800236a:	43d2      	mvns	r2, r2
 800236c:	4611      	mov	r1, r2
 800236e:	4a4c      	ldr	r2, [pc, #304]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002370:	400b      	ands	r3, r1
 8002372:	6013      	str	r3, [r2, #0]
    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002374:	4b4a      	ldr	r3, [pc, #296]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	7d3a      	ldrb	r2, [r7, #20]
 800237a:	2101      	movs	r1, #1
 800237c:	fa01 f202 	lsl.w	r2, r1, r2
 8002380:	43d2      	mvns	r2, r2
 8002382:	4611      	mov	r1, r2
 8002384:	4a46      	ldr	r2, [pc, #280]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002386:	400b      	ands	r3, r1
 8002388:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);


    	}

    break;
 800238a:	e1fd      	b.n	8002788 <MGPIO_voidSetPCMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 800238c:	79bb      	ldrb	r3, [r7, #6]
 800238e:	2b04      	cmp	r3, #4
 8002390:	d12a      	bne.n	80023e8 <MGPIO_voidSetPCMode_CRL+0x214>
    		SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002392:	4b43      	ldr	r3, [pc, #268]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	797a      	ldrb	r2, [r7, #5]
 8002398:	2101      	movs	r1, #1
 800239a:	fa01 f202 	lsl.w	r2, r1, r2
 800239e:	4611      	mov	r1, r2
 80023a0:	4a3f      	ldr	r2, [pc, #252]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80023a2:	430b      	orrs	r3, r1
 80023a4:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80023a6:	4b3e      	ldr	r3, [pc, #248]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	793a      	ldrb	r2, [r7, #4]
 80023ac:	2101      	movs	r1, #1
 80023ae:	fa01 f202 	lsl.w	r2, r1, r2
 80023b2:	43d2      	mvns	r2, r2
 80023b4:	4611      	mov	r1, r2
 80023b6:	4a3a      	ldr	r2, [pc, #232]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80023b8:	400b      	ands	r3, r1
 80023ba:	6013      	str	r3, [r2, #0]
    		SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80023bc:	4b38      	ldr	r3, [pc, #224]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	7c3a      	ldrb	r2, [r7, #16]
 80023c2:	2101      	movs	r1, #1
 80023c4:	fa01 f202 	lsl.w	r2, r1, r2
 80023c8:	4611      	mov	r1, r2
 80023ca:	4a35      	ldr	r2, [pc, #212]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80023cc:	430b      	orrs	r3, r1
 80023ce:	6013      	str	r3, [r2, #0]
    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 80023d0:	4b33      	ldr	r3, [pc, #204]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	7d3a      	ldrb	r2, [r7, #20]
 80023d6:	2101      	movs	r1, #1
 80023d8:	fa01 f202 	lsl.w	r2, r1, r2
 80023dc:	43d2      	mvns	r2, r2
 80023de:	4611      	mov	r1, r2
 80023e0:	4a2f      	ldr	r2, [pc, #188]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80023e2:	400b      	ands	r3, r1
 80023e4:	6013      	str	r3, [r2, #0]
    break;
 80023e6:	e1cf      	b.n	8002788 <MGPIO_voidSetPCMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80023e8:	79bb      	ldrb	r3, [r7, #6]
 80023ea:	2b05      	cmp	r3, #5
 80023ec:	d12a      	bne.n	8002444 <MGPIO_voidSetPCMode_CRL+0x270>
    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 80023ee:	4b2c      	ldr	r3, [pc, #176]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	797a      	ldrb	r2, [r7, #5]
 80023f4:	2101      	movs	r1, #1
 80023f6:	fa01 f202 	lsl.w	r2, r1, r2
 80023fa:	4611      	mov	r1, r2
 80023fc:	4a28      	ldr	r2, [pc, #160]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 80023fe:	430b      	orrs	r3, r1
 8002400:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002402:	4b27      	ldr	r3, [pc, #156]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	793a      	ldrb	r2, [r7, #4]
 8002408:	2101      	movs	r1, #1
 800240a:	fa01 f202 	lsl.w	r2, r1, r2
 800240e:	43d2      	mvns	r2, r2
 8002410:	4611      	mov	r1, r2
 8002412:	4a23      	ldr	r2, [pc, #140]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002414:	400b      	ands	r3, r1
 8002416:	6013      	str	r3, [r2, #0]
    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002418:	4b21      	ldr	r3, [pc, #132]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	7c3a      	ldrb	r2, [r7, #16]
 800241e:	2101      	movs	r1, #1
 8002420:	fa01 f202 	lsl.w	r2, r1, r2
 8002424:	43d2      	mvns	r2, r2
 8002426:	4611      	mov	r1, r2
 8002428:	4a1d      	ldr	r2, [pc, #116]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800242a:	400b      	ands	r3, r1
 800242c:	6013      	str	r3, [r2, #0]
    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 800242e:	4b1c      	ldr	r3, [pc, #112]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	7d3a      	ldrb	r2, [r7, #20]
 8002434:	2101      	movs	r1, #1
 8002436:	fa01 f202 	lsl.w	r2, r1, r2
 800243a:	4611      	mov	r1, r2
 800243c:	4a18      	ldr	r2, [pc, #96]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800243e:	430b      	orrs	r3, r1
 8002440:	6013      	str	r3, [r2, #0]
    break;
 8002442:	e1a1      	b.n	8002788 <MGPIO_voidSetPCMode_CRL+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8002444:	79bb      	ldrb	r3, [r7, #6]
 8002446:	2b06      	cmp	r3, #6
 8002448:	f040 819e 	bne.w	8002788 <MGPIO_voidSetPCMode_CRL+0x5b4>
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 800244c:	4b14      	ldr	r3, [pc, #80]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	797a      	ldrb	r2, [r7, #5]
 8002452:	2101      	movs	r1, #1
 8002454:	fa01 f202 	lsl.w	r2, r1, r2
 8002458:	4611      	mov	r1, r2
 800245a:	4a11      	ldr	r2, [pc, #68]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800245c:	430b      	orrs	r3, r1
 800245e:	6013      	str	r3, [r2, #0]
    		  CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002460:	4b0f      	ldr	r3, [pc, #60]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	793a      	ldrb	r2, [r7, #4]
 8002466:	2101      	movs	r1, #1
 8002468:	fa01 f202 	lsl.w	r2, r1, r2
 800246c:	43d2      	mvns	r2, r2
 800246e:	4611      	mov	r1, r2
 8002470:	4a0b      	ldr	r2, [pc, #44]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002472:	400b      	ands	r3, r1
 8002474:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002476:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	7c3a      	ldrb	r2, [r7, #16]
 800247c:	2101      	movs	r1, #1
 800247e:	fa01 f202 	lsl.w	r2, r1, r2
 8002482:	4611      	mov	r1, r2
 8002484:	4a06      	ldr	r2, [pc, #24]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 8002486:	430b      	orrs	r3, r1
 8002488:	6013      	str	r3, [r2, #0]
    		  SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 800248a:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	7d3a      	ldrb	r2, [r7, #20]
 8002490:	2101      	movs	r1, #1
 8002492:	fa01 f202 	lsl.w	r2, r1, r2
 8002496:	4611      	mov	r1, r2
 8002498:	4a01      	ldr	r2, [pc, #4]	; (80024a0 <MGPIO_voidSetPCMode_CRL+0x2cc>)
 800249a:	430b      	orrs	r3, r1
 800249c:	6013      	str	r3, [r2, #0]
    break;
 800249e:	e173      	b.n	8002788 <MGPIO_voidSetPCMode_CRL+0x5b4>
 80024a0:	40011000 	.word	0x40011000
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80024a4:	79bb      	ldrb	r3, [r7, #6]
 80024a6:	2b03      	cmp	r3, #3
 80024a8:	d12b      	bne.n	8002502 <MGPIO_voidSetPCMode_CRL+0x32e>
    	    	{

    	            CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 80024aa:	4b9f      	ldr	r3, [pc, #636]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	797a      	ldrb	r2, [r7, #5]
 80024b0:	2101      	movs	r1, #1
 80024b2:	fa01 f202 	lsl.w	r2, r1, r2
 80024b6:	43d2      	mvns	r2, r2
 80024b8:	4611      	mov	r1, r2
 80024ba:	4a9b      	ldr	r2, [pc, #620]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80024bc:	400b      	ands	r3, r1
 80024be:	6013      	str	r3, [r2, #0]
    	            SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80024c0:	4b99      	ldr	r3, [pc, #612]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	793a      	ldrb	r2, [r7, #4]
 80024c6:	2101      	movs	r1, #1
 80024c8:	fa01 f202 	lsl.w	r2, r1, r2
 80024cc:	4611      	mov	r1, r2
 80024ce:	4a96      	ldr	r2, [pc, #600]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80024d0:	430b      	orrs	r3, r1
 80024d2:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80024d4:	4b94      	ldr	r3, [pc, #592]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	7c3a      	ldrb	r2, [r7, #16]
 80024da:	2101      	movs	r1, #1
 80024dc:	fa01 f202 	lsl.w	r2, r1, r2
 80024e0:	43d2      	mvns	r2, r2
 80024e2:	4611      	mov	r1, r2
 80024e4:	4a90      	ldr	r2, [pc, #576]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80024e6:	400b      	ands	r3, r1
 80024e8:	6013      	str	r3, [r2, #0]
    	            CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 80024ea:	4b8f      	ldr	r3, [pc, #572]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	7d3a      	ldrb	r2, [r7, #20]
 80024f0:	2101      	movs	r1, #1
 80024f2:	fa01 f202 	lsl.w	r2, r1, r2
 80024f6:	43d2      	mvns	r2, r2
 80024f8:	4611      	mov	r1, r2
 80024fa:	4a8b      	ldr	r2, [pc, #556]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80024fc:	400b      	ands	r3, r1
 80024fe:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
    	    	}


     break;
 8002500:	e144      	b.n	800278c <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8002502:	79bb      	ldrb	r3, [r7, #6]
 8002504:	2b04      	cmp	r3, #4
 8002506:	d12a      	bne.n	800255e <MGPIO_voidSetPCMode_CRL+0x38a>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002508:	4b87      	ldr	r3, [pc, #540]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	797a      	ldrb	r2, [r7, #5]
 800250e:	2101      	movs	r1, #1
 8002510:	fa01 f202 	lsl.w	r2, r1, r2
 8002514:	43d2      	mvns	r2, r2
 8002516:	4611      	mov	r1, r2
 8002518:	4a83      	ldr	r2, [pc, #524]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800251a:	400b      	ands	r3, r1
 800251c:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 800251e:	4b82      	ldr	r3, [pc, #520]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	793a      	ldrb	r2, [r7, #4]
 8002524:	2101      	movs	r1, #1
 8002526:	fa01 f202 	lsl.w	r2, r1, r2
 800252a:	4611      	mov	r1, r2
 800252c:	4a7e      	ldr	r2, [pc, #504]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800252e:	430b      	orrs	r3, r1
 8002530:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002532:	4b7d      	ldr	r3, [pc, #500]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	7c3a      	ldrb	r2, [r7, #16]
 8002538:	2101      	movs	r1, #1
 800253a:	fa01 f202 	lsl.w	r2, r1, r2
 800253e:	4611      	mov	r1, r2
 8002540:	4a79      	ldr	r2, [pc, #484]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002542:	430b      	orrs	r3, r1
 8002544:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002546:	4b78      	ldr	r3, [pc, #480]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	7d3a      	ldrb	r2, [r7, #20]
 800254c:	2101      	movs	r1, #1
 800254e:	fa01 f202 	lsl.w	r2, r1, r2
 8002552:	43d2      	mvns	r2, r2
 8002554:	4611      	mov	r1, r2
 8002556:	4a74      	ldr	r2, [pc, #464]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002558:	400b      	ands	r3, r1
 800255a:	6013      	str	r3, [r2, #0]
     break;
 800255c:	e116      	b.n	800278c <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 800255e:	79bb      	ldrb	r3, [r7, #6]
 8002560:	2b05      	cmp	r3, #5
 8002562:	d12a      	bne.n	80025ba <MGPIO_voidSetPCMode_CRL+0x3e6>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002564:	4b70      	ldr	r3, [pc, #448]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	797a      	ldrb	r2, [r7, #5]
 800256a:	2101      	movs	r1, #1
 800256c:	fa01 f202 	lsl.w	r2, r1, r2
 8002570:	43d2      	mvns	r2, r2
 8002572:	4611      	mov	r1, r2
 8002574:	4a6c      	ldr	r2, [pc, #432]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002576:	400b      	ands	r3, r1
 8002578:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 800257a:	4b6b      	ldr	r3, [pc, #428]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	793a      	ldrb	r2, [r7, #4]
 8002580:	2101      	movs	r1, #1
 8002582:	fa01 f202 	lsl.w	r2, r1, r2
 8002586:	4611      	mov	r1, r2
 8002588:	4a67      	ldr	r2, [pc, #412]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800258a:	430b      	orrs	r3, r1
 800258c:	6013      	str	r3, [r2, #0]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 800258e:	4b66      	ldr	r3, [pc, #408]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	7c3a      	ldrb	r2, [r7, #16]
 8002594:	2101      	movs	r1, #1
 8002596:	fa01 f202 	lsl.w	r2, r1, r2
 800259a:	43d2      	mvns	r2, r2
 800259c:	4611      	mov	r1, r2
 800259e:	4a62      	ldr	r2, [pc, #392]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80025a0:	400b      	ands	r3, r1
 80025a2:	6013      	str	r3, [r2, #0]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 80025a4:	4b60      	ldr	r3, [pc, #384]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	7d3a      	ldrb	r2, [r7, #20]
 80025aa:	2101      	movs	r1, #1
 80025ac:	fa01 f202 	lsl.w	r2, r1, r2
 80025b0:	4611      	mov	r1, r2
 80025b2:	4a5d      	ldr	r2, [pc, #372]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80025b4:	430b      	orrs	r3, r1
 80025b6:	6013      	str	r3, [r2, #0]
     break;
 80025b8:	e0e8      	b.n	800278c <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 80025ba:	79bb      	ldrb	r3, [r7, #6]
 80025bc:	2b06      	cmp	r3, #6
 80025be:	f040 80e5 	bne.w	800278c <MGPIO_voidSetPCMode_CRL+0x5b8>
    	    		CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 80025c2:	4b59      	ldr	r3, [pc, #356]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	797a      	ldrb	r2, [r7, #5]
 80025c8:	2101      	movs	r1, #1
 80025ca:	fa01 f202 	lsl.w	r2, r1, r2
 80025ce:	43d2      	mvns	r2, r2
 80025d0:	4611      	mov	r1, r2
 80025d2:	4a55      	ldr	r2, [pc, #340]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80025d4:	400b      	ands	r3, r1
 80025d6:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80025d8:	4b53      	ldr	r3, [pc, #332]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	793a      	ldrb	r2, [r7, #4]
 80025de:	2101      	movs	r1, #1
 80025e0:	fa01 f202 	lsl.w	r2, r1, r2
 80025e4:	4611      	mov	r1, r2
 80025e6:	4a50      	ldr	r2, [pc, #320]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80025e8:	430b      	orrs	r3, r1
 80025ea:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80025ec:	4b4e      	ldr	r3, [pc, #312]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	7c3a      	ldrb	r2, [r7, #16]
 80025f2:	2101      	movs	r1, #1
 80025f4:	fa01 f202 	lsl.w	r2, r1, r2
 80025f8:	4611      	mov	r1, r2
 80025fa:	4a4b      	ldr	r2, [pc, #300]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80025fc:	430b      	orrs	r3, r1
 80025fe:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002600:	4b49      	ldr	r3, [pc, #292]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	7d3a      	ldrb	r2, [r7, #20]
 8002606:	2101      	movs	r1, #1
 8002608:	fa01 f202 	lsl.w	r2, r1, r2
 800260c:	4611      	mov	r1, r2
 800260e:	4a46      	ldr	r2, [pc, #280]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002610:	430b      	orrs	r3, r1
 8002612:	6013      	str	r3, [r2, #0]
     break;
 8002614:	e0ba      	b.n	800278c <MGPIO_voidSetPCMode_CRL+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8002616:	79bb      	ldrb	r3, [r7, #6]
 8002618:	2b03      	cmp	r3, #3
 800261a:	d12a      	bne.n	8002672 <MGPIO_voidSetPCMode_CRL+0x49e>
    	    	{
    		      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 800261c:	4b42      	ldr	r3, [pc, #264]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	797a      	ldrb	r2, [r7, #5]
 8002622:	2101      	movs	r1, #1
 8002624:	fa01 f202 	lsl.w	r2, r1, r2
 8002628:	4611      	mov	r1, r2
 800262a:	4a3f      	ldr	r2, [pc, #252]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800262c:	430b      	orrs	r3, r1
 800262e:	6013      	str	r3, [r2, #0]
    		      SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002630:	4b3d      	ldr	r3, [pc, #244]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	793a      	ldrb	r2, [r7, #4]
 8002636:	2101      	movs	r1, #1
 8002638:	fa01 f202 	lsl.w	r2, r1, r2
 800263c:	4611      	mov	r1, r2
 800263e:	4a3a      	ldr	r2, [pc, #232]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002640:	430b      	orrs	r3, r1
 8002642:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 8002644:	4b38      	ldr	r3, [pc, #224]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	7c3a      	ldrb	r2, [r7, #16]
 800264a:	2101      	movs	r1, #1
 800264c:	fa01 f202 	lsl.w	r2, r1, r2
 8002650:	43d2      	mvns	r2, r2
 8002652:	4611      	mov	r1, r2
 8002654:	4a34      	ldr	r2, [pc, #208]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002656:	400b      	ands	r3, r1
 8002658:	6013      	str	r3, [r2, #0]
    		      CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 800265a:	4b33      	ldr	r3, [pc, #204]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	7d3a      	ldrb	r2, [r7, #20]
 8002660:	2101      	movs	r1, #1
 8002662:	fa01 f202 	lsl.w	r2, r1, r2
 8002666:	43d2      	mvns	r2, r2
 8002668:	4611      	mov	r1, r2
 800266a:	4a2f      	ldr	r2, [pc, #188]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800266c:	400b      	ands	r3, r1
 800266e:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
    	    	}

     break;
 8002670:	e08e      	b.n	8002790 <MGPIO_voidSetPCMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8002672:	79bb      	ldrb	r3, [r7, #6]
 8002674:	2b04      	cmp	r3, #4
 8002676:	d129      	bne.n	80026cc <MGPIO_voidSetPCMode_CRL+0x4f8>
    	    		   SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002678:	4b2b      	ldr	r3, [pc, #172]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	797a      	ldrb	r2, [r7, #5]
 800267e:	2101      	movs	r1, #1
 8002680:	fa01 f202 	lsl.w	r2, r1, r2
 8002684:	4611      	mov	r1, r2
 8002686:	4a28      	ldr	r2, [pc, #160]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002688:	430b      	orrs	r3, r1
 800268a:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 800268c:	4b26      	ldr	r3, [pc, #152]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	793a      	ldrb	r2, [r7, #4]
 8002692:	2101      	movs	r1, #1
 8002694:	fa01 f202 	lsl.w	r2, r1, r2
 8002698:	4611      	mov	r1, r2
 800269a:	4a23      	ldr	r2, [pc, #140]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800269c:	430b      	orrs	r3, r1
 800269e:	6013      	str	r3, [r2, #0]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80026a0:	4b21      	ldr	r3, [pc, #132]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	7c3a      	ldrb	r2, [r7, #16]
 80026a6:	2101      	movs	r1, #1
 80026a8:	fa01 f202 	lsl.w	r2, r1, r2
 80026ac:	4611      	mov	r1, r2
 80026ae:	4a1e      	ldr	r2, [pc, #120]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80026b0:	430b      	orrs	r3, r1
 80026b2:	6013      	str	r3, [r2, #0]
    	    		   CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 80026b4:	4b1c      	ldr	r3, [pc, #112]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	7d3a      	ldrb	r2, [r7, #20]
 80026ba:	2101      	movs	r1, #1
 80026bc:	fa01 f202 	lsl.w	r2, r1, r2
 80026c0:	43d2      	mvns	r2, r2
 80026c2:	4611      	mov	r1, r2
 80026c4:	4a18      	ldr	r2, [pc, #96]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80026c6:	400b      	ands	r3, r1
 80026c8:	6013      	str	r3, [r2, #0]
     break;
 80026ca:	e061      	b.n	8002790 <MGPIO_voidSetPCMode_CRL+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80026cc:	79bb      	ldrb	r3, [r7, #6]
 80026ce:	2b05      	cmp	r3, #5
 80026d0:	d12c      	bne.n	800272c <MGPIO_voidSetPCMode_CRL+0x558>
    	    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 80026d2:	4b15      	ldr	r3, [pc, #84]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	797a      	ldrb	r2, [r7, #5]
 80026d8:	2101      	movs	r1, #1
 80026da:	fa01 f202 	lsl.w	r2, r1, r2
 80026de:	4611      	mov	r1, r2
 80026e0:	4a11      	ldr	r2, [pc, #68]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80026e2:	430b      	orrs	r3, r1
 80026e4:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 80026e6:	4b10      	ldr	r3, [pc, #64]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	793a      	ldrb	r2, [r7, #4]
 80026ec:	2101      	movs	r1, #1
 80026ee:	fa01 f202 	lsl.w	r2, r1, r2
 80026f2:	4611      	mov	r1, r2
 80026f4:	4a0c      	ldr	r2, [pc, #48]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80026f6:	430b      	orrs	r3, r1
 80026f8:	6013      	str	r3, [r2, #0]
    	    		 CLR_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 80026fa:	4b0b      	ldr	r3, [pc, #44]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	7c3a      	ldrb	r2, [r7, #16]
 8002700:	2101      	movs	r1, #1
 8002702:	fa01 f202 	lsl.w	r2, r1, r2
 8002706:	43d2      	mvns	r2, r2
 8002708:	4611      	mov	r1, r2
 800270a:	4a07      	ldr	r2, [pc, #28]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 800270c:	400b      	ands	r3, r1
 800270e:	6013      	str	r3, [r2, #0]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 8002710:	4b05      	ldr	r3, [pc, #20]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	7d3a      	ldrb	r2, [r7, #20]
 8002716:	2101      	movs	r1, #1
 8002718:	fa01 f202 	lsl.w	r2, r1, r2
 800271c:	4611      	mov	r1, r2
 800271e:	4a02      	ldr	r2, [pc, #8]	; (8002728 <MGPIO_voidSetPCMode_CRL+0x554>)
 8002720:	430b      	orrs	r3, r1
 8002722:	6013      	str	r3, [r2, #0]
     break;
 8002724:	e034      	b.n	8002790 <MGPIO_voidSetPCMode_CRL+0x5bc>
 8002726:	bf00      	nop
 8002728:	40011000 	.word	0x40011000
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 800272c:	79bb      	ldrb	r3, [r7, #6]
 800272e:	2b06      	cmp	r3, #6
 8002730:	d12e      	bne.n	8002790 <MGPIO_voidSetPCMode_CRL+0x5bc>
    	    		SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit0);
 8002732:	4b1a      	ldr	r3, [pc, #104]	; (800279c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	797a      	ldrb	r2, [r7, #5]
 8002738:	2101      	movs	r1, #1
 800273a:	fa01 f202 	lsl.w	r2, r1, r2
 800273e:	4611      	mov	r1, r2
 8002740:	4a16      	ldr	r2, [pc, #88]	; (800279c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 8002742:	430b      	orrs	r3, r1
 8002744:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ModeBit1);
 8002746:	4b15      	ldr	r3, [pc, #84]	; (800279c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	793a      	ldrb	r2, [r7, #4]
 800274c:	2101      	movs	r1, #1
 800274e:	fa01 f202 	lsl.w	r2, r1, r2
 8002752:	4611      	mov	r1, r2
 8002754:	4a11      	ldr	r2, [pc, #68]	; (800279c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 8002756:	430b      	orrs	r3, r1
 8002758:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit0);
 800275a:	4b10      	ldr	r3, [pc, #64]	; (800279c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	7c3a      	ldrb	r2, [r7, #16]
 8002760:	2101      	movs	r1, #1
 8002762:	fa01 f202 	lsl.w	r2, r1, r2
 8002766:	4611      	mov	r1, r2
 8002768:	4a0c      	ldr	r2, [pc, #48]	; (800279c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 800276a:	430b      	orrs	r3, r1
 800276c:	6013      	str	r3, [r2, #0]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRL,MGPIO_ConfigBit1);
 800276e:	4b0b      	ldr	r3, [pc, #44]	; (800279c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	7d3a      	ldrb	r2, [r7, #20]
 8002774:	2101      	movs	r1, #1
 8002776:	fa01 f202 	lsl.w	r2, r1, r2
 800277a:	4611      	mov	r1, r2
 800277c:	4a07      	ldr	r2, [pc, #28]	; (800279c <MGPIO_voidSetPCMode_CRL+0x5c8>)
 800277e:	430b      	orrs	r3, r1
 8002780:	6013      	str	r3, [r2, #0]
     break;
 8002782:	e005      	b.n	8002790 <MGPIO_voidSetPCMode_CRL+0x5bc>
     break;
 8002784:	bf00      	nop
 8002786:	e004      	b.n	8002792 <MGPIO_voidSetPCMode_CRL+0x5be>
    break;
 8002788:	bf00      	nop
 800278a:	e002      	b.n	8002792 <MGPIO_voidSetPCMode_CRL+0x5be>
     break;
 800278c:	bf00      	nop
 800278e:	e000      	b.n	8002792 <MGPIO_voidSetPCMode_CRL+0x5be>
     break;
 8002790:	bf00      	nop
  }

}
 8002792:	bf00      	nop
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bc90      	pop	{r4, r7}
 800279a:	4770      	bx	lr
 800279c:	40011000 	.word	0x40011000

080027a0 <MGPIO_voidSetPCMode_CRH>:


void MGPIO_voidSetPCMode_CRH(MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE,MGPIOX_CRH_BITS MGPIO_ModeBit0,MGPIOX_CRH_BITS MGPIO_ModeBit1,MGPIOX_CRH_BITS MGPIO_ConfigBit0,MGPIOX_CRH_BITS MGPIO_ConfigBit1)
{
 80027a0:	b490      	push	{r4, r7}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	4604      	mov	r4, r0
 80027a8:	4608      	mov	r0, r1
 80027aa:	4611      	mov	r1, r2
 80027ac:	461a      	mov	r2, r3
 80027ae:	4623      	mov	r3, r4
 80027b0:	71fb      	strb	r3, [r7, #7]
 80027b2:	4603      	mov	r3, r0
 80027b4:	71bb      	strb	r3, [r7, #6]
 80027b6:	460b      	mov	r3, r1
 80027b8:	717b      	strb	r3, [r7, #5]
 80027ba:	4613      	mov	r3, r2
 80027bc:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_modeMODEID)
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	f200 82cc 	bhi.w	8002d5e <MGPIO_voidSetPCMode_CRH+0x5be>
 80027c6:	a201      	add	r2, pc, #4	; (adr r2, 80027cc <MGPIO_voidSetPCMode_CRH+0x2c>)
 80027c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027cc:	080027dd 	.word	0x080027dd
 80027d0:	080028fb 	.word	0x080028fb
 80027d4:	08002a71 	.word	0x08002a71
 80027d8:	08002be3 	.word	0x08002be3
   {
    case INPUT_MODE  :
    	if(MGPIO_stateSTATE== Analog_INPUT)
 80027dc:	79bb      	ldrb	r3, [r7, #6]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d12c      	bne.n	800283c <MGPIO_voidSetPCMode_CRH+0x9c>
    	{
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80027e2:	4ba2      	ldr	r3, [pc, #648]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	797a      	ldrb	r2, [r7, #5]
 80027e8:	2101      	movs	r1, #1
 80027ea:	fa01 f202 	lsl.w	r2, r1, r2
 80027ee:	43d2      	mvns	r2, r2
 80027f0:	4611      	mov	r1, r2
 80027f2:	4a9e      	ldr	r2, [pc, #632]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80027f4:	400b      	ands	r3, r1
 80027f6:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80027f8:	4b9c      	ldr	r3, [pc, #624]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	793a      	ldrb	r2, [r7, #4]
 80027fe:	2101      	movs	r1, #1
 8002800:	fa01 f202 	lsl.w	r2, r1, r2
 8002804:	43d2      	mvns	r2, r2
 8002806:	4611      	mov	r1, r2
 8002808:	4a98      	ldr	r2, [pc, #608]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800280a:	400b      	ands	r3, r1
 800280c:	6053      	str	r3, [r2, #4]
             CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800280e:	4b97      	ldr	r3, [pc, #604]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	7c3a      	ldrb	r2, [r7, #16]
 8002814:	2101      	movs	r1, #1
 8002816:	fa01 f202 	lsl.w	r2, r1, r2
 800281a:	43d2      	mvns	r2, r2
 800281c:	4611      	mov	r1, r2
 800281e:	4a93      	ldr	r2, [pc, #588]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002820:	400b      	ands	r3, r1
 8002822:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002824:	4b91      	ldr	r3, [pc, #580]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	7d3a      	ldrb	r2, [r7, #20]
 800282a:	2101      	movs	r1, #1
 800282c:	fa01 f202 	lsl.w	r2, r1, r2
 8002830:	43d2      	mvns	r2, r2
 8002832:	4611      	mov	r1, r2
 8002834:	4a8d      	ldr	r2, [pc, #564]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002836:	400b      	ands	r3, r1
 8002838:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
		}

     break;
 800283a:	e289      	b.n	8002d50 <MGPIO_voidSetPCMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE== Floating_INPUT)
 800283c:	79bb      	ldrb	r3, [r7, #6]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d12b      	bne.n	800289a <MGPIO_voidSetPCMode_CRH+0xfa>
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002842:	4b8a      	ldr	r3, [pc, #552]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	797a      	ldrb	r2, [r7, #5]
 8002848:	2101      	movs	r1, #1
 800284a:	fa01 f202 	lsl.w	r2, r1, r2
 800284e:	43d2      	mvns	r2, r2
 8002850:	4611      	mov	r1, r2
 8002852:	4a86      	ldr	r2, [pc, #536]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002854:	400b      	ands	r3, r1
 8002856:	6053      	str	r3, [r2, #4]
    	     CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002858:	4b84      	ldr	r3, [pc, #528]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	793a      	ldrb	r2, [r7, #4]
 800285e:	2101      	movs	r1, #1
 8002860:	fa01 f202 	lsl.w	r2, r1, r2
 8002864:	43d2      	mvns	r2, r2
 8002866:	4611      	mov	r1, r2
 8002868:	4a80      	ldr	r2, [pc, #512]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800286a:	400b      	ands	r3, r1
 800286c:	6053      	str	r3, [r2, #4]
    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800286e:	4b7f      	ldr	r3, [pc, #508]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	7c3a      	ldrb	r2, [r7, #16]
 8002874:	2101      	movs	r1, #1
 8002876:	fa01 f202 	lsl.w	r2, r1, r2
 800287a:	4611      	mov	r1, r2
 800287c:	4a7b      	ldr	r2, [pc, #492]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800287e:	430b      	orrs	r3, r1
 8002880:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002882:	4b7a      	ldr	r3, [pc, #488]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	7d3a      	ldrb	r2, [r7, #20]
 8002888:	2101      	movs	r1, #1
 800288a:	fa01 f202 	lsl.w	r2, r1, r2
 800288e:	43d2      	mvns	r2, r2
 8002890:	4611      	mov	r1, r2
 8002892:	4a76      	ldr	r2, [pc, #472]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002894:	400b      	ands	r3, r1
 8002896:	6053      	str	r3, [r2, #4]
     break;
 8002898:	e25a      	b.n	8002d50 <MGPIO_voidSetPCMode_CRH+0x5b0>
    	else if (MGPIO_stateSTATE==PU_PD_INPUT)
 800289a:	79bb      	ldrb	r3, [r7, #6]
 800289c:	2b02      	cmp	r3, #2
 800289e:	f040 8257 	bne.w	8002d50 <MGPIO_voidSetPCMode_CRH+0x5b0>
    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80028a2:	4b72      	ldr	r3, [pc, #456]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	797a      	ldrb	r2, [r7, #5]
 80028a8:	2101      	movs	r1, #1
 80028aa:	fa01 f202 	lsl.w	r2, r1, r2
 80028ae:	43d2      	mvns	r2, r2
 80028b0:	4611      	mov	r1, r2
 80028b2:	4a6e      	ldr	r2, [pc, #440]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80028b4:	400b      	ands	r3, r1
 80028b6:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80028b8:	4b6c      	ldr	r3, [pc, #432]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	793a      	ldrb	r2, [r7, #4]
 80028be:	2101      	movs	r1, #1
 80028c0:	fa01 f202 	lsl.w	r2, r1, r2
 80028c4:	43d2      	mvns	r2, r2
 80028c6:	4611      	mov	r1, r2
 80028c8:	4a68      	ldr	r2, [pc, #416]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80028ca:	400b      	ands	r3, r1
 80028cc:	6053      	str	r3, [r2, #4]
    	    CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80028ce:	4b67      	ldr	r3, [pc, #412]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	7c3a      	ldrb	r2, [r7, #16]
 80028d4:	2101      	movs	r1, #1
 80028d6:	fa01 f202 	lsl.w	r2, r1, r2
 80028da:	43d2      	mvns	r2, r2
 80028dc:	4611      	mov	r1, r2
 80028de:	4a63      	ldr	r2, [pc, #396]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80028e0:	400b      	ands	r3, r1
 80028e2:	6053      	str	r3, [r2, #4]
    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80028e4:	4b61      	ldr	r3, [pc, #388]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	7d3a      	ldrb	r2, [r7, #20]
 80028ea:	2101      	movs	r1, #1
 80028ec:	fa01 f202 	lsl.w	r2, r1, r2
 80028f0:	4611      	mov	r1, r2
 80028f2:	4a5e      	ldr	r2, [pc, #376]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80028f4:	430b      	orrs	r3, r1
 80028f6:	6053      	str	r3, [r2, #4]
     break;
 80028f8:	e22a      	b.n	8002d50 <MGPIO_voidSetPCMode_CRH+0x5b0>
    case OUTPUT_MAX_10_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 80028fa:	79bb      	ldrb	r3, [r7, #6]
 80028fc:	2b03      	cmp	r3, #3
 80028fe:	d12b      	bne.n	8002958 <MGPIO_voidSetPCMode_CRH+0x1b8>
    	{
    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002900:	4b5a      	ldr	r3, [pc, #360]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	797a      	ldrb	r2, [r7, #5]
 8002906:	2101      	movs	r1, #1
 8002908:	fa01 f202 	lsl.w	r2, r1, r2
 800290c:	4611      	mov	r1, r2
 800290e:	4a57      	ldr	r2, [pc, #348]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002910:	430b      	orrs	r3, r1
 8002912:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002914:	4b55      	ldr	r3, [pc, #340]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	793a      	ldrb	r2, [r7, #4]
 800291a:	2101      	movs	r1, #1
 800291c:	fa01 f202 	lsl.w	r2, r1, r2
 8002920:	43d2      	mvns	r2, r2
 8002922:	4611      	mov	r1, r2
 8002924:	4a51      	ldr	r2, [pc, #324]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002926:	400b      	ands	r3, r1
 8002928:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 800292a:	4b50      	ldr	r3, [pc, #320]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	7c3a      	ldrb	r2, [r7, #16]
 8002930:	2101      	movs	r1, #1
 8002932:	fa01 f202 	lsl.w	r2, r1, r2
 8002936:	43d2      	mvns	r2, r2
 8002938:	4611      	mov	r1, r2
 800293a:	4a4c      	ldr	r2, [pc, #304]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800293c:	400b      	ands	r3, r1
 800293e:	6053      	str	r3, [r2, #4]
    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002940:	4b4a      	ldr	r3, [pc, #296]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	7d3a      	ldrb	r2, [r7, #20]
 8002946:	2101      	movs	r1, #1
 8002948:	fa01 f202 	lsl.w	r2, r1, r2
 800294c:	43d2      	mvns	r2, r2
 800294e:	4611      	mov	r1, r2
 8002950:	4a46      	ldr	r2, [pc, #280]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002952:	400b      	ands	r3, r1
 8002954:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);


    	}

    break;
 8002956:	e1fd      	b.n	8002d54 <MGPIO_voidSetPCMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8002958:	79bb      	ldrb	r3, [r7, #6]
 800295a:	2b04      	cmp	r3, #4
 800295c:	d12a      	bne.n	80029b4 <MGPIO_voidSetPCMode_CRH+0x214>
    		SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 800295e:	4b43      	ldr	r3, [pc, #268]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	797a      	ldrb	r2, [r7, #5]
 8002964:	2101      	movs	r1, #1
 8002966:	fa01 f202 	lsl.w	r2, r1, r2
 800296a:	4611      	mov	r1, r2
 800296c:	4a3f      	ldr	r2, [pc, #252]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800296e:	430b      	orrs	r3, r1
 8002970:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002972:	4b3e      	ldr	r3, [pc, #248]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	793a      	ldrb	r2, [r7, #4]
 8002978:	2101      	movs	r1, #1
 800297a:	fa01 f202 	lsl.w	r2, r1, r2
 800297e:	43d2      	mvns	r2, r2
 8002980:	4611      	mov	r1, r2
 8002982:	4a3a      	ldr	r2, [pc, #232]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002984:	400b      	ands	r3, r1
 8002986:	6053      	str	r3, [r2, #4]
    		SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002988:	4b38      	ldr	r3, [pc, #224]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	7c3a      	ldrb	r2, [r7, #16]
 800298e:	2101      	movs	r1, #1
 8002990:	fa01 f202 	lsl.w	r2, r1, r2
 8002994:	4611      	mov	r1, r2
 8002996:	4a35      	ldr	r2, [pc, #212]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002998:	430b      	orrs	r3, r1
 800299a:	6053      	str	r3, [r2, #4]
    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 800299c:	4b33      	ldr	r3, [pc, #204]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	7d3a      	ldrb	r2, [r7, #20]
 80029a2:	2101      	movs	r1, #1
 80029a4:	fa01 f202 	lsl.w	r2, r1, r2
 80029a8:	43d2      	mvns	r2, r2
 80029aa:	4611      	mov	r1, r2
 80029ac:	4a2f      	ldr	r2, [pc, #188]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80029ae:	400b      	ands	r3, r1
 80029b0:	6053      	str	r3, [r2, #4]
    break;
 80029b2:	e1cf      	b.n	8002d54 <MGPIO_voidSetPCMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 80029b4:	79bb      	ldrb	r3, [r7, #6]
 80029b6:	2b05      	cmp	r3, #5
 80029b8:	d12a      	bne.n	8002a10 <MGPIO_voidSetPCMode_CRH+0x270>
    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 80029ba:	4b2c      	ldr	r3, [pc, #176]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	797a      	ldrb	r2, [r7, #5]
 80029c0:	2101      	movs	r1, #1
 80029c2:	fa01 f202 	lsl.w	r2, r1, r2
 80029c6:	4611      	mov	r1, r2
 80029c8:	4a28      	ldr	r2, [pc, #160]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80029ca:	430b      	orrs	r3, r1
 80029cc:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 80029ce:	4b27      	ldr	r3, [pc, #156]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	793a      	ldrb	r2, [r7, #4]
 80029d4:	2101      	movs	r1, #1
 80029d6:	fa01 f202 	lsl.w	r2, r1, r2
 80029da:	43d2      	mvns	r2, r2
 80029dc:	4611      	mov	r1, r2
 80029de:	4a23      	ldr	r2, [pc, #140]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80029e0:	400b      	ands	r3, r1
 80029e2:	6053      	str	r3, [r2, #4]
    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 80029e4:	4b21      	ldr	r3, [pc, #132]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	7c3a      	ldrb	r2, [r7, #16]
 80029ea:	2101      	movs	r1, #1
 80029ec:	fa01 f202 	lsl.w	r2, r1, r2
 80029f0:	43d2      	mvns	r2, r2
 80029f2:	4611      	mov	r1, r2
 80029f4:	4a1d      	ldr	r2, [pc, #116]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80029f6:	400b      	ands	r3, r1
 80029f8:	6053      	str	r3, [r2, #4]
    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 80029fa:	4b1c      	ldr	r3, [pc, #112]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	7d3a      	ldrb	r2, [r7, #20]
 8002a00:	2101      	movs	r1, #1
 8002a02:	fa01 f202 	lsl.w	r2, r1, r2
 8002a06:	4611      	mov	r1, r2
 8002a08:	4a18      	ldr	r2, [pc, #96]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002a0a:	430b      	orrs	r3, r1
 8002a0c:	6053      	str	r3, [r2, #4]
    break;
 8002a0e:	e1a1      	b.n	8002d54 <MGPIO_voidSetPCMode_CRH+0x5b4>
    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8002a10:	79bb      	ldrb	r3, [r7, #6]
 8002a12:	2b06      	cmp	r3, #6
 8002a14:	f040 819e 	bne.w	8002d54 <MGPIO_voidSetPCMode_CRH+0x5b4>
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002a18:	4b14      	ldr	r3, [pc, #80]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	797a      	ldrb	r2, [r7, #5]
 8002a1e:	2101      	movs	r1, #1
 8002a20:	fa01 f202 	lsl.w	r2, r1, r2
 8002a24:	4611      	mov	r1, r2
 8002a26:	4a11      	ldr	r2, [pc, #68]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002a28:	430b      	orrs	r3, r1
 8002a2a:	6053      	str	r3, [r2, #4]
    		  CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002a2c:	4b0f      	ldr	r3, [pc, #60]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	793a      	ldrb	r2, [r7, #4]
 8002a32:	2101      	movs	r1, #1
 8002a34:	fa01 f202 	lsl.w	r2, r1, r2
 8002a38:	43d2      	mvns	r2, r2
 8002a3a:	4611      	mov	r1, r2
 8002a3c:	4a0b      	ldr	r2, [pc, #44]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002a3e:	400b      	ands	r3, r1
 8002a40:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002a42:	4b0a      	ldr	r3, [pc, #40]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	7c3a      	ldrb	r2, [r7, #16]
 8002a48:	2101      	movs	r1, #1
 8002a4a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a4e:	4611      	mov	r1, r2
 8002a50:	4a06      	ldr	r2, [pc, #24]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002a52:	430b      	orrs	r3, r1
 8002a54:	6053      	str	r3, [r2, #4]
    		  SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002a56:	4b05      	ldr	r3, [pc, #20]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	7d3a      	ldrb	r2, [r7, #20]
 8002a5c:	2101      	movs	r1, #1
 8002a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a62:	4611      	mov	r1, r2
 8002a64:	4a01      	ldr	r2, [pc, #4]	; (8002a6c <MGPIO_voidSetPCMode_CRH+0x2cc>)
 8002a66:	430b      	orrs	r3, r1
 8002a68:	6053      	str	r3, [r2, #4]
    break;
 8002a6a:	e173      	b.n	8002d54 <MGPIO_voidSetPCMode_CRH+0x5b4>
 8002a6c:	40011000 	.word	0x40011000
    case OUTPUT_MAX_2_MHZ :
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8002a70:	79bb      	ldrb	r3, [r7, #6]
 8002a72:	2b03      	cmp	r3, #3
 8002a74:	d12b      	bne.n	8002ace <MGPIO_voidSetPCMode_CRH+0x32e>
    	    	{

    	            CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002a76:	4b9f      	ldr	r3, [pc, #636]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	797a      	ldrb	r2, [r7, #5]
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a82:	43d2      	mvns	r2, r2
 8002a84:	4611      	mov	r1, r2
 8002a86:	4a9b      	ldr	r2, [pc, #620]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002a88:	400b      	ands	r3, r1
 8002a8a:	6053      	str	r3, [r2, #4]
    	            SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002a8c:	4b99      	ldr	r3, [pc, #612]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	793a      	ldrb	r2, [r7, #4]
 8002a92:	2101      	movs	r1, #1
 8002a94:	fa01 f202 	lsl.w	r2, r1, r2
 8002a98:	4611      	mov	r1, r2
 8002a9a:	4a96      	ldr	r2, [pc, #600]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002a9c:	430b      	orrs	r3, r1
 8002a9e:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002aa0:	4b94      	ldr	r3, [pc, #592]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	7c3a      	ldrb	r2, [r7, #16]
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8002aac:	43d2      	mvns	r2, r2
 8002aae:	4611      	mov	r1, r2
 8002ab0:	4a90      	ldr	r2, [pc, #576]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002ab2:	400b      	ands	r3, r1
 8002ab4:	6053      	str	r3, [r2, #4]
    	            CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002ab6:	4b8f      	ldr	r3, [pc, #572]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	7d3a      	ldrb	r2, [r7, #20]
 8002abc:	2101      	movs	r1, #1
 8002abe:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac2:	43d2      	mvns	r2, r2
 8002ac4:	4611      	mov	r1, r2
 8002ac6:	4a8b      	ldr	r2, [pc, #556]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002ac8:	400b      	ands	r3, r1
 8002aca:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
    	    	}


     break;
 8002acc:	e144      	b.n	8002d58 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8002ace:	79bb      	ldrb	r3, [r7, #6]
 8002ad0:	2b04      	cmp	r3, #4
 8002ad2:	d12a      	bne.n	8002b2a <MGPIO_voidSetPCMode_CRH+0x38a>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002ad4:	4b87      	ldr	r3, [pc, #540]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	797a      	ldrb	r2, [r7, #5]
 8002ada:	2101      	movs	r1, #1
 8002adc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ae0:	43d2      	mvns	r2, r2
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	4a83      	ldr	r2, [pc, #524]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002ae6:	400b      	ands	r3, r1
 8002ae8:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002aea:	4b82      	ldr	r3, [pc, #520]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	793a      	ldrb	r2, [r7, #4]
 8002af0:	2101      	movs	r1, #1
 8002af2:	fa01 f202 	lsl.w	r2, r1, r2
 8002af6:	4611      	mov	r1, r2
 8002af8:	4a7e      	ldr	r2, [pc, #504]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002afa:	430b      	orrs	r3, r1
 8002afc:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002afe:	4b7d      	ldr	r3, [pc, #500]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	7c3a      	ldrb	r2, [r7, #16]
 8002b04:	2101      	movs	r1, #1
 8002b06:	fa01 f202 	lsl.w	r2, r1, r2
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4a79      	ldr	r2, [pc, #484]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b0e:	430b      	orrs	r3, r1
 8002b10:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002b12:	4b78      	ldr	r3, [pc, #480]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	7d3a      	ldrb	r2, [r7, #20]
 8002b18:	2101      	movs	r1, #1
 8002b1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002b1e:	43d2      	mvns	r2, r2
 8002b20:	4611      	mov	r1, r2
 8002b22:	4a74      	ldr	r2, [pc, #464]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b24:	400b      	ands	r3, r1
 8002b26:	6053      	str	r3, [r2, #4]
     break;
 8002b28:	e116      	b.n	8002d58 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8002b2a:	79bb      	ldrb	r3, [r7, #6]
 8002b2c:	2b05      	cmp	r3, #5
 8002b2e:	d12a      	bne.n	8002b86 <MGPIO_voidSetPCMode_CRH+0x3e6>
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002b30:	4b70      	ldr	r3, [pc, #448]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	797a      	ldrb	r2, [r7, #5]
 8002b36:	2101      	movs	r1, #1
 8002b38:	fa01 f202 	lsl.w	r2, r1, r2
 8002b3c:	43d2      	mvns	r2, r2
 8002b3e:	4611      	mov	r1, r2
 8002b40:	4a6c      	ldr	r2, [pc, #432]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b42:	400b      	ands	r3, r1
 8002b44:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002b46:	4b6b      	ldr	r3, [pc, #428]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	793a      	ldrb	r2, [r7, #4]
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b52:	4611      	mov	r1, r2
 8002b54:	4a67      	ldr	r2, [pc, #412]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b56:	430b      	orrs	r3, r1
 8002b58:	6053      	str	r3, [r2, #4]
    	    	      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002b5a:	4b66      	ldr	r3, [pc, #408]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	7c3a      	ldrb	r2, [r7, #16]
 8002b60:	2101      	movs	r1, #1
 8002b62:	fa01 f202 	lsl.w	r2, r1, r2
 8002b66:	43d2      	mvns	r2, r2
 8002b68:	4611      	mov	r1, r2
 8002b6a:	4a62      	ldr	r2, [pc, #392]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b6c:	400b      	ands	r3, r1
 8002b6e:	6053      	str	r3, [r2, #4]
    	    	      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002b70:	4b60      	ldr	r3, [pc, #384]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	7d3a      	ldrb	r2, [r7, #20]
 8002b76:	2101      	movs	r1, #1
 8002b78:	fa01 f202 	lsl.w	r2, r1, r2
 8002b7c:	4611      	mov	r1, r2
 8002b7e:	4a5d      	ldr	r2, [pc, #372]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b80:	430b      	orrs	r3, r1
 8002b82:	6053      	str	r3, [r2, #4]
     break;
 8002b84:	e0e8      	b.n	8002d58 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8002b86:	79bb      	ldrb	r3, [r7, #6]
 8002b88:	2b06      	cmp	r3, #6
 8002b8a:	f040 80e5 	bne.w	8002d58 <MGPIO_voidSetPCMode_CRH+0x5b8>
    	    		CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002b8e:	4b59      	ldr	r3, [pc, #356]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	797a      	ldrb	r2, [r7, #5]
 8002b94:	2101      	movs	r1, #1
 8002b96:	fa01 f202 	lsl.w	r2, r1, r2
 8002b9a:	43d2      	mvns	r2, r2
 8002b9c:	4611      	mov	r1, r2
 8002b9e:	4a55      	ldr	r2, [pc, #340]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002ba0:	400b      	ands	r3, r1
 8002ba2:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002ba4:	4b53      	ldr	r3, [pc, #332]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	793a      	ldrb	r2, [r7, #4]
 8002baa:	2101      	movs	r1, #1
 8002bac:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	4a50      	ldr	r2, [pc, #320]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002bb4:	430b      	orrs	r3, r1
 8002bb6:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002bb8:	4b4e      	ldr	r3, [pc, #312]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	7c3a      	ldrb	r2, [r7, #16]
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bc4:	4611      	mov	r1, r2
 8002bc6:	4a4b      	ldr	r2, [pc, #300]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002bc8:	430b      	orrs	r3, r1
 8002bca:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002bcc:	4b49      	ldr	r3, [pc, #292]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	7d3a      	ldrb	r2, [r7, #20]
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd8:	4611      	mov	r1, r2
 8002bda:	4a46      	ldr	r2, [pc, #280]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002bdc:	430b      	orrs	r3, r1
 8002bde:	6053      	str	r3, [r2, #4]
     break;
 8002be0:	e0ba      	b.n	8002d58 <MGPIO_voidSetPCMode_CRH+0x5b8>
    case OUTPUT_MAX_50_MHZ:
    	if(MGPIO_stateSTATE==GP_PUSH_PULL_OUTPUT)
 8002be2:	79bb      	ldrb	r3, [r7, #6]
 8002be4:	2b03      	cmp	r3, #3
 8002be6:	d12a      	bne.n	8002c3e <MGPIO_voidSetPCMode_CRH+0x49e>
    	    	{
    		      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002be8:	4b42      	ldr	r3, [pc, #264]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	797a      	ldrb	r2, [r7, #5]
 8002bee:	2101      	movs	r1, #1
 8002bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf4:	4611      	mov	r1, r2
 8002bf6:	4a3f      	ldr	r2, [pc, #252]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002bf8:	430b      	orrs	r3, r1
 8002bfa:	6053      	str	r3, [r2, #4]
    		      SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002bfc:	4b3d      	ldr	r3, [pc, #244]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	793a      	ldrb	r2, [r7, #4]
 8002c02:	2101      	movs	r1, #1
 8002c04:	fa01 f202 	lsl.w	r2, r1, r2
 8002c08:	4611      	mov	r1, r2
 8002c0a:	4a3a      	ldr	r2, [pc, #232]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c0c:	430b      	orrs	r3, r1
 8002c0e:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002c10:	4b38      	ldr	r3, [pc, #224]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	7c3a      	ldrb	r2, [r7, #16]
 8002c16:	2101      	movs	r1, #1
 8002c18:	fa01 f202 	lsl.w	r2, r1, r2
 8002c1c:	43d2      	mvns	r2, r2
 8002c1e:	4611      	mov	r1, r2
 8002c20:	4a34      	ldr	r2, [pc, #208]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c22:	400b      	ands	r3, r1
 8002c24:	6053      	str	r3, [r2, #4]
    		      CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002c26:	4b33      	ldr	r3, [pc, #204]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	7d3a      	ldrb	r2, [r7, #20]
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c32:	43d2      	mvns	r2, r2
 8002c34:	4611      	mov	r1, r2
 8002c36:	4a2f      	ldr	r2, [pc, #188]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c38:	400b      	ands	r3, r1
 8002c3a:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
    	    	}

     break;
 8002c3c:	e08e      	b.n	8002d5c <MGPIO_voidSetPCMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==GP_OPEN_DRAIN_OUTPUT)
 8002c3e:	79bb      	ldrb	r3, [r7, #6]
 8002c40:	2b04      	cmp	r3, #4
 8002c42:	d129      	bne.n	8002c98 <MGPIO_voidSetPCMode_CRH+0x4f8>
    	    		   SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002c44:	4b2b      	ldr	r3, [pc, #172]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	797a      	ldrb	r2, [r7, #5]
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c50:	4611      	mov	r1, r2
 8002c52:	4a28      	ldr	r2, [pc, #160]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c54:	430b      	orrs	r3, r1
 8002c56:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002c58:	4b26      	ldr	r3, [pc, #152]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	793a      	ldrb	r2, [r7, #4]
 8002c5e:	2101      	movs	r1, #1
 8002c60:	fa01 f202 	lsl.w	r2, r1, r2
 8002c64:	4611      	mov	r1, r2
 8002c66:	4a23      	ldr	r2, [pc, #140]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c68:	430b      	orrs	r3, r1
 8002c6a:	6053      	str	r3, [r2, #4]
    	    		   SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002c6c:	4b21      	ldr	r3, [pc, #132]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	7c3a      	ldrb	r2, [r7, #16]
 8002c72:	2101      	movs	r1, #1
 8002c74:	fa01 f202 	lsl.w	r2, r1, r2
 8002c78:	4611      	mov	r1, r2
 8002c7a:	4a1e      	ldr	r2, [pc, #120]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c7c:	430b      	orrs	r3, r1
 8002c7e:	6053      	str	r3, [r2, #4]
    	    		   CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002c80:	4b1c      	ldr	r3, [pc, #112]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	7d3a      	ldrb	r2, [r7, #20]
 8002c86:	2101      	movs	r1, #1
 8002c88:	fa01 f202 	lsl.w	r2, r1, r2
 8002c8c:	43d2      	mvns	r2, r2
 8002c8e:	4611      	mov	r1, r2
 8002c90:	4a18      	ldr	r2, [pc, #96]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002c92:	400b      	ands	r3, r1
 8002c94:	6053      	str	r3, [r2, #4]
     break;
 8002c96:	e061      	b.n	8002d5c <MGPIO_voidSetPCMode_CRH+0x5bc>
    	    	else if(MGPIO_stateSTATE==AF_PUSH_PULL_OUTPUT)
 8002c98:	79bb      	ldrb	r3, [r7, #6]
 8002c9a:	2b05      	cmp	r3, #5
 8002c9c:	d12c      	bne.n	8002cf8 <MGPIO_voidSetPCMode_CRH+0x558>
    	    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002c9e:	4b15      	ldr	r3, [pc, #84]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	797a      	ldrb	r2, [r7, #5]
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8002caa:	4611      	mov	r1, r2
 8002cac:	4a11      	ldr	r2, [pc, #68]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002cae:	430b      	orrs	r3, r1
 8002cb0:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002cb2:	4b10      	ldr	r3, [pc, #64]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	793a      	ldrb	r2, [r7, #4]
 8002cb8:	2101      	movs	r1, #1
 8002cba:	fa01 f202 	lsl.w	r2, r1, r2
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	4a0c      	ldr	r2, [pc, #48]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002cc2:	430b      	orrs	r3, r1
 8002cc4:	6053      	str	r3, [r2, #4]
    	    		 CLR_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002cc6:	4b0b      	ldr	r3, [pc, #44]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	7c3a      	ldrb	r2, [r7, #16]
 8002ccc:	2101      	movs	r1, #1
 8002cce:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd2:	43d2      	mvns	r2, r2
 8002cd4:	4611      	mov	r1, r2
 8002cd6:	4a07      	ldr	r2, [pc, #28]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002cd8:	400b      	ands	r3, r1
 8002cda:	6053      	str	r3, [r2, #4]
    	    		 SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002cdc:	4b05      	ldr	r3, [pc, #20]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	7d3a      	ldrb	r2, [r7, #20]
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ce8:	4611      	mov	r1, r2
 8002cea:	4a02      	ldr	r2, [pc, #8]	; (8002cf4 <MGPIO_voidSetPCMode_CRH+0x554>)
 8002cec:	430b      	orrs	r3, r1
 8002cee:	6053      	str	r3, [r2, #4]
     break;
 8002cf0:	e034      	b.n	8002d5c <MGPIO_voidSetPCMode_CRH+0x5bc>
 8002cf2:	bf00      	nop
 8002cf4:	40011000 	.word	0x40011000
    	    	else if(MGPIO_stateSTATE==AF_OPEN_DRAIN_OUTPUT)
 8002cf8:	79bb      	ldrb	r3, [r7, #6]
 8002cfa:	2b06      	cmp	r3, #6
 8002cfc:	d12e      	bne.n	8002d5c <MGPIO_voidSetPCMode_CRH+0x5bc>
    	    		SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit0);
 8002cfe:	4b1a      	ldr	r3, [pc, #104]	; (8002d68 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	797a      	ldrb	r2, [r7, #5]
 8002d04:	2101      	movs	r1, #1
 8002d06:	fa01 f202 	lsl.w	r2, r1, r2
 8002d0a:	4611      	mov	r1, r2
 8002d0c:	4a16      	ldr	r2, [pc, #88]	; (8002d68 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002d0e:	430b      	orrs	r3, r1
 8002d10:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ModeBit1);
 8002d12:	4b15      	ldr	r3, [pc, #84]	; (8002d68 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	793a      	ldrb	r2, [r7, #4]
 8002d18:	2101      	movs	r1, #1
 8002d1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d1e:	4611      	mov	r1, r2
 8002d20:	4a11      	ldr	r2, [pc, #68]	; (8002d68 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002d22:	430b      	orrs	r3, r1
 8002d24:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit0);
 8002d26:	4b10      	ldr	r3, [pc, #64]	; (8002d68 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	7c3a      	ldrb	r2, [r7, #16]
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d32:	4611      	mov	r1, r2
 8002d34:	4a0c      	ldr	r2, [pc, #48]	; (8002d68 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002d36:	430b      	orrs	r3, r1
 8002d38:	6053      	str	r3, [r2, #4]
    	    	    SET_BIT(MGPIOC->MGPIOC_CRH,MGPIO_ConfigBit1);
 8002d3a:	4b0b      	ldr	r3, [pc, #44]	; (8002d68 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	7d3a      	ldrb	r2, [r7, #20]
 8002d40:	2101      	movs	r1, #1
 8002d42:	fa01 f202 	lsl.w	r2, r1, r2
 8002d46:	4611      	mov	r1, r2
 8002d48:	4a07      	ldr	r2, [pc, #28]	; (8002d68 <MGPIO_voidSetPCMode_CRH+0x5c8>)
 8002d4a:	430b      	orrs	r3, r1
 8002d4c:	6053      	str	r3, [r2, #4]
     break;
 8002d4e:	e005      	b.n	8002d5c <MGPIO_voidSetPCMode_CRH+0x5bc>
     break;
 8002d50:	bf00      	nop
 8002d52:	e004      	b.n	8002d5e <MGPIO_voidSetPCMode_CRH+0x5be>
    break;
 8002d54:	bf00      	nop
 8002d56:	e002      	b.n	8002d5e <MGPIO_voidSetPCMode_CRH+0x5be>
     break;
 8002d58:	bf00      	nop
 8002d5a:	e000      	b.n	8002d5e <MGPIO_voidSetPCMode_CRH+0x5be>
     break;
 8002d5c:	bf00      	nop
  }

}
 8002d5e:	bf00      	nop
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bc90      	pop	{r4, r7}
 8002d66:	4770      	bx	lr
 8002d68:	40011000 	.word	0x40011000

08002d6c <MGPIO_voidSetPCpinDirection>:

 void MGPIO_voidSetPCpinDirection(PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af02      	add	r7, sp, #8
 8002d72:	4603      	mov	r3, r0
 8002d74:	71fb      	strb	r3, [r7, #7]
 8002d76:	460b      	mov	r3, r1
 8002d78:	71bb      	strb	r3, [r7, #6]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_pinPINID)
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	2b0f      	cmp	r3, #15
 8002d82:	f200 80d3 	bhi.w	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
 8002d86:	a201      	add	r2, pc, #4	; (adr r2, 8002d8c <MGPIO_voidSetPCpinDirection+0x20>)
 8002d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d8c:	08002dcd 	.word	0x08002dcd
 8002d90:	08002de3 	.word	0x08002de3
 8002d94:	08002df9 	.word	0x08002df9
 8002d98:	08002e0f 	.word	0x08002e0f
 8002d9c:	08002e25 	.word	0x08002e25
 8002da0:	08002e3b 	.word	0x08002e3b
 8002da4:	08002e51 	.word	0x08002e51
 8002da8:	08002e67 	.word	0x08002e67
 8002dac:	08002e7d 	.word	0x08002e7d
 8002db0:	08002e93 	.word	0x08002e93
 8002db4:	08002ea9 	.word	0x08002ea9
 8002db8:	08002ebf 	.word	0x08002ebf
 8002dbc:	08002ed5 	.word	0x08002ed5
 8002dc0:	08002eeb 	.word	0x08002eeb
 8002dc4:	08002f01 	.word	0x08002f01
 8002dc8:	08002f17 	.word	0x08002f17
  {
    case PIN0 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE0_0_CRL,MODE0_1_CRL,CNF0_0_CRL,CNF0_1_CRL);
 8002dcc:	7979      	ldrb	r1, [r7, #5]
 8002dce:	79b8      	ldrb	r0, [r7, #6]
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	9301      	str	r3, [sp, #4]
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	2301      	movs	r3, #1
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f7ff f9fa 	bl	80021d4 <MGPIO_voidSetPCMode_CRL>
          break;
 8002de0:	e0a4      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN1 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE1_0_CRL,MODE1_1_CRL,CNF1_0_CRL,CNF1_1_CRL);
 8002de2:	7979      	ldrb	r1, [r7, #5]
 8002de4:	79b8      	ldrb	r0, [r7, #6]
 8002de6:	2307      	movs	r3, #7
 8002de8:	9301      	str	r3, [sp, #4]
 8002dea:	2306      	movs	r3, #6
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	2305      	movs	r3, #5
 8002df0:	2204      	movs	r2, #4
 8002df2:	f7ff f9ef 	bl	80021d4 <MGPIO_voidSetPCMode_CRL>
            break;
 8002df6:	e099      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN2 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE2_0_CRL,MODE2_1_CRL,CNF2_0_CRL,CNF2_1_CRL);
 8002df8:	7979      	ldrb	r1, [r7, #5]
 8002dfa:	79b8      	ldrb	r0, [r7, #6]
 8002dfc:	230b      	movs	r3, #11
 8002dfe:	9301      	str	r3, [sp, #4]
 8002e00:	230a      	movs	r3, #10
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	2309      	movs	r3, #9
 8002e06:	2208      	movs	r2, #8
 8002e08:	f7ff f9e4 	bl	80021d4 <MGPIO_voidSetPCMode_CRL>
            break;
 8002e0c:	e08e      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN3 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE3_0_CRL,MODE3_1_CRL,CNF3_0_CRL,CNF3_1_CRL);
 8002e0e:	7979      	ldrb	r1, [r7, #5]
 8002e10:	79b8      	ldrb	r0, [r7, #6]
 8002e12:	230f      	movs	r3, #15
 8002e14:	9301      	str	r3, [sp, #4]
 8002e16:	230e      	movs	r3, #14
 8002e18:	9300      	str	r3, [sp, #0]
 8002e1a:	230d      	movs	r3, #13
 8002e1c:	220c      	movs	r2, #12
 8002e1e:	f7ff f9d9 	bl	80021d4 <MGPIO_voidSetPCMode_CRL>
            break;
 8002e22:	e083      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN4 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE4_0_CRL,MODE4_1_CRL,CNF4_0_CRL,CNF4_1_CRL);
 8002e24:	7979      	ldrb	r1, [r7, #5]
 8002e26:	79b8      	ldrb	r0, [r7, #6]
 8002e28:	2313      	movs	r3, #19
 8002e2a:	9301      	str	r3, [sp, #4]
 8002e2c:	2312      	movs	r3, #18
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	2311      	movs	r3, #17
 8002e32:	2210      	movs	r2, #16
 8002e34:	f7ff f9ce 	bl	80021d4 <MGPIO_voidSetPCMode_CRL>
          break;
 8002e38:	e078      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN5 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE5_0_CRL,MODE5_1_CRL,CNF5_0_CRL,CNF5_1_CRL);
 8002e3a:	7979      	ldrb	r1, [r7, #5]
 8002e3c:	79b8      	ldrb	r0, [r7, #6]
 8002e3e:	2317      	movs	r3, #23
 8002e40:	9301      	str	r3, [sp, #4]
 8002e42:	2316      	movs	r3, #22
 8002e44:	9300      	str	r3, [sp, #0]
 8002e46:	2315      	movs	r3, #21
 8002e48:	2214      	movs	r2, #20
 8002e4a:	f7ff f9c3 	bl	80021d4 <MGPIO_voidSetPCMode_CRL>
          break;
 8002e4e:	e06d      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN6 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE6_0_CRL,MODE6_1_CRL,CNF6_0_CRL,CNF6_1_CRL);
 8002e50:	7979      	ldrb	r1, [r7, #5]
 8002e52:	79b8      	ldrb	r0, [r7, #6]
 8002e54:	231b      	movs	r3, #27
 8002e56:	9301      	str	r3, [sp, #4]
 8002e58:	231a      	movs	r3, #26
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	2319      	movs	r3, #25
 8002e5e:	2218      	movs	r2, #24
 8002e60:	f7ff f9b8 	bl	80021d4 <MGPIO_voidSetPCMode_CRL>
          break;
 8002e64:	e062      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN7 :
    MGPIO_voidSetPCMode_CRL(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE7_0_CRL,MODE7_1_CRL,CNF7_0_CRL,CNF7_1_CRL);
 8002e66:	7979      	ldrb	r1, [r7, #5]
 8002e68:	79b8      	ldrb	r0, [r7, #6]
 8002e6a:	231f      	movs	r3, #31
 8002e6c:	9301      	str	r3, [sp, #4]
 8002e6e:	231e      	movs	r3, #30
 8002e70:	9300      	str	r3, [sp, #0]
 8002e72:	231d      	movs	r3, #29
 8002e74:	221c      	movs	r2, #28
 8002e76:	f7ff f9ad 	bl	80021d4 <MGPIO_voidSetPCMode_CRL>
          break;
 8002e7a:	e057      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN8 :
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE8_0_CRH,MODE8_1_CRH,CNF8_0_CRH,CNF8_1_CRH);
 8002e7c:	7979      	ldrb	r1, [r7, #5]
 8002e7e:	79b8      	ldrb	r0, [r7, #6]
 8002e80:	2303      	movs	r3, #3
 8002e82:	9301      	str	r3, [sp, #4]
 8002e84:	2302      	movs	r3, #2
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	2301      	movs	r3, #1
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f7ff fc88 	bl	80027a0 <MGPIO_voidSetPCMode_CRH>
          break;
 8002e90:	e04c      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN9 :
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE9_0_CRH,MODE9_1_CRH,CNF9_0_CRH,CNF9_1_CRH);
 8002e92:	7979      	ldrb	r1, [r7, #5]
 8002e94:	79b8      	ldrb	r0, [r7, #6]
 8002e96:	2307      	movs	r3, #7
 8002e98:	9301      	str	r3, [sp, #4]
 8002e9a:	2306      	movs	r3, #6
 8002e9c:	9300      	str	r3, [sp, #0]
 8002e9e:	2305      	movs	r3, #5
 8002ea0:	2204      	movs	r2, #4
 8002ea2:	f7ff fc7d 	bl	80027a0 <MGPIO_voidSetPCMode_CRH>
          break;
 8002ea6:	e041      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN10:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE10_0_CRH,MODE10_1_CRH,CNF10_0_CRH,CNF10_1_CRH);
 8002ea8:	7979      	ldrb	r1, [r7, #5]
 8002eaa:	79b8      	ldrb	r0, [r7, #6]
 8002eac:	230b      	movs	r3, #11
 8002eae:	9301      	str	r3, [sp, #4]
 8002eb0:	230a      	movs	r3, #10
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	2309      	movs	r3, #9
 8002eb6:	2208      	movs	r2, #8
 8002eb8:	f7ff fc72 	bl	80027a0 <MGPIO_voidSetPCMode_CRH>
            break;
 8002ebc:	e036      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN11:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE11_0_CRH,MODE11_1_CRH,CNF11_0_CRH,CNF11_1_CRH);
 8002ebe:	7979      	ldrb	r1, [r7, #5]
 8002ec0:	79b8      	ldrb	r0, [r7, #6]
 8002ec2:	230f      	movs	r3, #15
 8002ec4:	9301      	str	r3, [sp, #4]
 8002ec6:	230e      	movs	r3, #14
 8002ec8:	9300      	str	r3, [sp, #0]
 8002eca:	230d      	movs	r3, #13
 8002ecc:	220c      	movs	r2, #12
 8002ece:	f7ff fc67 	bl	80027a0 <MGPIO_voidSetPCMode_CRH>
          break;
 8002ed2:	e02b      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN12:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE12_0_CRH,MODE12_1_CRH,CNF12_0_CRH,CNF12_1_CRH);
 8002ed4:	7979      	ldrb	r1, [r7, #5]
 8002ed6:	79b8      	ldrb	r0, [r7, #6]
 8002ed8:	2313      	movs	r3, #19
 8002eda:	9301      	str	r3, [sp, #4]
 8002edc:	2312      	movs	r3, #18
 8002ede:	9300      	str	r3, [sp, #0]
 8002ee0:	2311      	movs	r3, #17
 8002ee2:	2210      	movs	r2, #16
 8002ee4:	f7ff fc5c 	bl	80027a0 <MGPIO_voidSetPCMode_CRH>
          break;
 8002ee8:	e020      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN13:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE13_0_CRH,MODE13_1_CRH,CNF13_0_CRH,CNF13_1_CRH);
 8002eea:	7979      	ldrb	r1, [r7, #5]
 8002eec:	79b8      	ldrb	r0, [r7, #6]
 8002eee:	2317      	movs	r3, #23
 8002ef0:	9301      	str	r3, [sp, #4]
 8002ef2:	2316      	movs	r3, #22
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	2315      	movs	r3, #21
 8002ef8:	2214      	movs	r2, #20
 8002efa:	f7ff fc51 	bl	80027a0 <MGPIO_voidSetPCMode_CRH>
          break;
 8002efe:	e015      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN14:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE14_0_CRH,MODE14_1_CRH,CNF14_0_CRH,CNF14_1_CRH);
 8002f00:	7979      	ldrb	r1, [r7, #5]
 8002f02:	79b8      	ldrb	r0, [r7, #6]
 8002f04:	231b      	movs	r3, #27
 8002f06:	9301      	str	r3, [sp, #4]
 8002f08:	231a      	movs	r3, #26
 8002f0a:	9300      	str	r3, [sp, #0]
 8002f0c:	2319      	movs	r3, #25
 8002f0e:	2218      	movs	r2, #24
 8002f10:	f7ff fc46 	bl	80027a0 <MGPIO_voidSetPCMode_CRH>
          break;
 8002f14:	e00a      	b.n	8002f2c <MGPIO_voidSetPCpinDirection+0x1c0>
    case PIN15:
    MGPIO_voidSetPCMode_CRH(MGPIO_modeMODEID,MGPIO_stateSTATE,MODE15_0_CRH,MODE15_1_CRH,CNF15_0_CRH,CNF15_1_CRH);
 8002f16:	7979      	ldrb	r1, [r7, #5]
 8002f18:	79b8      	ldrb	r0, [r7, #6]
 8002f1a:	231f      	movs	r3, #31
 8002f1c:	9301      	str	r3, [sp, #4]
 8002f1e:	231e      	movs	r3, #30
 8002f20:	9300      	str	r3, [sp, #0]
 8002f22:	231d      	movs	r3, #29
 8002f24:	221c      	movs	r2, #28
 8002f26:	f7ff fc3b 	bl	80027a0 <MGPIO_voidSetPCMode_CRH>
          break;
 8002f2a:	bf00      	nop

  }

}
 8002f2c:	bf00      	nop
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <MGPIO_voidSetPinDirection>:



///////////Port pin direction///////////////////////
void MGPIO_voidSetPinDirection(PORT_T MGPIO_portPORTID,PIN_T MGPIO_pinPINID,MODE MGPIO_modeMODEID,STATE MGPIO_stateSTATE)
{
 8002f34:	b590      	push	{r4, r7, lr}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4604      	mov	r4, r0
 8002f3c:	4608      	mov	r0, r1
 8002f3e:	4611      	mov	r1, r2
 8002f40:	461a      	mov	r2, r3
 8002f42:	4623      	mov	r3, r4
 8002f44:	71fb      	strb	r3, [r7, #7]
 8002f46:	4603      	mov	r3, r0
 8002f48:	71bb      	strb	r3, [r7, #6]
 8002f4a:	460b      	mov	r3, r1
 8002f4c:	717b      	strb	r3, [r7, #5]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	713b      	strb	r3, [r7, #4]
  switch (MGPIO_portPORTID)
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d014      	beq.n	8002f82 <MGPIO_voidSetPinDirection+0x4e>
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	dc19      	bgt.n	8002f90 <MGPIO_voidSetPinDirection+0x5c>
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d002      	beq.n	8002f66 <MGPIO_voidSetPinDirection+0x32>
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d007      	beq.n	8002f74 <MGPIO_voidSetPinDirection+0x40>
    MGPIO_voidSetPCpinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
     break;

  }

}
 8002f64:	e014      	b.n	8002f90 <MGPIO_voidSetPinDirection+0x5c>
    MGPIO_voidSetPApinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
 8002f66:	793a      	ldrb	r2, [r7, #4]
 8002f68:	7979      	ldrb	r1, [r7, #5]
 8002f6a:	79bb      	ldrb	r3, [r7, #6]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7fe f99d 	bl	80012ac <MGPIO_voidSetPApinDirection>
     break;
 8002f72:	e00d      	b.n	8002f90 <MGPIO_voidSetPinDirection+0x5c>
    MGPIO_voidSetPBpinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
 8002f74:	793a      	ldrb	r2, [r7, #4]
 8002f76:	7979      	ldrb	r1, [r7, #5]
 8002f78:	79bb      	ldrb	r3, [r7, #6]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff f846 	bl	800200c <MGPIO_voidSetPBpinDirection>
     break;
 8002f80:	e006      	b.n	8002f90 <MGPIO_voidSetPinDirection+0x5c>
    MGPIO_voidSetPCpinDirection(MGPIO_pinPINID,MGPIO_modeMODEID,MGPIO_stateSTATE);
 8002f82:	793a      	ldrb	r2, [r7, #4]
 8002f84:	7979      	ldrb	r1, [r7, #5]
 8002f86:	79bb      	ldrb	r3, [r7, #6]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff feef 	bl	8002d6c <MGPIO_voidSetPCpinDirection>
     break;
 8002f8e:	bf00      	nop
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd90      	pop	{r4, r7, pc}

08002f98 <MGPIO_voidSetPinValue>:
  return LocaLresult;
}

////////////
void  MGPIO_voidSetPinValue(PORT_T MGPIO_portPORTID, PIN_T MGPIO_pinPINID,BIT_VALUE MGPIO_BitValue)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	71fb      	strb	r3, [r7, #7]
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	71bb      	strb	r3, [r7, #6]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	717b      	strb	r3, [r7, #5]
  switch (MGPIO_portPORTID)
 8002faa:	79fb      	ldrb	r3, [r7, #7]
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d040      	beq.n	8003032 <MGPIO_voidSetPinValue+0x9a>
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	dc60      	bgt.n	8003076 <MGPIO_voidSetPinValue+0xde>
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d002      	beq.n	8002fbe <MGPIO_voidSetPinValue+0x26>
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d01d      	beq.n	8002ff8 <MGPIO_voidSetPinValue+0x60>

    break;
  }


}
 8002fbc:	e05b      	b.n	8003076 <MGPIO_voidSetPinValue+0xde>
    if (MGPIO_BitValue==MGPIO_HIGH)
 8002fbe:	797b      	ldrb	r3, [r7, #5]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d10a      	bne.n	8002fda <MGPIO_voidSetPinValue+0x42>
     SET_BIT(MGPIOA->MGPIOA_ODR,MGPIO_pinPINID);
 8002fc4:	4b2e      	ldr	r3, [pc, #184]	; (8003080 <MGPIO_voidSetPinValue+0xe8>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	79ba      	ldrb	r2, [r7, #6]
 8002fca:	2101      	movs	r1, #1
 8002fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	4a2b      	ldr	r2, [pc, #172]	; (8003080 <MGPIO_voidSetPinValue+0xe8>)
 8002fd4:	430b      	orrs	r3, r1
 8002fd6:	60d3      	str	r3, [r2, #12]
      break;
 8002fd8:	e048      	b.n	800306c <MGPIO_voidSetPinValue+0xd4>
    else if (MGPIO_BitValue==MGPIO_LOW)
 8002fda:	797b      	ldrb	r3, [r7, #5]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d145      	bne.n	800306c <MGPIO_voidSetPinValue+0xd4>
      CLR_BIT(MGPIOA->MGPIOA_ODR,MGPIO_pinPINID);
 8002fe0:	4b27      	ldr	r3, [pc, #156]	; (8003080 <MGPIO_voidSetPinValue+0xe8>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	79ba      	ldrb	r2, [r7, #6]
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fec:	43d2      	mvns	r2, r2
 8002fee:	4611      	mov	r1, r2
 8002ff0:	4a23      	ldr	r2, [pc, #140]	; (8003080 <MGPIO_voidSetPinValue+0xe8>)
 8002ff2:	400b      	ands	r3, r1
 8002ff4:	60d3      	str	r3, [r2, #12]
      break;
 8002ff6:	e039      	b.n	800306c <MGPIO_voidSetPinValue+0xd4>
    if (MGPIO_BitValue==MGPIO_HIGH)
 8002ff8:	797b      	ldrb	r3, [r7, #5]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d10a      	bne.n	8003014 <MGPIO_voidSetPinValue+0x7c>
     SET_BIT(MGPIOB->MGPIOB_ODR,MGPIO_pinPINID);
 8002ffe:	4b21      	ldr	r3, [pc, #132]	; (8003084 <MGPIO_voidSetPinValue+0xec>)
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	79ba      	ldrb	r2, [r7, #6]
 8003004:	2101      	movs	r1, #1
 8003006:	fa01 f202 	lsl.w	r2, r1, r2
 800300a:	4611      	mov	r1, r2
 800300c:	4a1d      	ldr	r2, [pc, #116]	; (8003084 <MGPIO_voidSetPinValue+0xec>)
 800300e:	430b      	orrs	r3, r1
 8003010:	60d3      	str	r3, [r2, #12]
    break;
 8003012:	e02d      	b.n	8003070 <MGPIO_voidSetPinValue+0xd8>
    else if (MGPIO_BitValue==MGPIO_LOW)
 8003014:	797b      	ldrb	r3, [r7, #5]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d12a      	bne.n	8003070 <MGPIO_voidSetPinValue+0xd8>
      CLR_BIT(MGPIOB->MGPIOB_ODR,MGPIO_pinPINID);
 800301a:	4b1a      	ldr	r3, [pc, #104]	; (8003084 <MGPIO_voidSetPinValue+0xec>)
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	79ba      	ldrb	r2, [r7, #6]
 8003020:	2101      	movs	r1, #1
 8003022:	fa01 f202 	lsl.w	r2, r1, r2
 8003026:	43d2      	mvns	r2, r2
 8003028:	4611      	mov	r1, r2
 800302a:	4a16      	ldr	r2, [pc, #88]	; (8003084 <MGPIO_voidSetPinValue+0xec>)
 800302c:	400b      	ands	r3, r1
 800302e:	60d3      	str	r3, [r2, #12]
    break;
 8003030:	e01e      	b.n	8003070 <MGPIO_voidSetPinValue+0xd8>
    if (MGPIO_BitValue==MGPIO_HIGH)
 8003032:	797b      	ldrb	r3, [r7, #5]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d10a      	bne.n	800304e <MGPIO_voidSetPinValue+0xb6>
     SET_BIT(MGPIOC->MGPIOC_ODR,MGPIO_pinPINID);
 8003038:	4b13      	ldr	r3, [pc, #76]	; (8003088 <MGPIO_voidSetPinValue+0xf0>)
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	79ba      	ldrb	r2, [r7, #6]
 800303e:	2101      	movs	r1, #1
 8003040:	fa01 f202 	lsl.w	r2, r1, r2
 8003044:	4611      	mov	r1, r2
 8003046:	4a10      	ldr	r2, [pc, #64]	; (8003088 <MGPIO_voidSetPinValue+0xf0>)
 8003048:	430b      	orrs	r3, r1
 800304a:	60d3      	str	r3, [r2, #12]
    break;
 800304c:	e012      	b.n	8003074 <MGPIO_voidSetPinValue+0xdc>
    else if (MGPIO_BitValue==MGPIO_LOW)
 800304e:	797b      	ldrb	r3, [r7, #5]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10f      	bne.n	8003074 <MGPIO_voidSetPinValue+0xdc>
      CLR_BIT(MGPIOC->MGPIOC_ODR,MGPIO_pinPINID);
 8003054:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <MGPIO_voidSetPinValue+0xf0>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	79ba      	ldrb	r2, [r7, #6]
 800305a:	2101      	movs	r1, #1
 800305c:	fa01 f202 	lsl.w	r2, r1, r2
 8003060:	43d2      	mvns	r2, r2
 8003062:	4611      	mov	r1, r2
 8003064:	4a08      	ldr	r2, [pc, #32]	; (8003088 <MGPIO_voidSetPinValue+0xf0>)
 8003066:	400b      	ands	r3, r1
 8003068:	60d3      	str	r3, [r2, #12]
    break;
 800306a:	e003      	b.n	8003074 <MGPIO_voidSetPinValue+0xdc>
      break;
 800306c:	bf00      	nop
 800306e:	e002      	b.n	8003076 <MGPIO_voidSetPinValue+0xde>
    break;
 8003070:	bf00      	nop
 8003072:	e000      	b.n	8003076 <MGPIO_voidSetPinValue+0xde>
    break;
 8003074:	bf00      	nop
}
 8003076:	bf00      	nop
 8003078:	370c      	adds	r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	bc80      	pop	{r7}
 800307e:	4770      	bx	lr
 8003080:	40010800 	.word	0x40010800
 8003084:	40010c00 	.word	0x40010c00
 8003088:	40011000 	.word	0x40011000

0800308c <MNVIC_voidSetEnableINT>:
#include "MNVIC_INTERFACE.h"
#include "MNVIC_PRIVATE.h"
#include "MNVIC_config.h"

void MNVIC_voidSetEnableINT(u8 MNVIC_InterruptID)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	4603      	mov	r3, r0
 8003094:	71fb      	strb	r3, [r7, #7]
  if (MNVIC_InterruptID<=31)
 8003096:	79fb      	ldrb	r3, [r7, #7]
 8003098:	2b1f      	cmp	r3, #31
 800309a:	d80a      	bhi.n	80030b2 <MNVIC_voidSetEnableINT+0x26>
  {
    SET_BIT(MNVIC_ISER_STRUCT->MNVIC_ISER[0],MNVIC_InterruptID);
 800309c:	4b19      	ldr	r3, [pc, #100]	; (8003104 <MNVIC_voidSetEnableINT+0x78>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	79fa      	ldrb	r2, [r7, #7]
 80030a2:	2101      	movs	r1, #1
 80030a4:	fa01 f202 	lsl.w	r2, r1, r2
 80030a8:	4611      	mov	r1, r2
 80030aa:	4a16      	ldr	r2, [pc, #88]	; (8003104 <MNVIC_voidSetEnableINT+0x78>)
 80030ac:	430b      	orrs	r3, r1
 80030ae:	6013      	str	r3, [r2, #0]
  }
  else if (MNVIC_InterruptID>=64 && MNVIC_InterruptID<=80)
  {
    SET_BIT(MNVIC_ISER_STRUCT->MNVIC_ISER[2],MNVIC_InterruptID-64);
  }
}
 80030b0:	e022      	b.n	80030f8 <MNVIC_voidSetEnableINT+0x6c>
  else if (MNVIC_InterruptID>=32 && MNVIC_InterruptID<=63)
 80030b2:	79fb      	ldrb	r3, [r7, #7]
 80030b4:	2b1f      	cmp	r3, #31
 80030b6:	d90e      	bls.n	80030d6 <MNVIC_voidSetEnableINT+0x4a>
 80030b8:	79fb      	ldrb	r3, [r7, #7]
 80030ba:	2b3f      	cmp	r3, #63	; 0x3f
 80030bc:	d80b      	bhi.n	80030d6 <MNVIC_voidSetEnableINT+0x4a>
    SET_BIT(MNVIC_ISER_STRUCT->MNVIC_ISER[1],MNVIC_InterruptID-32);
 80030be:	4b11      	ldr	r3, [pc, #68]	; (8003104 <MNVIC_voidSetEnableINT+0x78>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	79fa      	ldrb	r2, [r7, #7]
 80030c4:	3a20      	subs	r2, #32
 80030c6:	2101      	movs	r1, #1
 80030c8:	fa01 f202 	lsl.w	r2, r1, r2
 80030cc:	4611      	mov	r1, r2
 80030ce:	4a0d      	ldr	r2, [pc, #52]	; (8003104 <MNVIC_voidSetEnableINT+0x78>)
 80030d0:	430b      	orrs	r3, r1
 80030d2:	6053      	str	r3, [r2, #4]
}
 80030d4:	e010      	b.n	80030f8 <MNVIC_voidSetEnableINT+0x6c>
  else if (MNVIC_InterruptID>=64 && MNVIC_InterruptID<=80)
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	2b3f      	cmp	r3, #63	; 0x3f
 80030da:	d90d      	bls.n	80030f8 <MNVIC_voidSetEnableINT+0x6c>
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	2b50      	cmp	r3, #80	; 0x50
 80030e0:	d80a      	bhi.n	80030f8 <MNVIC_voidSetEnableINT+0x6c>
    SET_BIT(MNVIC_ISER_STRUCT->MNVIC_ISER[2],MNVIC_InterruptID-64);
 80030e2:	4b08      	ldr	r3, [pc, #32]	; (8003104 <MNVIC_voidSetEnableINT+0x78>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	79fa      	ldrb	r2, [r7, #7]
 80030e8:	3a40      	subs	r2, #64	; 0x40
 80030ea:	2101      	movs	r1, #1
 80030ec:	fa01 f202 	lsl.w	r2, r1, r2
 80030f0:	4611      	mov	r1, r2
 80030f2:	4a04      	ldr	r2, [pc, #16]	; (8003104 <MNVIC_voidSetEnableINT+0x78>)
 80030f4:	430b      	orrs	r3, r1
 80030f6:	6093      	str	r3, [r2, #8]
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bc80      	pop	{r7}
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	e000e100 	.word	0xe000e100

08003108 <MRCC_voidInitSysClk>:
#include "MRCC_interface.h"
#include "MRCC_private.h"
#include "MRCC_config.h"

void MRCC_voidInitSysClk(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  #if PERIPHERAL_CLOCK_SOURCE==HSE
   SET_BIT(MRCC->CR,HSEON);
 800310c:	4b0a      	ldr	r3, [pc, #40]	; (8003138 <MRCC_voidInitSysClk+0x30>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a09      	ldr	r2, [pc, #36]	; (8003138 <MRCC_voidInitSysClk+0x30>)
 8003112:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003116:	6013      	str	r3, [r2, #0]
   SET_BIT(MRCC->CFGR,SW_0);
 8003118:	4b07      	ldr	r3, [pc, #28]	; (8003138 <MRCC_voidInitSysClk+0x30>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	4a06      	ldr	r2, [pc, #24]	; (8003138 <MRCC_voidInitSysClk+0x30>)
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	6053      	str	r3, [r2, #4]
   CLR_BIT(MRCC->CFGR,SW_1);
 8003124:	4b04      	ldr	r3, [pc, #16]	; (8003138 <MRCC_voidInitSysClk+0x30>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	4a03      	ldr	r2, [pc, #12]	; (8003138 <MRCC_voidInitSysClk+0x30>)
 800312a:	f023 0302 	bic.w	r3, r3, #2
 800312e:	6053      	str	r3, [r2, #4]

  #else
      #error ("you chosed wrong clock type")

  #endif
}
 8003130:	bf00      	nop
 8003132:	46bd      	mov	sp, r7
 8003134:	bc80      	pop	{r7}
 8003136:	4770      	bx	lr
 8003138:	40021000 	.word	0x40021000

0800313c <MRCC_voidEnableAHBClk>:

void MRCC_voidEnableAHBClk (MRCC_AHBENR_BITS  PeriphID)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	71fb      	strb	r3, [r7, #7]
  SET_BIT(MRCC->AHBENR,PeriphID);
 8003146:	4b07      	ldr	r3, [pc, #28]	; (8003164 <MRCC_voidEnableAHBClk+0x28>)
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	79fa      	ldrb	r2, [r7, #7]
 800314c:	2101      	movs	r1, #1
 800314e:	fa01 f202 	lsl.w	r2, r1, r2
 8003152:	4611      	mov	r1, r2
 8003154:	4a03      	ldr	r2, [pc, #12]	; (8003164 <MRCC_voidEnableAHBClk+0x28>)
 8003156:	430b      	orrs	r3, r1
 8003158:	6153      	str	r3, [r2, #20]
}
 800315a:	bf00      	nop
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	bc80      	pop	{r7}
 8003162:	4770      	bx	lr
 8003164:	40021000 	.word	0x40021000

08003168 <MRCC_voidEnableAPB2Clk>:
void MRCC_voidEnableAPB2Clk(MRCC_APB2ENR_BITS PeriphID)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	71fb      	strb	r3, [r7, #7]
  SET_BIT(MRCC->APB2ENR,PeriphID);
 8003172:	4b07      	ldr	r3, [pc, #28]	; (8003190 <MRCC_voidEnableAPB2Clk+0x28>)
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	79fa      	ldrb	r2, [r7, #7]
 8003178:	2101      	movs	r1, #1
 800317a:	fa01 f202 	lsl.w	r2, r1, r2
 800317e:	4611      	mov	r1, r2
 8003180:	4a03      	ldr	r2, [pc, #12]	; (8003190 <MRCC_voidEnableAPB2Clk+0x28>)
 8003182:	430b      	orrs	r3, r1
 8003184:	6193      	str	r3, [r2, #24]
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	bc80      	pop	{r7}
 800318e:	4770      	bx	lr
 8003190:	40021000 	.word	0x40021000

08003194 <SysTick_Handler>:
#include"SYSTICK_INTERFACE.h"
#include"SYSTICK_REG.h"

void ( * MSTK_CallBack ) ( void );

void SysTick_Handler(void){
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0

	MSTK_CallBack();
 8003198:	4b02      	ldr	r3, [pc, #8]	; (80031a4 <SysTick_Handler+0x10>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4798      	blx	r3

}
 800319e:	bf00      	nop
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20000048 	.word	0x20000048

080031a8 <MSTK_VidInit>:
void MSTK_VidSetCallBack( void (*ptr)(void) ){

	MSTK_CallBack = ptr;
}

void MSTK_VidInit( void ){
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0

	// Enable Systick Interrupt  -  Clock = AHB / 8 - Stop Systic
	MSTK->CTRL = 0x00000002;
 80031ac:	4b03      	ldr	r3, [pc, #12]	; (80031bc <MSTK_VidInit+0x14>)
 80031ae:	2202      	movs	r2, #2
 80031b0:	601a      	str	r2, [r3, #0]

}
 80031b2:	bf00      	nop
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bc80      	pop	{r7}
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	e000e010 	.word	0xe000e010

080031c0 <light1>:
#include "MNVIC_interface.h"
#include "SYSTICK_INTERFACE.h"
#include "MDMA_interface.h"

void light1 (void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
	MGPIO_voidSetPinValue(PORTA, PIN0, MGPIO_HIGH);
 80031c4:	2201      	movs	r2, #1
 80031c6:	2100      	movs	r1, #0
 80031c8:	2000      	movs	r0, #0
 80031ca:	f7ff fee5 	bl	8002f98 <MGPIO_voidSetPinValue>

}
 80031ce:	bf00      	nop
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <light2>:


void light2 (void)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	af00      	add	r7, sp, #0
	MGPIO_voidSetPinValue(PORTA, PIN1, MGPIO_HIGH);
 80031d6:	2201      	movs	r2, #1
 80031d8:	2101      	movs	r1, #1
 80031da:	2000      	movs	r0, #0
 80031dc:	f7ff fedc 	bl	8002f98 <MGPIO_voidSetPinValue>

}
 80031e0:	bf00      	nop
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <main>:
int main()
{
 80031e4:	b5b0      	push	{r4, r5, r7, lr}
 80031e6:	b0a8      	sub	sp, #160	; 0xa0
 80031e8:	af00      	add	r7, sp, #0
	u32 arr1[10]={10,20,30,40,50,10,20,30,40,50};
 80031ea:	4b31      	ldr	r3, [pc, #196]	; (80032b0 <main+0xcc>)
 80031ec:	f107 0478 	add.w	r4, r7, #120	; 0x78
 80031f0:	461d      	mov	r5, r3
 80031f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031fa:	e895 0003 	ldmia.w	r5, {r0, r1}
 80031fe:	e884 0003 	stmia.w	r4, {r0, r1}
	u32 arr2[10];

	u32 arr3[10]={90,60,30,10,90,60,30,10,120,150};
 8003202:	4b2c      	ldr	r3, [pc, #176]	; (80032b4 <main+0xd0>)
 8003204:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8003208:	461d      	mov	r5, r3
 800320a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800320c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800320e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003210:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003212:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003216:	e884 0003 	stmia.w	r4, {r0, r1}
	u32 arr4[10];

	MRCC_voidInitSysClk();
 800321a:	f7ff ff75 	bl	8003108 <MRCC_voidInitSysClk>
	MRCC_voidEnableAHBClk(DMA1EN);
 800321e:	2000      	movs	r0, #0
 8003220:	f7ff ff8c 	bl	800313c <MRCC_voidEnableAHBClk>
	MRCC_voidEnableAPB2Clk(IOPAEN);
 8003224:	2002      	movs	r0, #2
 8003226:	f7ff ff9f 	bl	8003168 <MRCC_voidEnableAPB2Clk>
	MSTK_VidInit();
 800322a:	f7ff ffbd 	bl	80031a8 <MSTK_VidInit>

	 MGPIO_voidSetPinDirection(PORTA,PIN0, OUTPUT_MAX_2_MHZ,GP_PUSH_PULL_OUTPUT);
 800322e:	2303      	movs	r3, #3
 8003230:	2202      	movs	r2, #2
 8003232:	2100      	movs	r1, #0
 8003234:	2000      	movs	r0, #0
 8003236:	f7ff fe7d 	bl	8002f34 <MGPIO_voidSetPinDirection>
	 MGPIO_voidSetPinDirection(PORTA,PIN1, OUTPUT_MAX_2_MHZ,GP_PUSH_PULL_OUTPUT);
 800323a:	2303      	movs	r3, #3
 800323c:	2202      	movs	r2, #2
 800323e:	2101      	movs	r1, #1
 8003240:	2000      	movs	r0, #0
 8003242:	f7ff fe77 	bl	8002f34 <MGPIO_voidSetPinDirection>



	MNVIC_voidSetEnableINT(11); // DMA1_CHANNEL1_IRQHandler
 8003246:	200b      	movs	r0, #11
 8003248:	f7ff ff20 	bl	800308c <MNVIC_voidSetEnableINT>
	MNVIC_voidSetEnableINT(12); // DMA1_CHANNEL2_IRQHandler
 800324c:	200c      	movs	r0, #12
 800324e:	f7ff ff1d 	bl	800308c <MNVIC_voidSetEnableINT>
	MNVIC_voidSetEnableINT(13); // DMA1_CHANNEL3_IRQHandler
 8003252:	200d      	movs	r0, #13
 8003254:	f7ff ff1a 	bl	800308c <MNVIC_voidSetEnableINT>
	MNVIC_voidSetEnableINT(14); // DMA1_CHANNEL4_IRQHandler
 8003258:	200e      	movs	r0, #14
 800325a:	f7ff ff17 	bl	800308c <MNVIC_voidSetEnableINT>
	MNVIC_voidSetEnableINT(15); // DMA1_CHANNEL5_IRQHandler
 800325e:	200f      	movs	r0, #15
 8003260:	f7ff ff14 	bl	800308c <MNVIC_voidSetEnableINT>
	MNVIC_voidSetEnableINT(16); // DMA1_CHANNEL6_IRQHandler
 8003264:	2010      	movs	r0, #16
 8003266:	f7ff ff11 	bl	800308c <MNVIC_voidSetEnableINT>
	MNVIC_voidSetEnableINT(17); // DMA1_CHANNEL7_IRQHandler
 800326a:	2011      	movs	r0, #17
 800326c:	f7ff ff0e 	bl	800308c <MNVIC_voidSetEnableINT>


	MDMA_voidCHSelect(2);
 8003270:	2002      	movs	r0, #2
 8003272:	f7fc ff7d 	bl	8000170 <MDMA_voidCHSelect>

	MDMA_voidCHannelInit();
 8003276:	f7fd f837 	bl	80002e8 <MDMA_voidCHannelInit>
	MDMA_voidCHannelStart(arr1, arr2, 10);
 800327a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800327e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003282:	220a      	movs	r2, #10
 8003284:	4618      	mov	r0, r3
 8003286:	f7fd f8b7 	bl	80003f8 <MDMA_voidCHannelStart>
	MDMA_VoidSetCallBackCH2(light1);
 800328a:	480b      	ldr	r0, [pc, #44]	; (80032b8 <main+0xd4>)
 800328c:	f7fd f912 	bl	80004b4 <MDMA_VoidSetCallBackCH2>


	MDMA_voidCHSelect(5);
 8003290:	2005      	movs	r0, #5
 8003292:	f7fc ff6d 	bl	8000170 <MDMA_voidCHSelect>

		MDMA_voidCHannelInit();
 8003296:	f7fd f827 	bl	80002e8 <MDMA_voidCHannelInit>
		MDMA_voidCHannelStart(arr3, arr4, 10);
 800329a:	4639      	mov	r1, r7
 800329c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80032a0:	220a      	movs	r2, #10
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fd f8a8 	bl	80003f8 <MDMA_voidCHannelStart>
		MDMA_VoidSetCallBackCH5(light2);
 80032a8:	4804      	ldr	r0, [pc, #16]	; (80032bc <main+0xd8>)
 80032aa:	f7fd f99b 	bl	80005e4 <MDMA_VoidSetCallBackCH5>





	while(1)
 80032ae:	e7fe      	b.n	80032ae <main+0xca>
 80032b0:	08003374 	.word	0x08003374
 80032b4:	0800339c 	.word	0x0800339c
 80032b8:	080031c1 	.word	0x080031c1
 80032bc:	080031d3 	.word	0x080031d3

080032c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80032c0:	480d      	ldr	r0, [pc, #52]	; (80032f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80032c2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80032c4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032c8:	480c      	ldr	r0, [pc, #48]	; (80032fc <LoopForever+0x6>)
  ldr r1, =_edata
 80032ca:	490d      	ldr	r1, [pc, #52]	; (8003300 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032cc:	4a0d      	ldr	r2, [pc, #52]	; (8003304 <LoopForever+0xe>)
  movs r3, #0
 80032ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032d0:	e002      	b.n	80032d8 <LoopCopyDataInit>

080032d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032d6:	3304      	adds	r3, #4

080032d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032dc:	d3f9      	bcc.n	80032d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032de:	4a0a      	ldr	r2, [pc, #40]	; (8003308 <LoopForever+0x12>)
  ldr r4, =_ebss
 80032e0:	4c0a      	ldr	r4, [pc, #40]	; (800330c <LoopForever+0x16>)
  movs r3, #0
 80032e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032e4:	e001      	b.n	80032ea <LoopFillZerobss>

080032e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032e8:	3204      	adds	r2, #4

080032ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032ec:	d3fb      	bcc.n	80032e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80032ee:	f000 f811 	bl	8003314 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032f2:	f7ff ff77 	bl	80031e4 <main>

080032f6 <LoopForever>:

LoopForever:
    b LoopForever
 80032f6:	e7fe      	b.n	80032f6 <LoopForever>
  ldr   r0, =_estack
 80032f8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80032fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003300:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8003304:	080033cc 	.word	0x080033cc
  ldr r2, =_sbss
 8003308:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800330c:	2000004c 	.word	0x2000004c

08003310 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003310:	e7fe      	b.n	8003310 <ADC1_2_IRQHandler>
	...

08003314 <__libc_init_array>:
 8003314:	b570      	push	{r4, r5, r6, lr}
 8003316:	2600      	movs	r6, #0
 8003318:	4d0c      	ldr	r5, [pc, #48]	; (800334c <__libc_init_array+0x38>)
 800331a:	4c0d      	ldr	r4, [pc, #52]	; (8003350 <__libc_init_array+0x3c>)
 800331c:	1b64      	subs	r4, r4, r5
 800331e:	10a4      	asrs	r4, r4, #2
 8003320:	42a6      	cmp	r6, r4
 8003322:	d109      	bne.n	8003338 <__libc_init_array+0x24>
 8003324:	f000 f81a 	bl	800335c <_init>
 8003328:	2600      	movs	r6, #0
 800332a:	4d0a      	ldr	r5, [pc, #40]	; (8003354 <__libc_init_array+0x40>)
 800332c:	4c0a      	ldr	r4, [pc, #40]	; (8003358 <__libc_init_array+0x44>)
 800332e:	1b64      	subs	r4, r4, r5
 8003330:	10a4      	asrs	r4, r4, #2
 8003332:	42a6      	cmp	r6, r4
 8003334:	d105      	bne.n	8003342 <__libc_init_array+0x2e>
 8003336:	bd70      	pop	{r4, r5, r6, pc}
 8003338:	f855 3b04 	ldr.w	r3, [r5], #4
 800333c:	4798      	blx	r3
 800333e:	3601      	adds	r6, #1
 8003340:	e7ee      	b.n	8003320 <__libc_init_array+0xc>
 8003342:	f855 3b04 	ldr.w	r3, [r5], #4
 8003346:	4798      	blx	r3
 8003348:	3601      	adds	r6, #1
 800334a:	e7f2      	b.n	8003332 <__libc_init_array+0x1e>
 800334c:	080033c4 	.word	0x080033c4
 8003350:	080033c4 	.word	0x080033c4
 8003354:	080033c4 	.word	0x080033c4
 8003358:	080033c8 	.word	0x080033c8

0800335c <_init>:
 800335c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800335e:	bf00      	nop
 8003360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003362:	bc08      	pop	{r3}
 8003364:	469e      	mov	lr, r3
 8003366:	4770      	bx	lr

08003368 <_fini>:
 8003368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800336a:	bf00      	nop
 800336c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800336e:	bc08      	pop	{r3}
 8003370:	469e      	mov	lr, r3
 8003372:	4770      	bx	lr
