--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15689 paths analyzed, 3013 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.708ns.
--------------------------------------------------------------------------------
Slack:                  12.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.499ns (1.179 - 0.680)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.BQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y16.A3       net (fanout=15)       1.813   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y16.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X13Y10.D4      net (fanout=1)        1.518   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X13Y10.D       Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X13Y10.C3      net (fanout=1)        1.109   fifo_manager/serial_tx_TDC/N9
    SLICE_X13Y10.C       Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.301   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.172ns (2.431ns logic, 5.741ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  12.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.962ns (Levels of Logic = 3)
  Clock Path Skew:      0.499ns (1.179 - 0.680)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y16.A5       net (fanout=16)       1.649   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y16.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X13Y10.D4      net (fanout=1)        1.518   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X13Y10.D       Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X13Y10.C3      net (fanout=1)        1.109   fifo_manager/serial_tx_TDC/N9
    SLICE_X13Y10.C       Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.301   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.962ns (2.385ns logic, 5.577ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  12.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.194ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y29.C4      net (fanout=15)       0.821   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y29.C       Tilo                  0.259   f2_mems_control/addr_q[11]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y16.ADDRA10 net (fanout=4)        1.891   addr_d[10]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.194ns (1.866ns logic, 5.328ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  12.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.170ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X1Y12.ADDRA7  net (fanout=4)        1.680   addr_d[7]
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (1.866ns logic, 5.304ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  12.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_14 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.153ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_14 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_14
    SLICE_X13Y27.C1      net (fanout=5)        1.207   f2_mems_control/addr_q[14]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y29.C4      net (fanout=15)       0.821   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y29.C       Tilo                  0.259   f2_mems_control/addr_q[11]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y16.ADDRA10 net (fanout=4)        1.891   addr_d[10]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (1.866ns logic, 5.287ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_14 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.129ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_14 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_14
    SLICE_X13Y27.C1      net (fanout=5)        1.207   f2_mems_control/addr_q[14]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X1Y12.ADDRA7  net (fanout=4)        1.680   addr_d[7]
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.129ns (1.866ns logic, 5.263ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.614ns (Levels of Logic = 3)
  Clock Path Skew:      0.499ns (1.179 - 0.680)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y10.A3       net (fanout=16)       1.544   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y10.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_123
    SLICE_X13Y10.D2      net (fanout=1)        1.275   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_123
    SLICE_X13Y10.D       Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X13Y10.C3      net (fanout=1)        1.109   fifo_manager/serial_tx_TDC/N9
    SLICE_X13Y10.C       Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.301   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.614ns (2.385ns logic, 5.229ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  12.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.101ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.731 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X0Y16.ADDRA7  net (fanout=4)        1.611   addr_d[7]
    RAMB16_X0Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.101ns (1.866ns logic, 5.235ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_14 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.731 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_14 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_14
    SLICE_X13Y27.C1      net (fanout=5)        1.207   f2_mems_control/addr_q[14]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X0Y16.ADDRA7  net (fanout=4)        1.611   addr_d[7]
    RAMB16_X0Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (1.866ns logic, 5.194ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.024ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.731 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.A4      net (fanout=15)       1.072   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.A       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X0Y16.ADDRA4  net (fanout=4)        1.470   addr_d[4]
    RAMB16_X0Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (1.866ns logic, 5.158ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  12.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_4 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.986ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_4 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   f2_mems_control/addr_q[7]
                                                       f2_mems_control/addr_q_4
    SLICE_X13Y27.C3      net (fanout=11)       1.040   f2_mems_control/addr_q[4]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y29.C4      net (fanout=15)       0.821   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y29.C       Tilo                  0.259   f2_mems_control/addr_q[11]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y16.ADDRA10 net (fanout=4)        1.891   addr_d[10]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      6.986ns (1.866ns logic, 5.120ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  12.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_4 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.962ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.679 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_4 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   f2_mems_control/addr_q[7]
                                                       f2_mems_control/addr_q_4
    SLICE_X13Y27.C3      net (fanout=11)       1.040   f2_mems_control/addr_q[4]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X1Y12.ADDRA7  net (fanout=4)        1.680   addr_d[7]
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.962ns (1.866ns logic, 5.096ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  12.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.955ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.A4      net (fanout=15)       1.072   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.A       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X1Y12.ADDRA4  net (fanout=4)        1.401   addr_d[4]
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.955ns (1.866ns logic, 5.089ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  12.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_5 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_5 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.430   f2_mems_control/addr_q[7]
                                                       f2_mems_control/addr_q_5
    SLICE_X13Y27.C4      net (fanout=12)       1.012   f2_mems_control/addr_q[5]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y29.C4      net (fanout=15)       0.821   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y29.C       Tilo                  0.259   f2_mems_control/addr_q[11]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y16.ADDRA10 net (fanout=4)        1.891   addr_d[10]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (1.866ns logic, 5.092ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  12.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_5 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.934ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.679 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_5 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.430   f2_mems_control/addr_q[7]
                                                       f2_mems_control/addr_q_5
    SLICE_X13Y27.C4      net (fanout=12)       1.012   f2_mems_control/addr_q[5]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X1Y12.ADDRA7  net (fanout=4)        1.680   addr_d[7]
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.934ns (1.866ns logic, 5.068ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  12.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_14 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.983ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.731 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_14 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_14
    SLICE_X13Y27.C1      net (fanout=5)        1.207   f2_mems_control/addr_q[14]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.A4      net (fanout=15)       1.072   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.A       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X0Y16.ADDRA4  net (fanout=4)        1.470   addr_d[4]
    RAMB16_X0Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      6.983ns (1.866ns logic, 5.117ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_14 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.914ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_14 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_14
    SLICE_X13Y27.C1      net (fanout=5)        1.207   f2_mems_control/addr_q[14]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.A4      net (fanout=15)       1.072   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.A       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X1Y12.ADDRA4  net (fanout=4)        1.401   addr_d[4]
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (1.866ns logic, 5.048ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  13.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.921ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X1Y14.ADDRA7  net (fanout=4)        1.431   addr_d[7]
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      6.921ns (1.866ns logic, 5.055ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  13.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_15 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.908ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_15 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_15
    SLICE_X13Y27.C2      net (fanout=5)        0.962   f2_mems_control/addr_q[15]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y29.C4      net (fanout=15)       0.821   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y29.C       Tilo                  0.259   f2_mems_control/addr_q[11]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y16.ADDRA10 net (fanout=4)        1.891   addr_d[10]
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (1.866ns logic, 5.042ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  13.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.731 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y29.A3      net (fanout=15)       1.065   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y29.A       Tilo                  0.259   f2_mems_control/addr_q[11]
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y16.ADDRA8  net (fanout=4)        1.388   addr_d[8]
    RAMB16_X0Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (1.866ns logic, 5.069ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.B5      net (fanout=15)       1.009   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.B       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X1Y12.ADDRA5  net (fanout=4)        1.401   addr_d[5]
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (1.866ns logic, 5.026ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_15 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_15 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_15
    SLICE_X13Y27.C2      net (fanout=5)        0.962   f2_mems_control/addr_q[15]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X1Y12.ADDRA7  net (fanout=4)        1.680   addr_d[7]
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (1.866ns logic, 5.018ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_14 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.880ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_14 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_14
    SLICE_X13Y27.C1      net (fanout=5)        1.207   f2_mems_control/addr_q[14]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X1Y14.ADDRA7  net (fanout=4)        1.431   addr_d[7]
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      6.880ns (1.866ns logic, 5.014ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.859ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y29.A3      net (fanout=15)       1.065   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y29.A       Tilo                  0.259   f2_mems_control/addr_q[11]
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X1Y12.ADDRA8  net (fanout=4)        1.312   addr_d[8]
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (1.866ns logic, 4.993ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_14 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.894ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.731 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_14 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_14
    SLICE_X13Y27.C1      net (fanout=5)        1.207   f2_mems_control/addr_q[14]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y29.A3      net (fanout=15)       1.065   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y29.A       Tilo                  0.259   f2_mems_control/addr_q[11]
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X0Y16.ADDRA8  net (fanout=4)        1.388   addr_d[8]
    RAMB16_X0Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      6.894ns (1.866ns logic, 5.028ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y29.C4      net (fanout=15)       0.821   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y29.C       Tilo                  0.259   f2_mems_control/addr_q[11]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y14.ADDRA10 net (fanout=4)        1.559   addr_d[10]
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      6.862ns (1.866ns logic, 4.996ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_14 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.851ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_14 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_14
    SLICE_X13Y27.C1      net (fanout=5)        1.207   f2_mems_control/addr_q[14]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.B5      net (fanout=15)       1.009   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.B       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d121
    RAMB16_X1Y12.ADDRA5  net (fanout=4)        1.401   addr_d[5]
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (1.866ns logic, 4.985ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_4 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.893ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_4 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   f2_mems_control/addr_q[7]
                                                       f2_mems_control/addr_q_4
    SLICE_X13Y27.C3      net (fanout=11)       1.040   f2_mems_control/addr_q[4]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X0Y16.ADDRA7  net (fanout=4)        1.611   addr_d[7]
    RAMB16_X0Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      6.893ns (1.866ns logic, 5.027ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_13 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 4)
  Clock Path Skew:      0.014ns (0.731 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_13 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   f2_mems_control/addr_q[15]
                                                       f2_mems_control/addr_q_13
    SLICE_X13Y27.C6      net (fanout=7)        1.248   f2_mems_control/addr_q[13]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.C5      net (fanout=15)       0.975   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.C       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X0Y16.ADDRA6  net (fanout=4)        1.422   addr_d[6]
    RAMB16_X0Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      6.879ns (1.866ns logic, 5.013ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_mems_control/addr_q_5 (FF)
  Destination:          f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.865ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_mems_control/addr_q_5 to f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.430   f2_mems_control/addr_q[7]
                                                       f2_mems_control/addr_q_5
    SLICE_X13Y27.C4      net (fanout=12)       1.012   f2_mems_control/addr_q[5]
    SLICE_X13Y27.C       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>_SW0
    SLICE_X13Y27.D1      net (fanout=1)        0.829   f2_mems_control/mems_rom/N67
    SLICE_X13Y27.D       Tilo                  0.259   f2_mems_control/rom_scan_is_done
                                                       f2_mems_control/mems_rom/done<15>
    SLICE_X15Y27.C4      net (fanout=3)        0.539   f2_mems_control/rom_scan_is_done
    SLICE_X15Y27.C       Tilo                  0.259   f2_mems_control/addr_q[3]
                                                       f2_mems_control/Mmux_addr_d1111
    SLICE_X13Y32.D5      net (fanout=15)       1.008   f2_mems_control/Mmux_addr_d111
    SLICE_X13Y32.D       Tilo                  0.259   f2_mems_control/addr_q[7]
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X0Y16.ADDRA7  net (fanout=4)        1.611   addr_d[7]
    RAMB16_X0Y16.CLKA    Trcck_ADDRA           0.400   f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
                                                       f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      6.865ns (1.866ns logic, 4.999ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT1/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT2/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT3/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram_addrs[11]_X_27_o_wide_mux_32_OUT4/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: f2_tdc_ref_clk/my_clk_q/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q_0/CLK0
  Logical resource: f2_FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X0Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem4/DP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem7/DP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem4/SP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem7/SP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[0]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem47/DP/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[0]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem1/DP/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[0]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem47/SP/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[0]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem1/SP/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem48/DP/CLK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem46/DP/CLK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem48/SP/CLK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem46/SP/CLK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[44]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem41/DP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[44]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem45/DP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[44]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem41/SP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[44]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem45/SP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem36/DP/CLK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem37/DP/CLK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.708|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15689 paths, 0 nets, and 3641 connections

Design statistics:
   Minimum period:   7.708ns{1}   (Maximum frequency: 129.735MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb  7 17:08:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 407 MB



