<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Sai Rajat - Portfolio</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>

  <!-- Background -->
  <div class="background"></div>

  <!-- PCB Trace Dots -->
  <div class="circuit-dots">
    <span class="dot" style="--i:0;"></span>
    <span class="dot" style="--i:1;"></span>
    <span class="dot" style="--i:2;"></span>
    <span class="dot" style="--i:3;"></span>
    <span class="dot" style="--i:4;"></span>
    <span class="dot" style="--i:5;"></span>
    <span class="dot" style="--i:6;"></span>
    <span class="dot" style="--i:7;"></span>
    <span class="dot" style="--i:8;"></span>
    <span class="dot" style="--i:9;"></span>
  </div>

  <!-- Hero Section -->
  <section class="hero">
    <img src="assets/profile.jpeg" alt="Sai Rajat" class="profile-img">

    <!-- Social Icons -->
    <div class="socials">
      <a href="https://github.com/yourusername" target="_blank"><img src="icons/github.svg" alt="GitHub" class="icon"></a>
      <a href="https://linkedin.com/in/yourusername" target="_blank"><img src="icons/linkedin.svg" alt="LinkedIn" class="icon"></a>
      <a href="mailto:sairajatgoparaju@gmail.com"><img src="icons/mail.svg" alt="Mail" class="icon"></a>
    </div>

    <!-- Education Info -->
    <p class="education">
      ğŸ“ Graduated from <strong>BITS Pilani</strong>, B.E. Electrical & Electronics Engineering, CGPA 9.42 (Merit Scholarship Recipient)
    </p>

    <h1 class="glow-text">Hey There, I'm Sai Rajat!</h1>
    <p class="subtitle">
      Design & Verification Engineer at 
      <img src="assets/tenstorrent-logo.png" alt="Tenstorrent" class="company-logo"> Tenstorrent
    </p>
    <p class="subtitle">
      Former Intern at 
      <img src="assets/google-logo.png" alt="Google" class="company-logo"> Google (Silicom Engineering)
    </p>
  </section>

  <!-- About Me -->
  <section>
    <h2 class="section-title">About Me</h2>
    <ul>
      <li>ğŸ¯ Focus Areas: CPU pipelines, cache coherence, AXI4, formal verification</li>
      <li>ğŸ’» Languages: SystemVerilog, Verilog, Python, C++</li>
      <li>ğŸ§© Tools: Verilator, Synopsys VCS, Vivado, OpenROAD, OpenSTA</li>
      <li>ğŸ§¾ Aspiring PhD student in Computer Architecture / VLSI Design</li>
    </ul>
  </section>

  <!-- Projects -->
  <section>
    <h2 class="section-title">ğŸš€ Projects</h2>
    <p class="subtitle">Add your projects here...</p>
  </section>

  <!-- Skills -->
  <section>
    <h2 class="section-title">ğŸ§‘â€ğŸ’» Skills</h2>
    <table>
      <tr><th>Domain</th><th>Tools / Skills</th></tr>
      <tr><td>RTL Design</td><td>SystemVerilog, FSM Design, Parameterized Modules</td></tr>
      <tr><td>Verification</td><td>Testbenches, Debugging RTL, Assertions</td></tr>
      <tr><td>EDA Tools</td><td>Verilator, VCS, Vivado, OpenROAD, ModelSim</td></tr>
      <tr><td>Architecture</td><td>Pipeline Design, Cache Coherence, Branch Prediction</td></tr>
      <tr><td>Scripting</td><td>Python, Bash, TCL</td></tr>
    </table>
  </section>

  <footer>
    â­ "Designing hardware that thinks faster than I do." â€” Sai Rajat
  </footer>

</body>
</html>
