{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689827450380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689827450385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 10:00:50 2023 " "Processing started: Thu Jul 20 10:00:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689827450385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1689827450385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off amc -c AMC " "Command: quartus_pow --read_settings_files=off --write_settings_files=off amc -c AMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1689827450385 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Power Analyzer" 0 -1 1689827450616 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1689827450661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1689827450661 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o8k1 " "Entity dcfifo_o8k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689827451046 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689827451046 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1689827451046 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689827451046 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689827451046 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1689827451046 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1689827451046 ""}
{ "Info" "ISTA_SDC_FOUND" "AMC.out.sdc " "Reading SDC File: 'AMC.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1689827451056 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1689827451056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMC.out.sdc 50 *inst1*\|Clock160MHz clock " "Ignored filter at AMC.out.sdc(50): *inst1*\|Clock160MHz could not be matched with a clock" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMC.out.sdc 51 *inst1*\|Clock99MHz clock " "Ignored filter at AMC.out.sdc(51): *inst1*\|Clock99MHz could not be matched with a clock" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMC.out.sdc 52 *inst1*\|Clock687MHz clock " "Ignored filter at AMC.out.sdc(52): *inst1*\|Clock687MHz could not be matched with a clock" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMC.out.sdc 72 clk_132 clock " "Ignored filter at AMC.out.sdc(72): clk_132 could not be matched with a clock" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/BLS0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/BLS0\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/BLS1\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/BLS1\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/CS2\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/CS2\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/OE\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/OE\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/SCC_RST\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/SCC_RST\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/WE\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/WE\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[1\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[2\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[3\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[4\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[5\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[6\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[7\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK0\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK1\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK1\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK2\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK2\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[0\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[1\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[2\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[3\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[4\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[5\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[6\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[7\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[8\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[9\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[10\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[11\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[12\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[13\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[14\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[15\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AMC.out.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at AMC.out.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{pin_136_out\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{pin_136_out\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AMC.out.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at AMC.out.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{pin_138_out\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{pin_138_out\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups AMC.out.sdc 124 Argument -group with value \[get_clocks \{clk_132\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at AMC.out.sdc(124): Argument -group with value \[get_clocks \{clk_132\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{Clock160MHz\}\] -group \[get_clocks \{clk_132\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{Clock160MHz\}\] -group \[get_clocks \{clk_132\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 124 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMC.out.sdc 131 Clock160MHz port " "Ignored filter at AMC.out.sdc(131): Clock160MHz could not be matched with a port" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path AMC.out.sdc 131 Argument <from> is an empty collection " "Ignored set_false_path at AMC.out.sdc(131): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports Clock160MHz \] -to \[get_ports CLK0\] " "set_false_path -from \[get_ports Clock160MHz \] -to \[get_ports CLK0\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path AMC.out.sdc 134 Argument <to> is an empty collection " "Ignored set_false_path at AMC.out.sdc(134): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports Clock160MHz\] -from \[get_ports CLK0\] " "set_false_path -to \[get_ports Clock160MHz\] -from \[get_ports CLK0\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827451057 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1689827451057 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_Interafce:inst2\|sig_aRxClk " "Node: CPU_Interafce:inst2\|sig_aRxClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|RxDataWrite_n CPU_Interafce:inst2\|sig_aRxClk " "Register CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|RxDataWrite_n is being clocked by CPU_Interafce:inst2\|sig_aRxClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689827451073 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1689827451073 "|amc1feb22|CPU_Interafce:inst2|sig_aRxClk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689827451073 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1689827451073 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 30.303 " "Node: inst1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 30.303" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1689827451093 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 30.303 " "Node: inst1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 30.303" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1689827451093 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1689827451093 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689827451093 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689827451093 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk33mhz_in (Rise) Clk33mhz_in (Rise) setup and hold " "From Clk33mhz_in (Rise) to Clk33mhz_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689827451093 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1689827451093 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1689827451119 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1689827451135 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1689827451166 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1689827451418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1689827451511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1689827452896 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "34.259 millions of transitions / sec " "Average toggle rate for this design is 34.259 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1689827453497 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "649.85 mW " "Total thermal power estimate for the design is 649.85 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1689827453607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 53 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689827453749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 10:00:53 2023 " "Processing ended: Thu Jul 20 10:00:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689827453749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689827453749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689827453749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1689827453749 ""}
