Fitter report for radioberry
Fri Dec 07 16:19:50 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ALTSYNCRAM
 29. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ALTSYNCRAM
 30. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ALTSYNCRAM
 31. |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ALTSYNCRAM
 32. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ALTSYNCRAM
 33. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ALTSYNCRAM
 34. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ALTSYNCRAM
 35. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ALTSYNCRAM
 36. |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ALTSYNCRAM
 37. |radioberry|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ALTSYNCRAM
 38. Fitter DSP Block Usage Summary
 39. DSP Block Details
 40. Routing Usage Summary
 41. LAB Logic Elements
 42. LAB-wide Signals
 43. LAB Signals Sourced
 44. LAB Signals Sourced Out
 45. LAB Distinct Inputs
 46. I/O Rules Summary
 47. I/O Rules Details
 48. I/O Rules Matrix
 49. Fitter Device Options
 50. Operating Settings and Conditions
 51. Estimated Delay Added for Hold Timing Summary
 52. Estimated Delay Added for Hold Timing Details
 53. Fitter Messages
 54. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Dec 07 16:19:50 2018       ;
; Quartus Prime Version              ; 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Revision Name                      ; radioberry                                  ;
; Top-level Entity Name              ; radioberry                                  ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL025YE144C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 20,032 / 24,624 ( 81 % )                    ;
;     Total combinational functions  ; 10,477 / 24,624 ( 43 % )                    ;
;     Dedicated logic registers      ; 17,605 / 24,624 ( 71 % )                    ;
; Total registers                    ; 17624                                       ;
; Total pins                         ; 43 / 77 ( 56 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 520,086 / 608,256 ( 86 % )                  ;
; Embedded Multiplier 9-bit elements ; 40 / 132 ( 30 % )                           ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10CL025YE144C8G                       ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVCMOS                          ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                        ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                   ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------+------------------+-----------------------+
; FirInterp5_1025_EER:fiEER|reg_coef[0]                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[0]                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[0]~_Duplicate_1                                                 ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[0]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[1]                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[1]                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[1]~_Duplicate_1                                                 ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[1]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[2]                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[2]                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[2]~_Duplicate_1                                                 ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[2]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[3]                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[3]                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[3]~_Duplicate_1                                                 ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[3]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[4]                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[4]                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[4]~_Duplicate_1                                                 ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[4]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[5]                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[5]                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[5]~_Duplicate_1                                                 ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[5]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[6]                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[6]                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[6]~_Duplicate_1                                                 ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[6]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[7]                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[7]                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[7]~_Duplicate_1                                                 ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[7]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[8]                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[8]                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[8]~_Duplicate_1                                                 ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[8]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[9]                                       ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[9]                                       ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[9]~_Duplicate_1                                                 ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[9]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[10]                                      ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[10]                                      ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[10]~_Duplicate_1                                                ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[10]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[11]                                      ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[11]                                      ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[11]~_Duplicate_1                                                ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[11]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[12]                                      ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[12]                                      ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[12]~_Duplicate_1                                                ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[12]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[13]                                      ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[13]                                      ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[13]~_Duplicate_1                                                ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[13]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[14]                                      ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[14]                                      ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[14]~_Duplicate_1                                                ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[14]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[15]                                      ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[15]                                      ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[15]~_Duplicate_1                                                ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[15]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[16]                                      ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[16]                                      ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[16]~_Duplicate_1                                                ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[16]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[17]                                      ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[17]                                      ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[17]~_Duplicate_1                                                ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[17]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[0]                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[1]                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[2]                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[3]                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[4]                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[5]                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[6]                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[7]                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[8]                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[9]                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[10]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[11]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[12]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[13]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[14]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[15]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[16]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[17]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[18]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[19]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[20]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[21]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[22]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[23]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[24]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[25]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[26]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[27]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[28]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[29]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[30]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[31]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[32]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[33]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[34]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[35]                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; ad9866:ad9866_inst|dut2_data[15]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_sdio~output                                                                                 ; I                ;                       ;
; ad9866:ad9866_inst|sclk                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866:ad9866_inst|sclk~_Duplicate_1                                                               ; Q                ;                       ;
; ad9866:ad9866_inst|sclk                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_sclk~output                                                                                 ; I                ;                       ;
; ad9866:ad9866_inst|sen_n                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866:ad9866_inst|sen_n~_Duplicate_1                                                              ; Q                ;                       ;
; ad9866:ad9866_inst|sen_n                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_sen_n~output                                                                                ; I                ;                       ;
; ad9866:ad9866_inst|sen_n                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                                                    ;                  ;                       ;
; ad9866_tx[0]~reg0                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_tx[0]~output                                                                                ; I                ;                       ;
; ad9866_tx[1]~reg0                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_tx[1]~output                                                                                ; I                ;                       ;
; ad9866_tx[2]~reg0                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_tx[2]~output                                                                                ; I                ;                       ;
; ad9866_tx[3]~reg0                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_tx[3]~output                                                                                ; I                ;                       ;
; ad9866_tx[4]~reg0                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_tx[4]~output                                                                                ; I                ;                       ;
; ad9866_tx[5]~reg0                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_tx[5]~output                                                                                ; I                ;                       ;
; ad9866_txsync~reg0                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_txsync~output                                                                               ; I                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[0]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[0]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[1]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[1]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[2]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[2]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[3]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[3]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[4]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[4]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[5]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[5]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[6]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[6]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[7]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[7]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[8]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[8]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[9]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[9]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[10]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[10]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[11]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[11]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[12]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[12]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[13]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[13]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[14]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[14]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[15]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[15]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[16]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[16]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[17]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[17]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[0]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[1]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[2]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[3]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[4]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[5]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[6]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[7]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[8]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[9]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[10]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[11]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[12]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[13]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[14]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[15]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[16]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[17]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[18]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[19]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[20]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[21]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[22]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[23]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[24]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[25]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[26]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[27]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[28]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[29]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[30]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[31]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[32]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[33]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[34]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[35]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; reset_handler:reset_handler_inst|reset                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; reset_handler:reset_handler_inst|reset~_Duplicate_1                                                ; Q                ;                       ;
; reset_handler:reset_handler_inst|reset                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_rst_n~output                                                                                ; I                ;                       ;
; rffe_ad9866_rx_d1[0]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_rx[0]~input                                                                                 ; O                ;                       ;
; rffe_ad9866_rx_d1[1]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_rx[1]~input                                                                                 ; O                ;                       ;
; rffe_ad9866_rx_d1[2]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_rx[2]~input                                                                                 ; O                ;                       ;
; rffe_ad9866_rx_d1[3]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_rx[3]~input                                                                                 ; O                ;                       ;
; rffe_ad9866_rx_d1[4]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_rx[4]~input                                                                                 ; O                ;                       ;
; rffe_ad9866_rx_d1[5]                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_rx[5]~input                                                                                 ; O                ;                       ;
; rffe_ad9866_rxsync_d1                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; ad9866_rxsync~input                                                                                ; O                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1                           ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1                           ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1                           ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1                           ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1                           ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1                           ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1                           ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1                           ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1                           ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]                 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1                           ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]                ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]                ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[0]                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[1]                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[2]                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[3]                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[4]                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[5]                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[6]                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[7]                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[8]                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[9]                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[10]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[11]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[12]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[13]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[14]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[15]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[16]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[17]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[18]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[19]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[20]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[21]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[22]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[23]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[24]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[25]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[26]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[27]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[28]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[29]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[30]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[31]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[32]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[33]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[34]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[35]                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ; DATAA            ;                       ;
; tx_en_d1                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; tx_en_d1~_Duplicate_1                                                                              ; Q                ;                       ;
; tx_en_d1                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866_txquietn~output                                                                             ; I                ;                       ;
+-----------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                       ;
+-----------------------------+----------------+--------------+------------+---------------+----------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+-----------------------------+----------------+--------------+------------+---------------+----------------+
; Fast Output Enable Register ; radioberry     ;              ; *          ; ON            ; QSF Assignment ;
+-----------------------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 29537 ) ; 0.00 % ( 0 / 29537 )       ; 0.00 % ( 0 / 29537 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 29537 ) ; 0.00 % ( 0 / 29537 )       ; 0.00 % ( 0 / 29537 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 29531 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 6 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/output_files/radioberry.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 20,032 / 24,624 ( 81 % )    ;
;     -- Combinational with no register       ; 2427                        ;
;     -- Register only                        ; 9555                        ;
;     -- Combinational with a register        ; 8050                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 862                         ;
;     -- 3 input functions                    ; 6741                        ;
;     -- <=2 input functions                  ; 2874                        ;
;     -- Register only                        ; 9555                        ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 3024                        ;
;     -- arithmetic mode                      ; 7453                        ;
;                                             ;                             ;
; Total registers*                            ; 17,624 / 24,934 ( 71 % )    ;
;     -- Dedicated logic registers            ; 17,605 / 24,624 ( 71 % )    ;
;     -- I/O registers                        ; 19 / 310 ( 6 % )            ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 1,499 / 1,539 ( 97 % )      ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 43 / 77 ( 56 % )            ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )              ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )               ;
;                                             ;                             ;
; M9Ks                                        ; 66 / 66 ( 100 % )           ;
; Total block memory bits                     ; 520,086 / 608,256 ( 86 % )  ;
; Total block memory implementation bits      ; 608,256 / 608,256 ( 100 % ) ;
; Embedded Multiplier 9-bit elements          ; 40 / 132 ( 30 % )           ;
; PLLs                                        ; 1 / 4 ( 25 % )              ;
; Global signals                              ; 11                          ;
;     -- Global clocks                        ; 11 / 20 ( 55 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 17.9% / 18.6% / 17.0%       ;
; Peak interconnect usage (total/H/V)         ; 27.4% / 30.9% / 28.9%       ;
; Maximum fan-out                             ; 15988                       ;
; Highest non-global fan-out                  ; 1462                        ;
; Total fan-out                               ; 82260                       ;
; Average fan-out                             ; 2.38                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 20032 / 24624 ( 81 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 2427                   ; 0                              ;
;     -- Register only                        ; 9555                   ; 0                              ;
;     -- Combinational with a register        ; 8050                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 862                    ; 0                              ;
;     -- 3 input functions                    ; 6741                   ; 0                              ;
;     -- <=2 input functions                  ; 2874                   ; 0                              ;
;     -- Register only                        ; 9555                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 3024                   ; 0                              ;
;     -- arithmetic mode                      ; 7453                   ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 17624                  ; 0                              ;
;     -- Dedicated logic registers            ; 17605 / 24624 ( 71 % ) ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                        ; 38                     ; 0                              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 1499 / 1539 ( 97 % )   ; 0 / 1539 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 43                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 40 / 132 ( 30 % )      ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 520086                 ; 0                              ;
; Total RAM block bits                        ; 608256                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 66 / 66 ( 100 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 8 / 24 ( 33 % )        ; 3 / 24 ( 12 % )                ;
; Double Data Rate I/O output circuitry       ; 12 / 220 ( 5 % )       ; 0 / 220 ( 0 % )                ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 17055                  ; 1                              ;
;     -- Registered Input Connections         ; 17035                  ; 0                              ;
;     -- Output Connections                   ; 1                      ; 17055                          ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 84028                  ; 17061                          ;
;     -- Registered Connections               ; 52082                  ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 0                      ; 17056                          ;
;     -- hard_block:auto_generated_inst       ; 17056                  ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 19                     ; 1                              ;
;     -- Output Ports                         ; 24                     ; 3                              ;
;     -- Bidir Ports                          ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ad9866_clk    ; 69    ; 4        ; 47           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_rx[0]  ; 80    ; 5        ; 53           ; 9            ; 7            ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_rx[1]  ; 83    ; 5        ; 53           ; 11           ; 0            ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_rx[2]  ; 85    ; 5        ; 53           ; 13           ; 7            ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_rx[3]  ; 86    ; 5        ; 53           ; 14           ; 7            ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_rx[4]  ; 87    ; 5        ; 53           ; 14           ; 0            ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_rx[5]  ; 98    ; 6        ; 53           ; 20           ; 21           ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_rxclk  ; 71    ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_rxsync ; 77    ; 5        ; 53           ; 6            ; 14           ; 0                     ; 12                 ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_sdo    ; 67    ; 4        ; 43           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; clk_10mhz     ; 55    ; 4        ; 27           ; 0            ; 0            ; 80                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; clk_76m8      ; 53    ; 3        ; 27           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; pi_clk        ; 54    ; 4        ; 27           ; 0            ; 7            ; 21                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; pi_clk2       ; 113   ; 7        ; 45           ; 34           ; 0            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ptt_in        ; 42    ; 3        ; 3            ; 0            ; 0            ; 168                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; spi_ce[0]     ; 51    ; 3        ; 20           ; 0            ; 0            ; 106                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; spi_ce[1]     ; 50    ; 3        ; 20           ; 0            ; 7            ; 258                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; spi_mosi      ; 60    ; 4        ; 36           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; spi_sck       ; 58    ; 4        ; 34           ; 0            ; 21           ; 346                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; EER_PWM_out     ; 115   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_mode     ; 111   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_rst_n    ; 114   ; 7        ; 45           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sclk     ; 66    ; 4        ; 43           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sdio     ; 68    ; 4        ; 45           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sen_n    ; 65    ; 4        ; 38           ; 0            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_tx[0]    ; 99    ; 6        ; 53           ; 20           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_tx[1]    ; 100   ; 6        ; 53           ; 21           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_tx[2]    ; 101   ; 6        ; 53           ; 21           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_tx[3]    ; 103   ; 6        ; 53           ; 22           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_tx[4]    ; 105   ; 6        ; 53           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_tx[5]    ; 106   ; 6        ; 53           ; 30           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_txquietn ; 72    ; 4        ; 49           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_txsync   ; 76    ; 5        ; 53           ; 6            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[0]         ; 32    ; 2        ; 0            ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[1]         ; 49    ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[2]         ; 13    ; 1        ; 0            ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[3]         ; 46    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[4]         ; 33    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[5]         ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[6]         ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[7]         ; 39    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rx_samples      ; 31    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_miso        ; 59    ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; 9        ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; 12       ; DCLK                  ; As input tri-stated    ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; 13       ; DATA0                 ; Use as regular IO      ; data[2]          ; Dual Purpose Pin          ;
; 14       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R9n, DEV_OE    ; Use as regular IO      ; ad9866_rx[3]     ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R9p, DEV_CLRn  ; Use as regular IO      ; ad9866_rx[4]     ; Dual Purpose Pin          ;
; 92       ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R5n, INIT_DONE ; Use as regular IO      ; ad9866_rx[5]     ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R5p, CRC_ERROR ; Use as regular IO      ; ad9866_tx[0]     ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R4n, nCEO      ; Use as programming pin ; ad9866_tx[2]     ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R4p, CLKUSR    ; Use as regular IO      ; ad9866_tx[3]     ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 2 / 9 ( 22 % )    ; 3.3V          ; --           ;
; 2        ; 3 / 6 ( 50 % )    ; 3.3V          ; --           ;
; 3        ; 9 / 10 ( 90 % )   ; 3.3V          ; --           ;
; 4        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 7 / 9 ( 78 % )    ; 3.3V          ; --           ;
; 6        ; 7 / 9 ( 78 % )    ; 3.3V          ; --           ;
; 7        ; 4 / 11 ( 36 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 11 ( 0 % )    ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 17         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT  ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 13       ; 18         ; 1        ; data[2]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 20         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 21         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 22         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 25         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ; 26         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 27         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 28         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 40         ; 2        ; rx_samples                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 45         ; 2        ; data[0]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 46         ; 2        ; data[4]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 39       ; 54         ; 3        ; data[7]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 59         ; 3        ; ptt_in                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 60         ; 3        ; data[6]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 61         ; 3        ; data[5]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 67         ; 3        ; data[3]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 79         ; 3        ; data[1]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 81         ; 3        ; spi_ce[1]                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 82         ; 3        ; spi_ce[0]                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 86         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 53       ; 87         ; 3        ; clk_76m8                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 88         ; 4        ; pi_clk                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 89         ; 4        ; clk_10mhz                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 96         ; 4        ; spi_sck                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 98         ; 4        ; spi_miso                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 99         ; 4        ; spi_mosi                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 106        ; 4        ; ad9866_sen_n                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 111        ; 4        ; ad9866_sclk                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 112        ; 4        ; ad9866_sdo                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 116        ; 4        ; ad9866_sdio                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 117        ; 4        ; ad9866_clk                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 71       ; 119        ; 4        ; ad9866_rxclk                    ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 120        ; 4        ; ad9866_txquietn                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 74       ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 75       ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 76       ; 126        ; 5        ; ad9866_txsync                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 127        ; 5        ; ad9866_rxsync                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 134        ; 5        ; ad9866_rx[0]                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 138        ; 5        ; ad9866_rx[1]                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 85       ; 141        ; 5        ; ad9866_rx[2]                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 142        ; 5        ; ad9866_rx[3]                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 143        ; 5        ; ad9866_rx[4]                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 149        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 150        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 151        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 159        ; 6        ; ad9866_rx[5]                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 160        ; 6        ; ad9866_tx[0]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 161        ; 6        ; ad9866_tx[1]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 162        ; 6        ; ad9866_tx[2]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 163        ; 6        ; ad9866_tx[3]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 105      ; 167        ; 6        ; ad9866_tx[4]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 173        ; 6        ; ad9866_tx[5]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ; 180        ; 7        ; ad9866_mode                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 182        ; 7        ; pi_clk2                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 183        ; 7        ; ad9866_rst_n                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 184        ; 7        ; EER_PWM_out                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 209        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 127      ; 210        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 128      ; 211        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 129      ; 212        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                           ;
+-------------------------------+---------------------------------------------------------------------------------------+
; Name                          ; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------------+
; SDC pin name                  ; ad9866pll_inst|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                                ;
; Compensate clock              ; clock0                                                                                ;
; Compensated input/output pins ; --                                                                                    ;
; Switchover type               ; --                                                                                    ;
; Input frequency 0             ; 76.8 MHz                                                                              ;
; Input frequency 1             ; --                                                                                    ;
; Nominal PFD frequency         ; 76.8 MHz                                                                              ;
; Nominal VCO frequency         ; 1228.9 MHz                                                                            ;
; VCO post scale K counter      ; --                                                                                    ;
; VCO frequency control         ; Auto                                                                                  ;
; VCO phase shift step          ; 101 ps                                                                                ;
; VCO multiply                  ; --                                                                                    ;
; VCO divide                    ; --                                                                                    ;
; Freq min lock                 ; 37.52 MHz                                                                             ;
; Freq max lock                 ; 81.27 MHz                                                                             ;
; M VCO Tap                     ; 0                                                                                     ;
; M Initial                     ; 1                                                                                     ;
; M value                       ; 16                                                                                    ;
; N value                       ; 1                                                                                     ;
; Charge pump current           ; setting 1                                                                             ;
; Loop filter resistance        ; setting 27                                                                            ;
; Loop filter capacitance       ; setting 0                                                                             ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                  ;
; Bandwidth type                ; Medium                                                                                ;
; Real time reconfigurable      ; Off                                                                                   ;
; Scan chain MIF file           ; --                                                                                    ;
; Preserve PLL counter order    ; Off                                                                                   ;
; PLL location                  ; PLL_4                                                                                 ;
; Inclk0 signal                 ; clk_76m8                                                                              ;
; Inclk1 signal                 ; --                                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                                         ;
; Inclk1 signal type            ; --                                                                                    ;
+-------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------+
; Name                                                                                              ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                               ;
+---------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------+
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 76.8 MHz         ; 0 (0 ps)    ; 2.81 (101 ps)    ; 50/50      ; C0      ; 16            ; 8/8 Even   ; --            ; 1       ; 0       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 153.6 MHz        ; 0 (0 ps)    ; 5.63 (101 ps)    ; 50/50      ; C1      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 16   ; 5   ; 245.76 MHz       ; 0 (0 ps)    ; 9.00 (101 ps)    ; 50/50      ; C2      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+-----------------+------------------------+
; Pin Name        ; Reason                 ;
+-----------------+------------------------+
; ad9866_tx[0]    ; Missing drive strength ;
; ad9866_tx[1]    ; Missing drive strength ;
; ad9866_tx[2]    ; Missing drive strength ;
; ad9866_tx[3]    ; Missing drive strength ;
; ad9866_tx[4]    ; Missing drive strength ;
; ad9866_tx[5]    ; Missing drive strength ;
; ad9866_txsync   ; Missing drive strength ;
; ad9866_txquietn ; Missing drive strength ;
; ad9866_sclk     ; Missing drive strength ;
; ad9866_sdio     ; Missing drive strength ;
; ad9866_sen_n    ; Missing drive strength ;
; ad9866_rst_n    ; Missing drive strength ;
; ad9866_mode     ; Missing drive strength ;
; spi_miso        ; Missing drive strength ;
; rx_samples      ; Missing drive strength ;
; data[0]         ; Missing drive strength ;
; data[1]         ; Missing drive strength ;
; data[2]         ; Missing drive strength ;
; data[3]         ; Missing drive strength ;
; data[4]         ; Missing drive strength ;
; data[5]         ; Missing drive strength ;
; data[6]         ; Missing drive strength ;
; data[7]         ; Missing drive strength ;
; EER_PWM_out     ; Missing drive strength ;
+-----------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |radioberry                                                 ; 20032 (471) ; 17605 (322)               ; 19 (19)       ; 520086      ; 66   ; 40           ; 0       ; 20        ; 43   ; 0            ; 2427 (109)   ; 9555 (142)        ; 8050 (221)       ; |radioberry                                                                                                                                                                               ; radioberry          ; work         ;
;    |FirInterp5_1025_EER:fiEER|                              ; 202 (182)   ; 171 (169)                 ; 0 (0)         ; 25830       ; 4    ; 4            ; 0       ; 2         ; 0    ; 0            ; 31 (13)      ; 47 (45)           ; 124 (124)        ; |radioberry|FirInterp5_1025_EER:fiEER                                                                                                                                                     ; FirInterp5_1025_EER ; work         ;
;       |firram36I_205:ramEER|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7380        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|firram36I_205:ramEER                                                                                                                                ; firram36I_205       ; work         ;
;          |altsyncram:altsyncram_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7380        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component                                                                                                ; altsyncram          ; work         ;
;             |altsyncram_din1:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7380        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated                                                                 ; altsyncram_din1     ; work         ;
;       |firrom1_1025:rom|                                    ; 20 (0)      ; 2 (0)                     ; 0 (0)         ; 18450       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 2 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|firrom1_1025:rom                                                                                                                                    ; firrom1_1025        ; work         ;
;          |altsyncram:altsyncram_component|                  ; 20 (0)      ; 2 (0)                     ; 0 (0)         ; 18450       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 2 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component                                                                                                    ; altsyncram          ; work         ;
;             |altsyncram_a2c1:auto_generated|                ; 20 (0)      ; 2 (0)                     ; 0 (0)         ; 18450       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 2 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated                                                                     ; altsyncram_a2c1     ; work         ;
;                |altsyncram:ram_block1a0|                    ; 20 (0)      ; 2 (0)                     ; 0 (0)         ; 18450       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 2 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0                                             ; altsyncram          ; work         ;
;                   |altsyncram_vg93:auto_generated|          ; 20 (2)      ; 2 (2)                     ; 0 (0)         ; 18450       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 2 (2)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated              ; altsyncram_vg93     ; work         ;
;                      |mux_dob:mux2|                         ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|mux_dob:mux2 ; mux_dob             ; work         ;
;       |lpm_mult:Mult0|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|lpm_mult:Mult0                                                                                                                                      ; lpm_mult            ; work         ;
;          |mult_56t:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                              ; mult_56t            ; work         ;
;       |lpm_mult:Mult1|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|lpm_mult:Mult1                                                                                                                                      ; lpm_mult            ; work         ;
;          |mult_56t:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                              ; mult_56t            ; work         ;
;    |ad9866:ad9866_inst|                                     ; 85 (85)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 2 (2)             ; 26 (26)          ; |radioberry|ad9866:ad9866_inst                                                                                                                                                            ; ad9866              ; work         ;
;    |ad9866pll:ad9866pll_inst|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|ad9866pll:ad9866pll_inst                                                                                                                                                      ; ad9866pll           ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|ad9866pll:ad9866pll_inst|altpll:altpll_component                                                                                                                              ; altpll              ; work         ;
;          |ad9866pll_altpll:auto_generated|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated                                                                                              ; ad9866pll_altpll    ; work         ;
;    |commandFIFO:commandFIFO_inst|                           ; 46 (0)      ; 43 (0)                    ; 0 (0)         ; 176         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 27 (0)            ; 16 (0)           ; |radioberry|commandFIFO:commandFIFO_inst                                                                                                                                                  ; commandFIFO         ; work         ;
;       |dcfifo:dcfifo_component|                             ; 46 (0)      ; 43 (0)                    ; 0 (0)         ; 176         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 27 (0)            ; 16 (0)           ; |radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component                                                                                                                          ; dcfifo              ; work         ;
;          |dcfifo_umj1:auto_generated|                       ; 46 (12)     ; 43 (11)                   ; 0 (0)         ; 176         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 27 (5)            ; 16 (4)           ; |radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated                                                                                               ; dcfifo_umj1         ; work         ;
;             |a_graycounter_cjc:wrptr_g1p|                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p                                                                   ; a_graycounter_cjc   ; work         ;
;             |a_graycounter_g57:rdptr_g1p|                   ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p                                                                   ; a_graycounter_g57   ; work         ;
;             |alt_synch_pipe_0ol:rs_dgwp|                    ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (0)            ; 2 (0)            ; |radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                    ; alt_synch_pipe_0ol  ; work         ;
;                |dffpipe_hd9:dffpipe8|                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 2 (2)            ; |radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8                                               ; dffpipe_hd9         ; work         ;
;             |altsyncram_dv61:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 176         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram                                                                      ; altsyncram_dv61     ; work         ;
;             |mux_c28:rdemp_eq_comp_lsb_mux|                 ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux                                                                 ; mux_c28             ; work         ;
;             |mux_c28:rdemp_eq_comp_msb_mux|                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |radioberry|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|mux_c28:rdemp_eq_comp_msb_mux                                                                 ; mux_c28             ; work         ;
;    |counter:counter_inst|                                   ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |radioberry|counter:counter_inst                                                                                                                                                          ; counter             ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                   ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |radioberry|counter:counter_inst|lpm_counter:LPM_COUNTER_component                                                                                                                        ; lpm_counter         ; work         ;
;          |cntr_69j:auto_generated|                          ; 16 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 11 (11)          ; |radioberry|counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated                                                                                                ; cntr_69j            ; work         ;
;             |cmpr_1ic:cmpr1|                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |radioberry|counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|cmpr_1ic:cmpr1                                                                                 ; cmpr_1ic            ; work         ;
;    |ddr_mux:ddr_mux_inst1|                                  ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |radioberry|ddr_mux:ddr_mux_inst1                                                                                                                                                         ; ddr_mux             ; work         ;
;    |ddr_mux:ddr_mux_inst2|                                  ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |radioberry|ddr_mux:ddr_mux_inst2                                                                                                                                                         ; ddr_mux             ; work         ;
;    |receiver:receiver_rx2_inst|                             ; 3829 (0)    ; 3107 (0)                  ; 0 (0)         ; 55296       ; 7    ; 16           ; 0       ; 8         ; 0    ; 0            ; 699 (0)      ; 797 (0)           ; 2333 (0)         ; |radioberry|receiver:receiver_rx2_inst                                                                                                                                                    ; receiver            ; work         ;
;       |cic:cic_inst_I2|                                     ; 257 (40)    ; 234 (17)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 68 (1)            ; 166 (16)         ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2                                                                                                                                    ; cic                 ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 26 (26)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                               ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                               ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                               ; cic_comb            ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                   ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                   ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                   ; cic_integrator      ; work         ;
;       |cic:cic_inst_Q2|                                     ; 233 (16)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 53 (0)            ; 164 (0)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2                                                                                                                                    ; cic                 ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 33 (33)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                               ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 32 (32)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                               ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                               ; cic_comb            ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                   ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                   ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 25 (25)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                   ; cic_integrator      ; work         ;
;       |cordic:cordic_inst|                                  ; 1253 (1253) ; 795 (795)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 435 (435)    ; 69 (69)           ; 749 (749)        ; |radioberry|receiver:receiver_rx2_inst|cordic:cordic_inst                                                                                                                                 ; cordic              ; work         ;
;       |firX8R8:fir2|                                        ; 686 (162)   ; 544 (60)                  ; 0 (0)         ; 55296       ; 7    ; 16           ; 0       ; 8         ; 0    ; 0            ; 142 (102)    ; 200 (0)           ; 344 (63)         ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2                                                                                                                                       ; firX8R8             ; work         ;
;          |fir256:AE|                                        ; 131 (131)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 50 (50)           ; 71 (71)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE                                                                                                                             ; fir256              ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram                                                                                                                ; firram36            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component                                                                                ; altsyncram          ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated                                                 ; altsyncram_pin1     ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom                                                                                                                 ; firromH             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component                                                                                 ; altsyncram          ; work         ;
;                   |altsyncram_dd91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated                                                  ; altsyncram_dd91     ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0                                                                                                              ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated                                                                                      ; mult_56t            ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1                                                                                                              ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated                                                                                      ; mult_56t            ; work         ;
;          |fir256:BF|                                        ; 132 (132)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 11 (11)      ; 50 (50)           ; 71 (71)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF                                                                                                                             ; fir256              ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram                                                                                                                ; firram36            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component                                                                                ; altsyncram          ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated                                                 ; altsyncram_pin1     ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom                                                                                                                 ; firromH             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component                                                                                 ; altsyncram          ; work         ;
;                   |altsyncram_fd91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated                                                  ; altsyncram_fd91     ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0                                                                                                              ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated                                                                                      ; mult_56t            ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1                                                                                                              ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated                                                                                      ; mult_56t            ; work         ;
;          |fir256:CG|                                        ; 130 (130)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 50 (50)           ; 71 (71)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG                                                                                                                             ; fir256              ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram                                                                                                                ; firram36            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component                                                                                ; altsyncram          ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated                                                 ; altsyncram_pin1     ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom                                                                                                                 ; firromH             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component                                                                                 ; altsyncram          ; work         ;
;                   |altsyncram_hd91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated                                                  ; altsyncram_hd91     ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0                                                                                                              ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated                                                                                      ; mult_56t            ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1                                                                                                              ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated                                                                                      ; mult_56t            ; work         ;
;          |fir256:DH|                                        ; 131 (131)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 50 (50)           ; 71 (71)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH                                                                                                                             ; fir256              ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram                                                                                                                ; firram36            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component                                                                                ; altsyncram          ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated                                                 ; altsyncram_pin1     ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firromH:rom                                                                                                                 ; firromH             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component                                                                                 ; altsyncram          ; work         ;
;                   |altsyncram_jd91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated                                                  ; altsyncram_jd91     ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0                                                                                                              ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated                                                                                      ; mult_56t            ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1                                                                                                              ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated                                                                                      ; mult_56t            ; work         ;
;       |varcic:varcic_inst_I1|                               ; 715 (82)    ; 667 (33)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 203 (0)           ; 464 (34)         ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1                                                                                                                              ; varcic              ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                         ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                         ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                         ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                         ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 44 (44)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                         ; cic_comb            ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                             ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                             ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                             ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                             ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                             ; cic_integrator      ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 685 (51)    ; 650 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 204 (0)           ; 446 (16)         ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1                                                                                                                              ; varcic              ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                         ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                         ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                         ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                         ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                         ; cic_comb            ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                             ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                             ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                             ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                             ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                             ; cic_integrator      ; work         ;
;    |receiver:receiver_rx_inst|                              ; 3809 (0)    ; 3090 (0)                  ; 0 (0)         ; 55296       ; 7    ; 16           ; 0       ; 8         ; 0    ; 0            ; 677 (0)      ; 814 (0)           ; 2318 (0)         ; |radioberry|receiver:receiver_rx_inst                                                                                                                                                     ; receiver            ; work         ;
;       |cic:cic_inst_I2|                                     ; 233 (16)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 67 (0)            ; 150 (0)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2                                                                                                                                     ; cic                 ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                ; cic_comb            ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                    ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                    ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                    ; cic_integrator      ; work         ;
;       |cic:cic_inst_Q2|                                     ; 233 (16)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 67 (0)            ; 164 (14)         ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2                                                                                                                                     ; cic                 ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                ; cic_comb            ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                    ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                    ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |radioberry|receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                    ; cic_integrator      ; work         ;
;       |cordic:cordic_inst|                                  ; 1260 (1260) ; 795 (795)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 442 (442)    ; 76 (76)           ; 742 (742)        ; |radioberry|receiver:receiver_rx_inst|cordic:cordic_inst                                                                                                                                  ; cordic              ; work         ;
;       |firX8R8:fir2|                                        ; 688 (161)   ; 544 (60)                  ; 0 (0)         ; 55296       ; 7    ; 16           ; 0       ; 8         ; 0    ; 0            ; 139 (97)     ; 202 (0)           ; 347 (68)         ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2                                                                                                                                        ; firX8R8             ; work         ;
;          |fir256:AE|                                        ; 131 (131)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 50 (50)           ; 72 (72)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE                                                                                                                              ; fir256              ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram                                                                                                                 ; firram36            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component                                                                                 ; altsyncram          ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated                                                  ; altsyncram_pin1     ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom                                                                                                                  ; firromH             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component                                                                                  ; altsyncram          ; work         ;
;                   |altsyncram_dd91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated                                                   ; altsyncram_dd91     ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0                                                                                                               ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated                                                                                       ; mult_56t            ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1                                                                                                               ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated                                                                                       ; mult_56t            ; work         ;
;          |fir256:BF|                                        ; 130 (130)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 50 (50)           ; 71 (71)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF                                                                                                                              ; fir256              ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram                                                                                                                 ; firram36            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component                                                                                 ; altsyncram          ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated                                                  ; altsyncram_pin1     ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom                                                                                                                  ; firromH             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component                                                                                  ; altsyncram          ; work         ;
;                   |altsyncram_fd91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated                                                   ; altsyncram_fd91     ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0                                                                                                               ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated                                                                                       ; mult_56t            ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1                                                                                                               ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated                                                                                       ; mult_56t            ; work         ;
;          |fir256:CG|                                        ; 136 (136)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 15 (15)      ; 52 (52)           ; 69 (69)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG                                                                                                                              ; fir256              ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram                                                                                                                 ; firram36            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component                                                                                 ; altsyncram          ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated                                                  ; altsyncram_pin1     ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom                                                                                                                  ; firromH             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component                                                                                  ; altsyncram          ; work         ;
;                   |altsyncram_hd91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated                                                   ; altsyncram_hd91     ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0                                                                                                               ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated                                                                                       ; mult_56t            ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1                                                                                                               ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated                                                                                       ; mult_56t            ; work         ;
;          |fir256:DH|                                        ; 130 (130)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 50 (50)           ; 71 (71)          ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH                                                                                                                              ; fir256              ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram                                                                                                                 ; firram36            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component                                                                                 ; altsyncram          ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated                                                  ; altsyncram_pin1     ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom                                                                                                                  ; firromH             ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component                                                                                  ; altsyncram          ; work         ;
;                   |altsyncram_jd91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated                                                   ; altsyncram_jd91     ; work         ;
;             |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0                                                                                                               ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated                                                                                       ; mult_56t            ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1                                                                                                               ; lpm_mult            ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated                                                                                       ; mult_56t            ; work         ;
;       |varcic:varcic_inst_I1|                               ; 711 (82)    ; 667 (33)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 199 (0)           ; 468 (38)         ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1                                                                                                                               ; varcic              ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 87 (87)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                          ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (42)           ; 44 (44)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                          ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                          ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 48 (48)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                          ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                          ; cic_comb            ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                              ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                              ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                              ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                              ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                              ; cic_integrator      ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 684 (50)    ; 650 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 203 (0)           ; 447 (17)         ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1                                                                                                                               ; varcic              ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                          ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                          ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                          ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (42)           ; 44 (44)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                          ; cic_comb            ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                          ; cic_comb            ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                              ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                              ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                              ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                              ; cic_integrator      ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |radioberry|receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                              ; cic_integrator      ; work         ;
;    |reset_handler:reset_handler_inst|                       ; 33 (33)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 24 (24)          ; |radioberry|reset_handler:reset_handler_inst                                                                                                                                              ; reset_handler       ; work         ;
;    |rxFIFO:rx1_FIFO_inst|                                   ; 185 (0)     ; 171 (0)                   ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 110 (0)           ; 61 (0)           ; |radioberry|rxFIFO:rx1_FIFO_inst                                                                                                                                                          ; rxFIFO              ; work         ;
;       |dcfifo:dcfifo_component|                             ; 185 (0)     ; 171 (0)                   ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 110 (0)           ; 61 (0)           ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component                                                                                                                                  ; dcfifo              ; work         ;
;          |dcfifo_nkk1:auto_generated|                       ; 185 (40)    ; 171 (33)                  ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 110 (28)          ; 61 (12)          ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated                                                                                                       ; dcfifo_nkk1         ; work         ;
;             |a_gray2bin_0ib:wrptr_g_gray2bin|               ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_gray2bin_0ib:wrptr_g_gray2bin                                                                       ; a_gray2bin_0ib      ; work         ;
;             |a_gray2bin_0ib:ws_dgrp_gray2bin|               ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_gray2bin_0ib:ws_dgrp_gray2bin                                                                       ; a_gray2bin_0ib      ; work         ;
;             |a_graycounter_rkc:wrptr_g1p|                   ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p                                                                           ; a_graycounter_rkc   ; work         ;
;             |a_graycounter_v67:rdptr_g1p|                   ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (17)          ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p                                                                           ; a_graycounter_v67   ; work         ;
;             |alt_synch_pipe_kpl:ws_dgrp|                    ; 88 (0)      ; 88 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 80 (0)            ; 8 (0)            ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_kpl:ws_dgrp                                                                            ; alt_synch_pipe_kpl  ; work         ;
;                |dffpipe_5f9:dffpipe20|                      ; 88 (88)     ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 80 (80)           ; 8 (8)            ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe20                                                      ; dffpipe_5f9         ; work         ;
;             |altsyncram_b271:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram                                                                              ; altsyncram_b271     ; work         ;
;             |dffpipe_pe9:ws_brp|                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_brp                                                                                    ; dffpipe_pe9         ; work         ;
;             |dffpipe_pe9:ws_bwp|                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 8 (8)            ; |radioberry|rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp                                                                                    ; dffpipe_pe9         ; work         ;
;    |rxFIFO:rx2_FIFO_inst|                                   ; 53 (0)      ; 41 (0)                    ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 8 (0)             ; 34 (0)           ; |radioberry|rxFIFO:rx2_FIFO_inst                                                                                                                                                          ; rxFIFO              ; work         ;
;       |dcfifo:dcfifo_component|                             ; 53 (0)      ; 41 (0)                    ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 8 (0)             ; 34 (0)           ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component                                                                                                                                  ; dcfifo              ; work         ;
;          |dcfifo_nkk1:auto_generated|                       ; 53 (11)     ; 41 (11)                   ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 8 (7)             ; 34 (2)           ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated                                                                                                       ; dcfifo_nkk1         ; work         ;
;             |a_graycounter_rkc:wrptr_g1p|                   ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 17 (17)          ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p                                                                           ; a_graycounter_rkc   ; work         ;
;             |a_graycounter_v67:rdptr_g1p|                   ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p                                                                           ; a_graycounter_v67   ; work         ;
;             |altsyncram_b271:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram                                                                              ; altsyncram_b271     ; work         ;
;    |spi_slave:spi_slave_rx2_inst|                           ; 229 (229)   ; 199 (199)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 150 (150)         ; 49 (49)          ; |radioberry|spi_slave:spi_slave_rx2_inst                                                                                                                                                  ; spi_slave           ; work         ;
;    |spi_slave:spi_slave_rx_inst|                            ; 156 (156)   ; 147 (147)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 92 (92)           ; 55 (55)          ; |radioberry|spi_slave:spi_slave_rx_inst                                                                                                                                                   ; spi_slave           ; work         ;
;    |sqroot:sqroot_inst|                                     ; 1140 (0)    ; 1130 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 892 (0)           ; 247 (0)          ; |radioberry|sqroot:sqroot_inst                                                                                                                                                            ; sqroot              ; work         ;
;       |altsqrt:ALTSQRT_component|                           ; 1140 (1)    ; 1130 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 892 (0)           ; 247 (65)         ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component                                                                                                                                  ; altsqrt             ; work         ;
;          |dffpipe:a_delay|                                  ; 110 (110)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 50 (50)           ; 60 (60)          ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                                                  ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[0]|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[10]|                               ; 22 (22)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 14 (14)          ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]                                                                                                               ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[11]|                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]                                                                                                               ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[12]|                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]                                                                                                               ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[13]|                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]                                                                                                               ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[14]|                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]                                                                                                               ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[15]|                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]                                                                                                               ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[1]|                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[2]|                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[3]|                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[4]|                                ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[5]|                                ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[6]|                                ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[7]|                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[8]|                                ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:b_dffe[9]|                                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:q_final_dff|                              ; 840 (840)   ; 840 (840)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 786 (786)         ; 54 (54)          ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff                                                                                                              ; dffpipe             ; work         ;
;          |dffpipe:r_dffe[0]|                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:r_dffe[1]|                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:r_dffe[2]|                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:r_dffe[3]|                                ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:r_dffe[4]|                                ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:r_dffe[5]|                                ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:r_dffe[6]|                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:r_dffe[7]|                                ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:r_dffe[8]|                                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]                                                                                                                ; dffpipe             ; work         ;
;          |dffpipe:r_dffe[9]|                                ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]                                                                                                                ; dffpipe             ; work         ;
;          |lpm_add_sub:subtractors[0]|                       ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]                                                                                                       ; lpm_add_sub         ; work         ;
;             |add_sub_1pc:auto_generated|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_1pc:auto_generated                                                                            ; add_sub_1pc         ; work         ;
;          |lpm_add_sub:subtractors[1]|                       ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                       ; lpm_add_sub         ; work         ;
;             |add_sub_3pc:auto_generated|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_3pc:auto_generated                                                                            ; add_sub_3pc         ; work         ;
;          |lpm_add_sub:subtractors[2]|                       ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                       ; lpm_add_sub         ; work         ;
;             |add_sub_4pc:auto_generated|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_4pc:auto_generated                                                                            ; add_sub_4pc         ; work         ;
;          |lpm_add_sub:subtractors[3]|                       ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                       ; lpm_add_sub         ; work         ;
;             |add_sub_5pc:auto_generated|                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_5pc:auto_generated                                                                            ; add_sub_5pc         ; work         ;
;          |lpm_add_sub:subtractors[4]|                       ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                       ; lpm_add_sub         ; work         ;
;             |add_sub_6pc:auto_generated|                    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_6pc:auto_generated                                                                            ; add_sub_6pc         ; work         ;
;          |lpm_add_sub:subtractors[5]|                       ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                       ; lpm_add_sub         ; work         ;
;             |add_sub_7pc:auto_generated|                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_7pc:auto_generated                                                                            ; add_sub_7pc         ; work         ;
;          |lpm_add_sub:subtractors[6]|                       ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (0)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                       ; lpm_add_sub         ; work         ;
;             |add_sub_8pc:auto_generated|                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_8pc:auto_generated                                                                            ; add_sub_8pc         ; work         ;
;          |lpm_add_sub:subtractors[7]|                       ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                       ; lpm_add_sub         ; work         ;
;             |add_sub_gqc:auto_generated|                    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_gqc:auto_generated                                                                            ; add_sub_gqc         ; work         ;
;          |lpm_add_sub:subtractors[8]|                       ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                       ; lpm_add_sub         ; work         ;
;             |add_sub_hqc:auto_generated|                    ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_hqc:auto_generated                                                                            ; add_sub_hqc         ; work         ;
;          |lpm_add_sub:subtractors[9]|                       ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                       ; lpm_add_sub         ; work         ;
;             |add_sub_iqc:auto_generated|                    ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |radioberry|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_iqc:auto_generated                                                                            ; add_sub_iqc         ; work         ;
;    |square:square_I|                                        ; 3201 (0)    ; 3201 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2920 (0)          ; 281 (0)          ; |radioberry|square:square_I                                                                                                                                                               ; square              ; work         ;
;       |altsquare:altsquare_component|                       ; 3201 (0)    ; 3201 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2920 (0)          ; 281 (0)          ; |radioberry|square:square_I|altsquare:altsquare_component                                                                                                                                 ; altsquare           ; work         ;
;          |altsquare_bre:auto_generated|                     ; 3201 (3201) ; 3201 (3201)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2920 (2920)       ; 281 (281)        ; |radioberry|square:square_I|altsquare:altsquare_component|altsquare_bre:auto_generated                                                                                                    ; altsquare_bre       ; work         ;
;    |square:square_Q|                                        ; 3204 (0)    ; 3204 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2925 (0)          ; 279 (0)          ; |radioberry|square:square_Q                                                                                                                                                               ; square              ; work         ;
;       |altsquare:altsquare_component|                       ; 3204 (0)    ; 3204 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2925 (0)          ; 279 (0)          ; |radioberry|square:square_Q|altsquare:altsquare_component                                                                                                                                 ; altsquare           ; work         ;
;          |altsquare_bre:auto_generated|                     ; 3204 (3204) ; 3204 (3204)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2925 (2925)       ; 279 (279)        ; |radioberry|square:square_Q|altsquare:altsquare_component|altsquare_bre:auto_generated                                                                                                    ; altsquare_bre       ; work         ;
;    |transmitter:transmitter_inst|                           ; 3007 (45)   ; 2245 (44)                 ; 0 (0)         ; 23040       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 734 (0)      ; 361 (32)          ; 1912 (13)        ; |radioberry|transmitter:transmitter_inst                                                                                                                                                  ; transmitter         ; work         ;
;       |CicInterpM5:in2|                                     ; 1016 (1016) ; 978 (978)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 249 (249)         ; 731 (731)        ; |radioberry|transmitter:transmitter_inst|CicInterpM5:in2                                                                                                                                  ; CicInterpM5         ; work         ;
;       |FirInterp8_1024:fi|                                  ; 183 (183)   ; 173 (173)                 ; 0 (0)         ; 23040       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 52 (52)           ; 121 (121)        ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi                                                                                                                               ; FirInterp8_1024     ; work         ;
;          |firram36I_1024:ram|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram                                                                                                            ; firram36I_1024      ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component                                                                            ; altsyncram          ; work         ;
;                |altsyncram_jin1:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated                                             ; altsyncram_jin1     ; work         ;
;          |firromI_1024:rom|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom                                                                                                              ; firromI_1024        ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component                                                                              ; altsyncram          ; work         ;
;                |altsyncram_1j91:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated                                               ; altsyncram_1j91     ; work         ;
;          |lpm_mult:Mult0|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0                                                                                                                ; lpm_mult            ; work         ;
;             |mult_56t:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated                                                                                        ; mult_56t            ; work         ;
;          |lpm_mult:Mult1|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1                                                                                                                ; lpm_mult            ; work         ;
;             |mult_56t:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated                                                                                        ; mult_56t            ; work         ;
;       |cpl_cordic:cordic_inst|                              ; 1763 (1763) ; 1050 (1050)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 688 (688)    ; 28 (28)           ; 1047 (1047)      ; |radioberry|transmitter:transmitter_inst|cpl_cordic:cordic_inst                                                                                                                           ; cpl_cordic          ; work         ;
;    |txFIFO:txFIFO_EER_inst|                                 ; 235 (0)     ; 216 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 127 (0)           ; 90 (0)           ; |radioberry|txFIFO:txFIFO_EER_inst                                                                                                                                                        ; txFIFO              ; work         ;
;       |dcfifo:dcfifo_component|                             ; 235 (0)     ; 216 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 127 (0)           ; 90 (0)           ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component                                                                                                                                ; dcfifo              ; work         ;
;          |dcfifo_tln1:auto_generated|                       ; 235 (55)    ; 216 (54)                  ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (1)       ; 127 (22)          ; 90 (15)          ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated                                                                                                     ; dcfifo_tln1         ; work         ;
;             |a_gray2bin_2ib:rdptr_g_gray2bin|               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_gray2bin_2ib:rdptr_g_gray2bin                                                                     ; a_gray2bin_2ib      ; work         ;
;             |a_gray2bin_2ib:rs_dgwp_gray2bin|               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_gray2bin_2ib:rs_dgwp_gray2bin                                                                     ; a_gray2bin_2ib      ; work         ;
;             |a_graycounter_177:rdptr_g1p|                   ; 26 (26)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 18 (18)          ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p                                                                         ; a_graycounter_177   ; work         ;
;             |a_graycounter_tkc:wrptr_g1p|                   ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 19 (19)          ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p                                                                         ; a_graycounter_tkc   ; work         ;
;             |alt_synch_pipe_ipl:rs_dgwp|                    ; 104 (0)     ; 104 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 102 (0)           ; 2 (0)            ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_ipl:rs_dgwp                                                                          ; alt_synch_pipe_ipl  ; work         ;
;                |dffpipe_3f9:dffpipe13|                      ; 104 (104)   ; 104 (104)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 102 (102)         ; 2 (2)            ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_3f9:dffpipe13                                                    ; dffpipe_3f9         ; work         ;
;             |altsyncram_1271:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram                                                                            ; altsyncram_1271     ; work         ;
;             |cmpr_566:rdempty_eq_comp1_msb|                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|cmpr_566:rdempty_eq_comp1_msb                                                                       ; cmpr_566            ; work         ;
;             |dffpipe_re9:rs_brp|                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp                                                                                  ; dffpipe_re9         ; work         ;
;             |dffpipe_re9:rs_bwp|                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp                                                                                  ; dffpipe_re9         ; work         ;
;             |mux_c28:rdemp_eq_comp_lsb_mux|                 ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux                                                                       ; mux_c28             ; work         ;
;             |mux_c28:rdemp_eq_comp_msb_mux|                 ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |radioberry|txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|mux_c28:rdemp_eq_comp_msb_mux                                                                       ; mux_c28             ; work         ;
;    |txFIFO:txFIFO_inst|                                     ; 233 (0)     ; 216 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 138 (0)           ; 78 (0)           ; |radioberry|txFIFO:txFIFO_inst                                                                                                                                                            ; txFIFO              ; work         ;
;       |dcfifo:dcfifo_component|                             ; 233 (0)     ; 216 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 138 (0)           ; 78 (0)           ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component                                                                                                                                    ; dcfifo              ; work         ;
;          |dcfifo_tln1:auto_generated|                       ; 233 (42)    ; 216 (54)                  ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 138 (32)          ; 78 (4)           ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated                                                                                                         ; dcfifo_tln1         ; work         ;
;             |a_gray2bin_2ib:rdptr_g_gray2bin|               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_gray2bin_2ib:rdptr_g_gray2bin                                                                         ; a_gray2bin_2ib      ; work         ;
;             |a_gray2bin_2ib:rs_dgwp_gray2bin|               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_gray2bin_2ib:rs_dgwp_gray2bin                                                                         ; a_gray2bin_2ib      ; work         ;
;             |a_graycounter_177:rdptr_g1p|                   ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 19 (19)          ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p                                                                             ; a_graycounter_177   ; work         ;
;             |a_graycounter_tkc:wrptr_g1p|                   ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 18 (18)          ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p                                                                             ; a_graycounter_tkc   ; work         ;
;             |alt_synch_pipe_ipl:rs_dgwp|                    ; 104 (0)     ; 104 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 100 (0)           ; 4 (0)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_ipl:rs_dgwp                                                                              ; alt_synch_pipe_ipl  ; work         ;
;                |dffpipe_3f9:dffpipe13|                      ; 104 (104)   ; 104 (104)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 100 (100)         ; 4 (4)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_3f9:dffpipe13                                                        ; dffpipe_3f9         ; work         ;
;             |altsyncram_1271:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram                                                                                ; altsyncram_1271     ; work         ;
;             |dffpipe_re9:rs_brp|                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp                                                                                      ; dffpipe_re9         ; work         ;
;             |dffpipe_re9:rs_bwp|                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 8 (8)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp                                                                                      ; dffpipe_re9         ; work         ;
;             |mux_c28:rdemp_eq_comp_lsb_mux|                 ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux                                                                           ; mux_c28             ; work         ;
;             |mux_c28:rdemp_eq_comp_msb_mux|                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|mux_c28:rdemp_eq_comp_msb_mux                                                                           ; mux_c28             ; work         ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+-----------------+----------+---------------+---------------+-----------------------+------------+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO        ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+------------+------+
; ad9866_clk      ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; ad9866_tx[0]    ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --   ;
; ad9866_tx[1]    ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --   ;
; ad9866_tx[2]    ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --   ;
; ad9866_tx[3]    ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --   ;
; ad9866_tx[4]    ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --   ;
; ad9866_tx[5]    ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --   ;
; ad9866_rxclk    ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; ad9866_txsync   ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --   ;
; ad9866_txquietn ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; ad9866_sclk     ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; ad9866_sdio     ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; ad9866_sen_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; ad9866_rst_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; ad9866_mode     ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; spi_miso        ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; rx_samples      ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; data[0]         ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; data[1]         ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; data[2]         ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; data[3]         ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; data[4]         ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; data[5]         ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; data[6]         ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; data[7]         ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; EER_PWM_out     ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; pi_clk2         ; Input    ; (0) 0 ps      ; (6) 1314 ps   ; --                    ; --         ; --   ;
; pi_clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --   ;
; ptt_in          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --   ;
; clk_10mhz       ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --   ;
; spi_ce[1]       ; Input    ; (3) 745 ps    ; (0) 0 ps      ; --                    ; --         ; --   ;
; spi_ce[0]       ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --         ; --   ;
; clk_76m8        ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; spi_sck         ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --         ; --   ;
; spi_mosi        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --   ;
; ad9866_sdo      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --   ;
; ad9866_rxsync   ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; ad9866_rx[5]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; ad9866_rx[4]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; ad9866_rx[3]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; ad9866_rx[2]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; ad9866_rx[1]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; ad9866_rx[0]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ad9866_clk                                                                                                                    ;                   ;         ;
; ad9866_rxclk                                                                                                                  ;                   ;         ;
; pi_clk2                                                                                                                       ;                   ;         ;
;      - ddr_mux:ddr_mux_inst2|data_n[0]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_p[0]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_n[1]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_p[1]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_n[2]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_p[2]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_n[3]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_p[3]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_n[4]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_p[4]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_n[5]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_p[5]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_n[6]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_p[6]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_n[7]                                                                                        ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|data_p[7]                                                                                        ; 0                 ; 0       ;
;      - select                                                                                                                 ; 0                 ; 0       ;
;      - data~0                                                                                                                 ; 1                 ; 6       ;
;      - ddr_mux:ddr_mux_inst2|mux_sel[0]                                                                                       ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|mux_sel[1]                                                                                       ; 0                 ; 0       ;
;      - ddr_mux:ddr_mux_inst2|rd_req                                                                                           ; 0                 ; 0       ;
; pi_clk                                                                                                                        ;                   ;         ;
; ptt_in                                                                                                                        ;                   ;         ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30      ; 1                 ; 6       ;
;      - EER_PWM_out~0                                                                                                          ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[0]~0                                                                                ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[6]~1                                                                                ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[1]~2                                                                                ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[7]~3                                                                                ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[2]~4                                                                                ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[8]~5                                                                                ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[3]~6                                                                                ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[9]~7                                                                                ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[4]~8                                                                                ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[10]~9                                                                               ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[5]~10                                                                               ; 1                 ; 6       ;
;      - transmitter:transmitter_inst|gated[11]~11                                                                              ; 1                 ; 6       ;
;      - ad9866_tx_rqst~0                                                                                                       ; 1                 ; 6       ;
;      - selected_input[11]~0                                                                                                   ; 1                 ; 6       ;
;      - selected_input[10]~1                                                                                                   ; 1                 ; 6       ;
;      - selected_input[9]~2                                                                                                    ; 1                 ; 6       ;
;      - selected_input[8]~3                                                                                                    ; 1                 ; 6       ;
;      - selected_input[7]~4                                                                                                    ; 1                 ; 6       ;
;      - selected_input[6]~5                                                                                                    ; 1                 ; 6       ;
;      - selected_input[5]~6                                                                                                    ; 1                 ; 6       ;
;      - selected_input[4]~7                                                                                                    ; 1                 ; 6       ;
;      - selected_input[3]~8                                                                                                    ; 1                 ; 6       ;
;      - selected_input[2]~9                                                                                                    ; 1                 ; 6       ;
;      - selected_input[1]~10                                                                                                   ; 1                 ; 6       ;
;      - selected_input[0]~11                                                                                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                      ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                      ; 1                 ; 6       ;
;      - selected_phase_word[15]~0                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[14]~1                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[13]~2                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[12]~3                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[11]~4                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[10]~5                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[9]~6                                                                                               ; 1                 ; 6       ;
;      - selected_phase_word[8]~7                                                                                               ; 1                 ; 6       ;
;      - selected_phase_word[7]~8                                                                                               ; 1                 ; 6       ;
;      - selected_phase_word[6]~9                                                                                               ; 1                 ; 6       ;
;      - selected_phase_word[5]~10                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[4]~11                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[3]~12                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[2]~13                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[1]~14                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[0]~15                                                                                              ; 1                 ; 6       ;
;      - selected_phase_word[31]~16                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[30]~17                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[29]~18                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[28]~19                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[27]~20                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[26]~21                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[25]~22                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[24]~23                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[23]~24                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[22]~25                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[21]~26                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[20]~27                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[19]~28                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[18]~29                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[17]~30                                                                                             ; 1                 ; 6       ;
;      - selected_phase_word[16]~31                                                                                             ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9              ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1~0         ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|_~1                  ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|_~2                  ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]     ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]     ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]     ; 1                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]     ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|_~0              ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|_~6              ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1~0     ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2] ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; 1                 ; 6       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; 1                 ; 6       ;
;      - tx_en_d1                                                                                                               ; 1                 ; 6       ;
;      - tx_en_d1~_Duplicate_1feeder                                                                                            ; 1                 ; 6       ;
; clk_10mhz                                                                                                                     ;                   ;         ;
; spi_ce[1]                                                                                                                     ;                   ;         ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30      ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[26]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[25]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[24]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[23]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[22]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[21]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[20]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[19]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[18]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[17]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[16]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[10]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[9]                                                                                   ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[8]                                                                                   ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[7]                                                                                   ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[6]                                                                                   ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[5]                                                                                   ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[4]                                                                                   ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[3]                                                                                   ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[2]                                                                                   ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[1]                                                                                   ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[0]                                                                                   ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[63]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|sdout~1                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|sdout~2                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[62]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|nb[6]                                                                                     ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|nb[5]                                                                                     ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|nb[4]                                                                                     ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|nb[3]                                                                                     ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|nb[2]                                                                                     ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|nb[1]                                                                                     ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|nb[0]                                                                                     ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[61]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[60]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[59]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[58]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[57]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[56]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[55]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[54]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[53]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[52]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[51]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[50]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[49]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[48]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[47]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[46]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[45]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[44]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[43]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[42]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[41]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[40]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[39]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[38]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[37]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[36]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[35]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[34]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[33]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[32]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[31]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[30]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[29]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[28]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|treg[27]                                                                                  ; 0                 ; 3       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                      ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|done                                                                                      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[15]~0                                                                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[0]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[1]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[2]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[3]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[4]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[5]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[6]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[7]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[8]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[9]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[10]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[11]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[12]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[13]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[14]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[15]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[16]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[17]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[18]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[19]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[20]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[21]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[22]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[23]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[24]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[25]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[26]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[27]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[28]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[29]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[30]                                                                                  ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]     ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]     ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]     ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]     ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                          ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[9]                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[8]                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[7]                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[6]                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[4]                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[3]                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[2]                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[1]                           ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[0]                           ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[15]                                                                                  ; 0                 ; 3       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[14]                                                                                  ; 0                 ; 3       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[13]                                                                                  ; 0                 ; 3       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[6]                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[4]                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[2]                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[3]                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[0]                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[1]                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[10]                              ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[9]                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[8]                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[7]                               ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9          ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[12]                                                                                  ; 0                 ; 3       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2] ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; 1                 ; 0       ;
;      - txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[11]                                                                                  ; 0                 ; 3       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[31]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[32]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[33]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[34]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[35]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[36]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[37]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[38]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[39]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[40]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[41]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[42]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[43]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[44]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[45]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[46]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[47]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[48]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[49]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[50]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[51]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[52]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[53]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[54]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[55]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[56]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[57]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[58]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[59]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[60]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[61]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[62]                                                                                  ; 1                 ; 0       ;
; spi_ce[0]                                                                                                                     ;                   ;         ;
;      - spi_slave:spi_slave_rx_inst|treg[47]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|sdout~1                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|sdout~2                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[46]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|nb[6]                                                                                      ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[5]                                                                                      ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[4]                                                                                      ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[3]                                                                                      ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[2]                                                                                      ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[1]                                                                                      ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[0]                                                                                      ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[45]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|done                                                                                       ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[44]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[24]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[44]~0                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[45]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[43]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[44]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[46]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[23]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[22]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[21]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[20]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[19]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[18]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[17]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[16]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[15]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[8]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[7]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[6]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[5]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[4]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[3]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[2]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[1]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[0]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[43]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[42]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[14]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[42]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[41]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[13]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[41]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[39]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[40]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[12]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[40]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[38]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[11]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[39]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[37]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[10]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[38]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[36]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[9]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[37]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[35]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[36]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[34]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[35]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[33]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[34]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[32]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[33]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[31]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[32]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[30]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[31]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[29]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[30]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[28]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[29]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[27]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[28]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[26]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[27]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[25]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[26]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[25]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[24]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[23]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[22]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[21]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[20]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[19]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[18]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[17]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[16]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[15]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[14]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[13]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[12]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[11]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[10]                                                                                   ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[9]                                                                                    ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[8]                                                                                    ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[7]                                                                                    ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[6]                                                                                    ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[5]                                                                                    ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[4]                                                                                    ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[3]                                                                                    ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[2]                                                                                    ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[1]                                                                                    ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|treg[0]                                                                                    ; 0                 ; 6       ;
; clk_76m8                                                                                                                      ;                   ;         ;
; spi_sck                                                                                                                       ;                   ;         ;
;      - spi_slave:spi_slave_rx_inst|treg[47]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[0]                                                                                     ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[1]                                                                                     ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[2]                                                                                     ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[3]                                                                                     ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[4]                                                                                     ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[5]                                                                                     ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[6]                                                                                     ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[62]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[63]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[26]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[25]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[24]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[23]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[22]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[21]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[20]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[19]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[18]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[17]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[16]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[10]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[9]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[8]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[7]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[6]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[5]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[4]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[3]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[2]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[1]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[0]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[46]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[6]                                                                                      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[5]                                                                                      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[4]                                                                                      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[3]                                                                                      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[2]                                                                                      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[1]                                                                                      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[0]                                                                                      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[61]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[45]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|done                                                                                       ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[60]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[44]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[24]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[45]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[43]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[44]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[46]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[23]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[22]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[21]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[20]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[19]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[18]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[17]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[16]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[15]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[8]                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[7]                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[6]                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[5]                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[4]                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[3]                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[2]                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[1]                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[0]                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[59]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[43]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[42]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[14]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[58]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[42]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[41]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[13]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[57]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[41]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[39]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[40]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[12]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[56]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[40]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[38]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[11]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[55]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[39]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[37]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[10]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[54]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[38]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[36]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[9]                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[53]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[37]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[35]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[52]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[36]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[34]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[51]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[35]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[33]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[50]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[34]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[32]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[49]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[33]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[31]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[48]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[32]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[30]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[47]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[31]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[29]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[46]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[30]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[28]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[45]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[29]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[27]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[44]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[28]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[26]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[43]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[27]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[25]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[42]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[26]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[41]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[25]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[40]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[24]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[39]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[23]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[38]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[22]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[37]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[21]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[36]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[20]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[35]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[19]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[34]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[18]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[33]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[17]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[32]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[16]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[31]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[15]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[30]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[14]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[29]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[13]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[28]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[12]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[27]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[11]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[10]                                                                                   ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[9]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[8]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[7]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[6]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[5]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[4]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[0]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|done                                                                                      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[1]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[2]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[3]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[4]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[5]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[6]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[7]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[8]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[9]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[10]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[11]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[12]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[13]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[14]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[15]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[16]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[17]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[18]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[19]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[20]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[21]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[22]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[23]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[24]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[25]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[26]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[27]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[28]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[29]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[30]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[31]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[3]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[0]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[1]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[2]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[3]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[4]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[5]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[6]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[7]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[8]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[9]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[10]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[11]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[12]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[13]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[14]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[15]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[16]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[17]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[18]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[19]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[20]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[21]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[22]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[23]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[24]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[25]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[26]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[27]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[28]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[29]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[30]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[2]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[1]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[0]                                                                                    ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[15]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[14]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[13]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[12]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[11]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[32]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[33]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[34]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[35]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[36]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[37]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[38]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[39]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[40]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[42]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[43]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[44]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[45]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[46]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[47]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[48]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[49]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[50]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[51]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[52]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[53]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[54]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[55]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[56]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[57]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[58]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[59]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[60]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[61]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[62]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[63]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[31]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[32]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[33]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[34]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[35]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[36]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[37]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[38]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[39]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[40]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[41]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[42]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[43]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[44]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[45]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[46]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[47]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[48]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[49]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[50]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[51]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[52]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[53]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[54]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[55]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[56]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[57]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[58]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[59]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[60]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[61]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[62]                                                                                  ; 0                 ; 0       ;
; spi_mosi                                                                                                                      ;                   ;         ;
;      - spi_slave:spi_slave_rx2_inst|rreg[0]~feeder                                                                            ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[0]~feeder                                                                           ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[0]~feeder                                                                             ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rdata[0]~feeder                                                                            ; 0                 ; 6       ;
; ad9866_sdo                                                                                                                    ;                   ;         ;
;      - ad9866:ad9866_inst|dut2_data~16                                                                                        ; 0                 ; 6       ;
; ad9866_rxsync                                                                                                                 ;                   ;         ;
; ad9866_rx[5]                                                                                                                  ;                   ;         ;
; ad9866_rx[4]                                                                                                                  ;                   ;         ;
; ad9866_rx[3]                                                                                                                  ;                   ;         ;
; ad9866_rx[2]                                                                                                                  ;                   ;         ;
; ad9866_rx[1]                                                                                                                  ;                   ;         ;
; ad9866_rx[0]                                                                                                                  ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                              ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; FirInterp5_1025_EER:fiEER|Rmult[32]~0                                                             ; LCCOMB_X32_Y10_N20 ; 95      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|WideOr10~0                                                              ; LCCOMB_X32_Y10_N30 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|caddr[10]                                                               ; FF_X32_Y14_N31     ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|raddr[1]~11                                                             ; LCCOMB_X32_Y10_N28 ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|rstate.rDone                                                            ; FF_X34_Y10_N31     ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|rstate.rEnd1                                                            ; FF_X32_Y10_N13     ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|rstate.rRun                                                             ; FF_X32_Y10_N11     ; 99      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|rstate.rWait                                                            ; FF_X32_Y10_N1      ; 23      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|we                                                                      ; FF_X32_Y10_N7      ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; PWM_min[9]~1                                                                                      ; LCCOMB_X19_Y10_N28 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|always0~1                                                                      ; LCCOMB_X27_Y5_N22  ; 6       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|datain[1]~2                                                                    ; LCCOMB_X26_Y5_N30  ; 13      ; Latch enable                                        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; ad9866:ad9866_inst|dut2_data~1                                                                    ; LCCOMB_X37_Y5_N26  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|dut2_state.1                                                                   ; FF_X37_Y5_N1       ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|sclk~0                                                                         ; LCCOMB_X37_Y5_N30  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|sen_n~_Duplicate_1                                                             ; FF_X26_Y5_N21      ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866_txsync~0                                                                                   ; LCCOMB_X9_Y15_N18  ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4              ; 15986   ; Clock                                               ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4              ; 1047    ; Clock                                               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_4              ; 12      ; Clock                                               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; clk_10mhz                                                                                         ; PIN_55             ; 7       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; clk_10mhz                                                                                         ; PIN_55             ; 74      ; Clock                                               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; clk_76m8                                                                                          ; PIN_53             ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                            ; LCCOMB_X28_Y3_N8   ; 74      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|int_rdempty       ; LCCOMB_X21_Y9_N16  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|cout_actual        ; LCCOMB_X24_Y10_N0  ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr_mux:ddr_mux_inst1|data_n[1]~8                                                                 ; LCCOMB_X23_Y30_N26 ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr_mux:ddr_mux_inst1|mux_sel[1]                                                                  ; FF_X23_Y30_N25     ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr_mux:ddr_mux_inst1|rd_req                                                                      ; FF_X24_Y30_N21     ; 32      ; Clock                                               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; ddr_mux:ddr_mux_inst2|data_p[2]~8                                                                 ; LCCOMB_X29_Y30_N0  ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr_mux:ddr_mux_inst2|mux_sel[1]                                                                  ; FF_X29_Y30_N23     ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr_mux:ddr_mux_inst2|rd_req                                                                      ; FF_X26_Y33_N1      ; 21      ; Clock                                               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; pi_clk                                                                                            ; PIN_54             ; 20      ; Async. clear, Clock                                 ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; pi_clk2                                                                                           ; PIN_113            ; 21      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ptt_in                                                                                            ; PIN_42             ; 136     ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cic:cic_inst_I2|out_strobe                                             ; FF_X28_Y13_N5      ; 1462    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Equal0~10                                           ; LCCOMB_X14_Y9_N26  ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][16]                                            ; FF_X12_Y17_N29     ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][6]                                            ; FF_X21_Y31_N17     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[11][5]                                            ; FF_X21_Y31_N31     ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][15]                                            ; FF_X11_Y17_N27     ; 46      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][14]                                            ; FF_X10_Y21_N31     ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][13]                                            ; FF_X8_Y22_N25      ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][11]                                            ; FF_X10_Y25_N25     ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[6][10]                                            ; FF_X11_Y29_N25     ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30]                                           ; FF_X12_Y9_N29      ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Equal0~1                                                  ; LCCOMB_X35_Y24_N30 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Equal9~0                                                  ; LCCOMB_X35_Y27_N0  ; 24      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]~24                                               ; LCCOMB_X38_Y24_N0  ; 48      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|Iaccum[11]~25                                   ; LCCOMB_X39_Y24_N18 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|always0~0                                       ; LCCOMB_X37_Y23_N14 ; 52      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|counter[2]~23                                   ; LCCOMB_X38_Y24_N12 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~0                                  ; LCCOMB_X38_Y24_N2  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we                                              ; FF_X38_Y24_N7      ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|Iaccum[7]~25                                    ; LCCOMB_X39_Y23_N0  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|counter[6]~23                                   ; LCCOMB_X38_Y23_N10 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~0                                  ; LCCOMB_X38_Y23_N0  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we                                              ; FF_X38_Y23_N9      ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|Rmult[16]~1                                     ; LCCOMB_X38_Y22_N30 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|counter[2]~23                                   ; LCCOMB_X38_Y22_N2  ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~0                                  ; LCCOMB_X38_Y22_N4  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we                                              ; FF_X38_Y22_N23     ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Iaccum[22]~25                                   ; LCCOMB_X38_Y21_N20 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|caddr[0]~7                                      ; LCCOMB_X38_Y21_N30 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~0                                  ; LCCOMB_X38_Y21_N24 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we                                              ; FF_X38_Y21_N29     ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[4]~1                                               ; LCCOMB_X37_Y23_N16 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|Equal0~7                                         ; LCCOMB_X4_Y13_N2   ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_strobe                                       ; FF_X4_Y13_N1       ; 842     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Equal0~10                                            ; LCCOMB_X16_Y11_N30 ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][16]                                             ; FF_X5_Y22_N1       ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][6]                                             ; FF_X12_Y31_N13     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][5]                                             ; FF_X8_Y32_N25      ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][15]                                             ; FF_X4_Y22_N31      ; 46      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[2][14]                                             ; FF_X4_Y25_N29      ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][13]                                             ; FF_X4_Y28_N31      ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[5][11]                                             ; FF_X3_Y31_N31      ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][10]                                             ; FF_X5_Y31_N19      ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|cordic:cordic_inst|phase[30]                                            ; FF_X15_Y10_N29     ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|Equal0~1                                                   ; LCCOMB_X20_Y25_N26 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|Equal9~0                                                   ; LCCOMB_X20_Y25_N12 ; 25      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|Racc[7]~58                                                 ; LCCOMB_X20_Y25_N22 ; 48      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Raccum[19]~61                                    ; LCCOMB_X18_Y22_N20 ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|always0~0                                        ; LCCOMB_X20_Y25_N30 ; 52      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|counter[6]~23                                    ; LCCOMB_X18_Y22_N22 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~0                                   ; LCCOMB_X18_Y22_N30 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we                                               ; FF_X18_Y22_N27     ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Imult[29]~1                                      ; LCCOMB_X20_Y26_N0  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[1]~7                                       ; LCCOMB_X20_Y26_N8  ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~0                                   ; LCCOMB_X20_Y26_N12 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we                                               ; FF_X20_Y26_N15     ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[27]~1                                      ; LCCOMB_X18_Y21_N2  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[3]~7                                       ; LCCOMB_X18_Y21_N0  ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~0                                   ; LCCOMB_X18_Y21_N4  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we                                               ; FF_X18_Y21_N31     ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[18]~61                                    ; LCCOMB_X20_Y27_N0  ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[1]~7                                       ; LCCOMB_X20_Y27_N18 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~0                                   ; LCCOMB_X20_Y27_N24 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we                                               ; FF_X20_Y27_N23     ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|firX8R8:fir2|wstate[4]~1                                                ; LCCOMB_X20_Y25_N20 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|varcic:varcic_inst_I1|Equal0~7                                          ; LCCOMB_X28_Y22_N28 ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_strobe                                        ; FF_X28_Y23_N31     ; 842     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; reset_handler:reset_handler_inst|LessThan0~7                                                      ; LCCOMB_X25_Y32_N28 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; reset_handler:reset_handler_inst|reset~_Duplicate_1                                               ; FF_X24_Y33_N13     ; 39      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; reset_handler:reset_handler_inst|reset~_Duplicate_1                                               ; FF_X24_Y33_N13     ; 1110    ; Async. clear, Async. load                           ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; rffe_ad9866_rxsync_d1                                                                             ; FF_X53_Y6_N17      ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; rx1_speed[0]~0                                                                                    ; LCCOMB_X19_Y6_N28  ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; rx2_speed[0]~1                                                                                    ; LCCOMB_X19_Y6_N12  ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; rx_gain[5]~1                                                                                      ; LCCOMB_X19_Y6_N30  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spi_ce[0]                                                                                         ; PIN_51             ; 106     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spi_ce[1]                                                                                         ; PIN_50             ; 258     ; Clock, Clock enable                                 ; no     ; --                   ; --               ; --                        ;
; spi_sck                                                                                           ; PIN_58             ; 346     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_rx2_inst|Equal1~1                                                             ; LCCOMB_X19_Y4_N24  ; 64      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_rx2_inst|done                                                                 ; FF_X19_Y12_N27     ; 64      ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; spi_slave:spi_slave_rx2_inst|rdata[15]~0                                                          ; LCCOMB_X20_Y4_N10  ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_rx_inst|done                                                                  ; FF_X23_Y12_N23     ; 12      ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; spi_slave:spi_slave_rx_inst|rdata[44]~0                                                           ; LCCOMB_X23_Y8_N6   ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_rx_inst|sdout~2                                                               ; LCCOMB_X34_Y2_N6   ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|CicInterpM5:in2|Equal0~2                                             ; LCCOMB_X41_Y17_N28 ; 469     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|Iaccum[13]~65                                     ; LCCOMB_X38_Y16_N10 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|Selector1~0                                       ; LCCOMB_X38_Y16_N24 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|WideOr10~0                                        ; LCCOMB_X38_Y16_N30 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[0]~10                                       ; LCCOMB_X37_Y16_N10 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rDone                                      ; FF_X38_Y16_N23     ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd1                                      ; FF_X37_Y16_N23     ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                       ; FF_X38_Y16_N15     ; 100     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                      ; FF_X38_Y16_N27     ; 18      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                ; FF_X37_Y16_N29     ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|always0~0                                                            ; LCCOMB_X27_Y13_N22 ; 74      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Equal0~10                                     ; LCCOMB_X17_Y8_N18  ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][18]                                      ; FF_X18_Y4_N7       ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][6]                                      ; FF_X6_Y7_N15       ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][5]                                      ; FF_X7_Y7_N29       ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][18]                                      ; FF_X18_Y3_N19      ; 59      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][17]                                      ; FF_X17_Y3_N17      ; 58      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][16]                                      ; FF_X15_Y4_N31      ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][13]                                      ; FF_X10_Y4_N29      ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][12]                                      ; FF_X9_Y3_N19       ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][11]                                      ; FF_X9_Y5_N19       ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][10]                                      ; FF_X8_Y5_N25       ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[30]                                     ; FF_X18_Y7_N29      ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; tx_gain[5]~1                                                                                      ; LCCOMB_X19_Y6_N26  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; tx_phase_word[31]~1                                                                               ; LCCOMB_X19_Y6_N16  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                              ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ad9866:ad9866_inst|datain[1]~2                                                                    ; LCCOMB_X26_Y5_N30 ; 13      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4             ; 15986   ; 161                                  ; Global Clock         ; GCLK18           ; --                        ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4             ; 1047    ; 287                                  ; Global Clock         ; GCLK19           ; --                        ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_4             ; 12      ; 1                                    ; Global Clock         ; GCLK17           ; --                        ;
; clk_10mhz                                                                                         ; PIN_55            ; 74      ; 2                                    ; Global Clock         ; GCLK15           ; --                        ;
; ddr_mux:ddr_mux_inst1|rd_req                                                                      ; FF_X24_Y30_N21    ; 32      ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; ddr_mux:ddr_mux_inst2|rd_req                                                                      ; FF_X26_Y33_N1     ; 21      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; pi_clk                                                                                            ; PIN_54            ; 20      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; reset_handler:reset_handler_inst|reset~_Duplicate_1                                               ; FF_X24_Y33_N13    ; 1110    ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; spi_slave:spi_slave_rx2_inst|done                                                                 ; FF_X19_Y12_N27    ; 64      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; spi_slave:spi_slave_rx_inst|done                                                                  ; FF_X23_Y12_N23    ; 12      ; 8                                    ; Global Clock         ; GCLK0            ; --                        ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                       ;
+-------------------------------------------------------------+---------+
; Name                                                        ; Fan-Out ;
+-------------------------------------------------------------+---------+
; receiver:receiver_rx2_inst|cic:cic_inst_I2|out_strobe       ; 1462    ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_strobe ; 842     ;
; receiver:receiver_rx_inst|varcic:varcic_inst_I1|out_strobe  ; 842     ;
+-------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                       ; Location                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 205          ; 36           ; 205          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 7380   ; 205                         ; 36                          ; 205                         ; 36                          ; 7380                ; 1    ; None                                      ; M9K_X33_Y9_N0                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 1025         ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 18450  ; 1025                        ; 18                          ; --                          ; --                          ; 18450               ; 3    ; ./rtl/radio_openhpsdr/coefI5_1025_EER.mif ; M9K_X22_Y20_N0, M9K_X33_Y17_N0, M9K_X33_Y18_N0                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 48           ; 4            ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 192    ; 4                           ; 44                          ; 4                           ; 44                          ; 176                 ; 2    ; None                                      ; M9K_X22_Y9_N0, M9K_X22_Y10_N0                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                      ; M9K_X33_Y25_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ALTSYNCRAM                                     ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4AE.mif                              ; M9K_X22_Y26_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                      ; M9K_X33_Y24_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ALTSYNCRAM                                     ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4BF.mif                              ; M9K_X33_Y23_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                      ; M9K_X33_Y22_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ALTSYNCRAM                                     ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4CG.mif                              ; M9K_X33_Y20_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                      ; M9K_X33_Y21_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ALTSYNCRAM                                     ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4DH.mif                              ; M9K_X22_Y21_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                      ; M9K_X22_Y22_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4AE.mif                              ; M9K_X22_Y20_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                      ; M9K_X22_Y25_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4BF.mif                              ; M9K_X22_Y26_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                      ; M9K_X22_Y23_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4CG.mif                              ; M9K_X22_Y21_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                      ; M9K_X22_Y24_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4DH.mif                              ; M9K_X22_Y27_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 48           ; 1024         ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 49152  ; 1024                        ; 48                          ; 1024                        ; 48                          ; 49152               ; 6    ; None                                      ; M9K_X22_Y31_N0, M9K_X22_Y30_N0, M9K_X22_Y32_N0, M9K_X22_Y28_N0, M9K_X22_Y29_N0, M9K_X22_Y33_N0                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 48           ; 1024         ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 49152  ; 1024                        ; 48                          ; 1024                        ; 48                          ; 49152               ; 6    ; None                                      ; M9K_X33_Y27_N0, M9K_X33_Y31_N0, M9K_X33_Y28_N0, M9K_X33_Y30_N0, M9K_X33_Y26_N0, M9K_X33_Y29_N0                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 36           ; 128          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 4608   ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 1    ; None                                      ; M9K_X33_Y16_N0                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM              ; Single Clock ; 1024         ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 18432  ; 1024                        ; 18                          ; --                          ; --                          ; 18432               ; 2    ; coefI8_1024.mif                           ; M9K_X33_Y32_N0, M9K_X33_Y33_N0                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16   ; None                                      ; M9K_X33_Y1_N0, M9K_X33_Y3_N0, M9K_X33_Y2_N0, M9K_X33_Y5_N0, M9K_X33_Y8_N0, M9K_X33_Y6_N0, M9K_X33_Y7_N0, M9K_X22_Y3_N0, M9K_X33_Y4_N0, M9K_X22_Y4_N0, M9K_X22_Y8_N0, M9K_X22_Y5_N0, M9K_X22_Y6_N0, M9K_X22_Y1_N0, M9K_X22_Y2_N0, M9K_X22_Y7_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16   ; None                                      ; M9K_X33_Y15_N0, M9K_X33_Y14_N0, M9K_X33_Y13_N0, M9K_X33_Y11_N0, M9K_X33_Y19_N0, M9K_X22_Y19_N0, M9K_X22_Y16_N0, M9K_X33_Y12_N0, M9K_X22_Y11_N0, M9K_X22_Y12_N0, M9K_X22_Y13_N0, M9K_X22_Y14_N0, M9K_X22_Y15_N0, M9K_X22_Y18_N0, M9K_X22_Y17_N0, M9K_X33_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000010) (102) (66) (42)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001011001) (131) (89) (59)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001100110) (146) (102) (66)   ;
;16;(111111111110010011) (777623) (262035) (3FF93)    ;(000000000001110011) (163) (115) (73)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(000000000010000000) (200) (128) (80)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010010100) (224) (148) (94)   ;
;24;(111111111101101000) (777550) (261992) (3FF68)    ;(000000000010011011) (233) (155) (9B)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010010111) (227) (151) (97)   ;
;32;(111111111101101111) (777557) (261999) (3FF6F)    ;(000000000010001001) (211) (137) (89)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001110011) (163) (115) (73)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001010011) (123) (83) (53)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000100110) (46) (38) (26)   ;
;40;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111101) (75) (61) (3D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000010011101) (235) (157) (9D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000100011101) (435) (285) (11D)   ;(111111111010010011) (777223) (261779) (3FE93)   ;
;48;(000000000111001100) (714) (460) (1CC)    ;(111111110111000100) (776704) (261572) (3FDC4)   ;(000000001011000011) (1303) (707) (2C3)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000010000110011) (2063) (1075) (433)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111011110011001) (773631) (259993) (3F799)   ;
;56;(000000101100011101) (5435) (2845) (B1D)    ;(111111000001111111) (770177) (258175) (3F07F)   ;(000001011111011110) (13736) (6110) (17DE)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(010011001001111010) (231172) (78458) (1327A)   ;(000100100110111100) (44674) (18876) (49BC)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000001011011100011) (13343) (5859) (16E3)   ;
;64;(111110111010010111) (767227) (257687) (3EE97)    ;(000000111000101100) (7054) (3628) (E2C)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000011011110111) (3367) (1783) (6F7)   ;
;72;(111111100110010101) (774625) (260501) (3F995)    ;(000000010111110000) (2760) (1520) (5F0)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000001111101011) (1753) (1003) (3EB)   ;
;80;(111111110001010101) (776125) (261205) (3FC55)    ;(000000001101101110) (1556) (878) (36E)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;(000000001100000000) (1400) (768) (300)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001001000110) (1106) (582) (246)   ;
;88;(111111110111100011) (776743) (261603) (3FDE3)    ;(000000000111110110) (766) (502) (1F6)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000101101110) (556) (366) (16E)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000100110100) (464) (308) (134)   ;
;96;(111111111011100111) (777347) (261863) (3FEE7)    ;(000000000100000000) (400) (256) (100)   ;(111111111100011000) (777430) (261912) (3FF18)   ;(000000000011010010) (322) (210) (D2)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000110) (206) (134) (86)   ;
;104;(111111111110001001) (777611) (262025) (3FF89)    ;(000000000001101000) (150) (104) (68)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000101010) (52) (42) (2A)   ;
;112;(111111111111011101) (777735) (262109) (3FFDD)    ;(000000000000011101) (35) (29) (1D)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;120;(111111111111000101) (777705) (262085) (3FFC5)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000011) (3) (3) (03)    ;(111111111110110001) (777661) (262065) (3FFB1)   ;(111111111101011001) (777531) (261977) (3FF59)   ;(000000000001000001) (101) (65) (41)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;136;(000000000000000111) (7) (7) (07)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010010) (22) (18) (12)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;144;(000000000001000111) (107) (71) (47)    ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001100011) (143) (99) (63)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010000100) (204) (132) (84)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101011) (253) (171) (AB)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;
;152;(000000000011011010) (332) (218) (DA)    ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000100010000) (420) (272) (110)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000101001110) (516) (334) (14E)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000110010110) (626) (406) (196)   ;(111111111001000011) (777103) (261699) (3FE43)   ;
;160;(000000000111100111) (747) (487) (1E7)    ;(111111110111101100) (776754) (261612) (3FDEC)   ;(000000001001000101) (1105) (581) (245)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001100101000) (1450) (808) (328)   ;(111111110010010100) (776224) (261268) (3FC94)   ;
;168;(000000001110110101) (1665) (949) (3B5)    ;(111111101111111101) (775775) (261117) (3FBFD)   ;(000000010001011000) (2130) (1112) (458)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000011000000011) (3003) (1539) (603)   ;(111111100101110100) (774564) (260468) (3F974)   ;
;176;(000000011100100111) (3447) (1831) (727)    ;(111111100000100111) (774047) (260135) (3F827)   ;(000000100010100110) (4246) (2214) (8A6)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;
;184;(000001001110101110) (11656) (5038) (13AE)    ;(111110011100110011) (763463) (255795) (3E733)   ;(000010000110100111) (20647) (8615) (21A7)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(010001001111000010) (211702) (70594) (113C2)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(000010001110011110) (21636) (9118) (239E)   ;
;192;(111110011111001011) (763713) (255947) (3E7CB)    ;(000001001000001110) (11016) (4622) (120E)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000100000010011) (4023) (2067) (813)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000010111101100) (2754) (1516) (5EC)   ;
;200;(111111101011100001) (775341) (260833) (3FAE1)    ;(000000010001110010) (2162) (1138) (472)   ;(111111110000100010) (776042) (261154) (3FC22)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000000111101010) (752) (490) (1EA)   ;
;208;(111111111001011010) (777132) (261722) (3FE5A)    ;(000000000101101001) (551) (361) (169)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100000010) (402) (258) (102)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010110000) (260) (176) (B0)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000001101110) (156) (110) (6E)   ;
;216;(111111111110101101) (777655) (262061) (3FFAD)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;224;(000000000000101110) (56) (46) (2E)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000001000011) (103) (67) (43)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;232;(000000000001000111) (107) (71) (47)    ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001000101) (105) (69) (45)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000001) (101) (65) (41)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;
;240;(000000000000110111) (67) (55) (37)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;248;(111111111101110010) (777562) (262002) (3FF72)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;
;8;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000110111) (67) (55) (37)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000001) (101) (65) (41)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000101) (105) (69) (45)   ;
;16;(111111111110111001) (777671) (262073) (3FFB9)    ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000011) (103) (67) (43)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000000111011) (73) (59) (3B)   ;
;24;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101110) (56) (46) (2E)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;32;(000000000000111010) (72) (58) (3A)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001101110) (156) (110) (6E)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000010110000) (260) (176) (B0)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000100000010) (402) (258) (102)   ;(111111111011001101) (777315) (261837) (3FECD)   ;
;40;(000000000101101001) (551) (361) (169)    ;(111111111001011010) (777132) (261722) (3FE5A)   ;(000000000111101010) (752) (490) (1EA)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110000100010) (776042) (261154) (3FC22)   ;
;48;(000000010001110010) (2162) (1138) (472)    ;(111111101011100001) (775341) (260833) (3FAE1)   ;(000000010111101100) (2754) (1516) (5EC)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000100000010011) (4023) (2067) (813)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;
;56;(000001001000001110) (11016) (4622) (120E)    ;(111110011111001011) (763713) (255947) (3E7CB)   ;(000010001110011110) (21636) (9118) (239E)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(010001001111000010) (211702) (70594) (113C2)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000010000110100111) (20647) (8615) (21A7)   ;
;64;(111110011100110011) (763463) (255795) (3E733)    ;(000001001110101110) (11656) (5038) (13AE)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000100010100110) (4246) (2214) (8A6)   ;
;72;(111111100000100111) (774047) (260135) (3F827)    ;(000000011100100111) (3447) (1831) (727)   ;(111111100101110100) (774564) (260468) (3F974)   ;(000000011000000011) (3003) (1539) (603)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010001011000) (2130) (1112) (458)   ;
;80;(111111101111111101) (775775) (261117) (3FBFD)    ;(000000001110110101) (1665) (949) (3B5)   ;(111111110010010100) (776224) (261268) (3FC94)   ;(000000001100101000) (1450) (808) (328)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001001000101) (1105) (581) (245)   ;
;88;(111111110111101100) (776754) (261612) (3FDEC)    ;(000000000111100111) (747) (487) (1E7)   ;(111111111001000011) (777103) (261699) (3FE43)   ;(000000000110010110) (626) (406) (196)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000101001110) (516) (334) (14E)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000100010000) (420) (272) (110)   ;
;96;(111111111100001100) (777414) (261900) (3FF0C)    ;(000000000011011010) (332) (218) (DA)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(000000000010101011) (253) (171) (AB)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000100) (204) (132) (84)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000001100011) (143) (99) (63)   ;
;104;(111111111110101100) (777654) (262060) (3FFAC)    ;(000000000001000111) (107) (71) (47)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111110100) (777764) (262132) (3FFF4)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001000001) (101) (65) (41)   ;(111111111101011001) (777531) (261977) (3FF59)   ;
;120;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000011) (3) (3) (03)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;136;(000000000000011101) (35) (29) (1D)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;
;144;(000000000001101000) (150) (104) (68)    ;(111111111110001001) (777611) (262025) (3FF89)   ;(000000000010000110) (206) (134) (86)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000011010010) (322) (210) (D2)   ;(111111111100011000) (777430) (261912) (3FF18)   ;
;152;(000000000100000000) (400) (256) (100)    ;(111111111011100111) (777347) (261863) (3FEE7)   ;(000000000100110100) (464) (308) (134)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000101101110) (556) (366) (16E)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;
;160;(000000000111110110) (766) (502) (1F6)    ;(111111110111100011) (776743) (261603) (3FDE3)   ;(000000001001000110) (1106) (582) (246)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001100000000) (1400) (768) (300)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;168;(000000001101101110) (1556) (878) (36E)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001111101011) (1753) (1003) (3EB)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;
;176;(000000010111110000) (2760) (1520) (5F0)    ;(111111100110010101) (774625) (260501) (3F995)   ;(000000011011110111) (3367) (1783) (6F7)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;
;184;(000000111000101100) (7054) (3628) (E2C)    ;(111110111010010111) (767227) (257687) (3EE97)   ;(000001011011100011) (13343) (5859) (16E3)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000100100110111100) (44674) (18876) (49BC)   ;(010011001001111010) (231172) (78458) (1327A)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(000001011111011110) (13736) (6110) (17DE)   ;
;192;(111111000001111111) (770177) (258175) (3F07F)    ;(000000101100011101) (5435) (2845) (B1D)   ;(111111011110011001) (773631) (259993) (3F799)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000010000110011) (2063) (1075) (433)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000001011000011) (1303) (707) (2C3)   ;
;200;(111111110111000100) (776704) (261572) (3FDC4)    ;(000000000111001100) (714) (460) (1CC)   ;(111111111010010011) (777223) (261779) (3FE93)   ;(000000000100011101) (435) (285) (11D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000010011101) (235) (157) (9D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000000111101) (75) (61) (3D)   ;
;208;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001010011) (123) (83) (53)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001110011) (163) (115) (73)   ;(111111111110000000) (777600) (262016) (3FF80)   ;
;216;(000000000010001001) (211) (137) (89)    ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;
;224;(000000000010011011) (233) (155) (9B)    ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000010010100) (224) (148) (94)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010000000) (200) (128) (80)   ;(111111111110000110) (777606) (262022) (3FF86)   ;
;232;(000000000001110011) (163) (115) (73)    ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100110) (146) (102) (66)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001011001) (131) (89) (59)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;
;240;(000000000001000010) (102) (66) (42)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;248;(111111111101100001) (777541) (261985) (3FF61)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111100101) (777745) (262117) (3FFE5)    ;(111111111101010100) (777524) (261972) (3FF54)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000110000) (60) (48) (30)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111001) (71) (57) (39)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000100) (104) (68) (44)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001100100) (144) (100) (64)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001111001) (171) (121) (79)   ;
;16;(111111111101111101) (777575) (262013) (3FF7D)    ;(000000000010001111) (217) (143) (8F)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010111111) (277) (191) (BF)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000011011001) (331) (217) (D9)   ;
;24;(111111111100011010) (777432) (261914) (3FF1A)    ;(000000000011110011) (363) (243) (F3)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100100111) (447) (295) (127)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100111111) (477) (319) (13F)   ;
;32;(111111111010110110) (777266) (261814) (3FEB6)    ;(000000000101010101) (525) (341) (155)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;(000000000101101000) (550) (360) (168)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101110111) (567) (375) (177)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000110000000) (600) (384) (180)   ;
;40;(111111111001111101) (777175) (261757) (3FE7D)    ;(000000000110000011) (603) (387) (183)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(000000000101111101) (575) (381) (17D)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101001010) (512) (330) (14A)   ;
;48;(111111111011001111) (777317) (261839) (3FECF)    ;(000000000100010010) (422) (274) (112)   ;(111111111100010111) (777427) (261911) (3FF17)   ;(000000000010110101) (265) (181) (B5)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000000011001) (31) (25) (19)   ;(000000000001011110) (136) (94) (5E)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;
;56;(000000001000000101) (1005) (517) (205)    ;(111111110001010111) (776127) (261207) (3FC57)   ;(000000011011100101) (3345) (1765) (6E5)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(010100001010001111) (241217) (82575) (1428F)   ;(000001100010011100) (14234) (6300) (189C)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000000100111000110) (4706) (2502) (9C6)   ;
;64;(111111100000000110) (774006) (260102) (3F806)    ;(000000011011100011) (3343) (1763) (6E3)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010001001101) (2115) (1101) (44D)   ;
;72;(111111101111101100) (775754) (261100) (3FBEC)    ;(000000001111100000) (1740) (992) (3E0)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;(000000001110000101) (1605) (901) (385)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001100110101) (1465) (821) (335)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001011101100) (1354) (748) (2EC)   ;
;80;(111111110100110111) (776467) (261431) (3FD37)    ;(000000001010101000) (1250) (680) (2A8)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(000000001001101000) (1150) (616) (268)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111110001) (761) (497) (1F1)   ;
;88;(111111111000101010) (777052) (261674) (3FE2A)    ;(000000000110111011) (673) (443) (1BB)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;(000000000110000111) (607) (391) (187)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000101010111) (527) (343) (157)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000100101001) (451) (297) (129)   ;
;96;(111111111011101100) (777354) (261868) (3FEEC)    ;(000000000011111111) (377) (255) (FF)   ;(111111111100010101) (777425) (261909) (3FF15)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000010110101) (265) (181) (B5)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010010110) (226) (150) (96)   ;
;104;(111111111101111001) (777571) (262009) (3FF79)    ;(000000000001111001) (171) (121) (79)   ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100001) (141) (97) (61)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111011) (73) (59) (3B)   ;
;112;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101111) (57) (47) (2F)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000010111) (27) (23) (17)   ;(000000000000001011) (13) (11) (0B)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;
;120;(111111111111010111) (777727) (262103) (3FFD7)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000001) (1) (1) (01)    ;(111111111110011100) (777634) (262044) (3FF9C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000001010000) (120) (80) (50)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000100000) (40) (32) (20)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;
;136;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000001101) (15) (13) (0D)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000110) (6) (6) (06)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;144;(000000000000011010) (32) (26) (1A)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;152;(000000000010010011) (223) (147) (93)    ;(111111111101010110) (777526) (261974) (3FF56)   ;(000000000011000011) (303) (195) (C3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011111100) (374) (252) (FC)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000101000000) (500) (320) (140)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;
;160;(000000000110001111) (617) (399) (18F)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111101100) (754) (492) (1EC)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000001001011000) (1130) (600) (258)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;
;168;(000000001101101101) (1555) (877) (36D)    ;(111111110000111110) (776076) (261182) (3FC3E)   ;(000000010000011111) (2037) (1055) (41F)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000011000000000) (3000) (1536) (600)   ;(111111100101100011) (774543) (260451) (3F963)   ;
;176;(000000011101010001) (3521) (1873) (751)    ;(111111011111100000) (773740) (260064) (3F7E0)   ;(000000100100010001) (4421) (2321) (911)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;
;184;(000001011001111001) (13171) (5753) (1679)    ;(111110001100011110) (761436) (254750) (3E31E)   ;(000010100000110011) (24063) (10291) (2833)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(001011011001010110) (133126) (46678) (B656)   ;(001110100100100010) (164442) (59682) (E922)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(000010100100011010) (24432) (10522) (291A)   ;
;192;(111110001100110111) (761467) (254775) (3E337)    ;(000001010111111001) (12771) (5625) (15F9)   ;(111110111001100000) (767140) (257632) (3EE60)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000101010100011) (5243) (2723) (AA3)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000100000100000) (4040) (2080) (820)   ;
;200;(111111100011010010) (774322) (260306) (3F8D2)    ;(000000011001100000) (3140) (1632) (660)   ;(111111101001010001) (775121) (260689) (3FA51)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010000010011) (2023) (1043) (413)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000001101000110) (1506) (838) (346)   ;
;208;(111111110100010001) (776421) (261393) (3FD11)    ;(000000001010100000) (1240) (672) (2A0)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;(000000001000010111) (1027) (535) (217)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000101000111) (507) (327) (147)   ;
;216;(111111111011100010) (777342) (261858) (3FEE2)    ;(000000000011111001) (371) (249) (F9)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010111000) (270) (184) (B8)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010000010) (202) (130) (82)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001010111) (127) (87) (57)   ;
;224;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000110100) (64) (52) (34)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011000) (30) (24) (18)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000101) (5) (5) (05)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;232;(000000000000010010) (22) (18) (12)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000100001) (41) (33) (21)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;240;(000000000000100101) (45) (37) (25)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000110000) (60) (48) (30)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000001010110) (126) (86) (56)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;248;(111111111110000110) (777606) (262022) (3FF86)    ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111110) (777776) (262142) (3FFFE)    ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000011) (777603) (262019) (3FF83)   ;(000000000001010110) (126) (86) (56)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000000110000) (60) (48) (30)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100111) (47) (39) (27)   ;
;8;(111111111111011011) (777733) (262107) (3FFDB)    ;(000000000000100101) (45) (37) (25)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100001) (41) (33) (21)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000011011) (33) (27) (1B)   ;
;16;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000000000010010) (22) (18) (12)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011000) (30) (24) (18)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;24;(000000000000110100) (64) (52) (34)    ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001010111) (127) (87) (57)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010000010) (202) (130) (82)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111000) (270) (184) (B8)   ;(111111111100101001) (777451) (261929) (3FF29)   ;
;32;(000000000011111001) (371) (249) (F9)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101000111) (507) (327) (147)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000001000010111) (1027) (535) (217)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;
;40;(000000001010100000) (1240) (672) (2A0)    ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101000110) (1506) (838) (346)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000010000010011) (2023) (1043) (413)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101001010001) (775121) (260689) (3FA51)   ;
;48;(000000011001100000) (3140) (1632) (660)    ;(111111100011010010) (774322) (260306) (3F8D2)   ;(000000100000100000) (4040) (2080) (820)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000101010100011) (5243) (2723) (AA3)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111110111001100000) (767140) (257632) (3EE60)   ;
;56;(000001010111111001) (12771) (5625) (15F9)    ;(111110001100110111) (761467) (254775) (3E337)   ;(000010100100011010) (24432) (10522) (291A)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(001110100100100010) (164442) (59682) (E922)   ;(001011011001010110) (133126) (46678) (B656)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(000010100000110011) (24063) (10291) (2833)   ;
;64;(111110001100011110) (761436) (254750) (3E31E)    ;(000001011001111001) (13171) (5753) (1679)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000100100010001) (4421) (2321) (911)   ;
;72;(111111011111100000) (773740) (260064) (3F7E0)    ;(000000011101010001) (3521) (1873) (751)   ;(111111100101100011) (774543) (260451) (3F963)   ;(000000011000000000) (3000) (1536) (600)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010000011111) (2037) (1055) (41F)   ;
;80;(111111110000111110) (776076) (261182) (3FC3E)    ;(000000001101101101) (1555) (877) (36D)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001001011000) (1130) (600) (258)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000000111101100) (754) (492) (1EC)   ;
;88;(111111111001000100) (777104) (261700) (3FE44)    ;(000000000110001111) (617) (399) (18F)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;(000000000101000000) (500) (320) (140)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000011111100) (374) (252) (FC)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011000011) (303) (195) (C3)   ;
;96;(111111111101010110) (777526) (261974) (3FF56)    ;(000000000010010011) (223) (147) (93)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001001010) (112) (74) (4A)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000101111) (57) (47) (2F)   ;
;104;(111111111111011100) (777734) (262108) (3FFDC)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000110) (6) (6) (06)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;112;(000000000000001101) (15) (13) (0D)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000100000) (40) (32) (20)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000001010000) (120) (80) (50)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;120;(111111111110011100) (777634) (262044) (3FF9C)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000100) (4) (4) (04)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010111) (27) (23) (17)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100110) (46) (38) (26)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;136;(000000000000101111) (57) (47) (2F)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001100001) (141) (97) (61)   ;(111111111110010011) (777623) (262035) (3FF93)   ;
;144;(000000000001111001) (171) (121) (79)    ;(111111111101111001) (777571) (262009) (3FF79)   ;(000000000010010110) (226) (150) (96)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100010101) (777425) (261909) (3FF15)   ;
;152;(000000000011111111) (377) (255) (FF)    ;(111111111011101100) (777354) (261868) (3FEEC)   ;(000000000100101001) (451) (297) (129)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000101010111) (527) (343) (157)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000110000111) (607) (391) (187)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;160;(000000000110111011) (673) (443) (1BB)    ;(111111111000101010) (777052) (261674) (3FE2A)   ;(000000000111110001) (761) (497) (1F1)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001001101000) (1150) (616) (268)   ;(111111110101111001) (776571) (261497) (3FD79)   ;
;168;(000000001010101000) (1250) (680) (2A8)    ;(111111110100110111) (776467) (261431) (3FD37)   ;(000000001011101100) (1354) (748) (2EC)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001100110101) (1465) (821) (335)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001110000101) (1605) (901) (385)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;
;176;(000000001111100000) (1740) (992) (3E0)    ;(111111101111101100) (775754) (261100) (3FBEC)   ;(000000010001001101) (2115) (1101) (44D)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;
;184;(000000011011100011) (3343) (1763) (6E3)    ;(111111100000000110) (774006) (260102) (3F806)   ;(000000100111000110) (4706) (2502) (9C6)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000001100010011100) (14234) (6300) (189C)   ;(010100001010001111) (241217) (82575) (1428F)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(000000011011100101) (3345) (1765) (6E5)   ;
;192;(111111110001010111) (776127) (261207) (3FC57)    ;(000000001000000101) (1005) (517) (205)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;(000000000001011110) (136) (94) (5E)   ;(000000000000011001) (31) (25) (19)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100010111) (777427) (261911) (3FF17)   ;
;200;(000000000100010010) (422) (274) (112)    ;(111111111011001111) (777317) (261839) (3FECF)   ;(000000000101001010) (512) (330) (14A)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101111101) (575) (381) (17D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;
;208;(000000000110000011) (603) (387) (183)    ;(111111111001111101) (777175) (261757) (3FE7D)   ;(000000000110000000) (600) (384) (180)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000101110111) (567) (375) (177)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101101000) (550) (360) (168)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;
;216;(000000000101010101) (525) (341) (155)    ;(111111111010110110) (777266) (261814) (3FEB6)   ;(000000000100111111) (477) (319) (13F)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100100111) (447) (295) (127)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;
;224;(000000000011110011) (363) (243) (F3)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000010111111) (277) (191) (BF)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;232;(000000000010001111) (217) (143) (8F)    ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000001111001) (171) (121) (79)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001100100) (144) (100) (64)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;240;(000000000001000100) (104) (68) (44)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111001) (71) (57) (39)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110000) (60) (48) (30)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;248;(111111111101010100) (777524) (261972) (3FF54)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ALTSYNCRAM                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000010) (102) (66) (42)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001011001) (131) (89) (59)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001100110) (146) (102) (66)   ;
;16;(111111111110010011) (777623) (262035) (3FF93)    ;(000000000001110011) (163) (115) (73)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(000000000010000000) (200) (128) (80)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010010100) (224) (148) (94)   ;
;24;(111111111101101000) (777550) (261992) (3FF68)    ;(000000000010011011) (233) (155) (9B)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010010111) (227) (151) (97)   ;
;32;(111111111101101111) (777557) (261999) (3FF6F)    ;(000000000010001001) (211) (137) (89)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001110011) (163) (115) (73)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001010011) (123) (83) (53)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000100110) (46) (38) (26)   ;
;40;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111101) (75) (61) (3D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000010011101) (235) (157) (9D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000100011101) (435) (285) (11D)   ;(111111111010010011) (777223) (261779) (3FE93)   ;
;48;(000000000111001100) (714) (460) (1CC)    ;(111111110111000100) (776704) (261572) (3FDC4)   ;(000000001011000011) (1303) (707) (2C3)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000010000110011) (2063) (1075) (433)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111011110011001) (773631) (259993) (3F799)   ;
;56;(000000101100011101) (5435) (2845) (B1D)    ;(111111000001111111) (770177) (258175) (3F07F)   ;(000001011111011110) (13736) (6110) (17DE)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(010011001001111010) (231172) (78458) (1327A)   ;(000100100110111100) (44674) (18876) (49BC)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000001011011100011) (13343) (5859) (16E3)   ;
;64;(111110111010010111) (767227) (257687) (3EE97)    ;(000000111000101100) (7054) (3628) (E2C)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000011011110111) (3367) (1783) (6F7)   ;
;72;(111111100110010101) (774625) (260501) (3F995)    ;(000000010111110000) (2760) (1520) (5F0)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000001111101011) (1753) (1003) (3EB)   ;
;80;(111111110001010101) (776125) (261205) (3FC55)    ;(000000001101101110) (1556) (878) (36E)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;(000000001100000000) (1400) (768) (300)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001001000110) (1106) (582) (246)   ;
;88;(111111110111100011) (776743) (261603) (3FDE3)    ;(000000000111110110) (766) (502) (1F6)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000101101110) (556) (366) (16E)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000100110100) (464) (308) (134)   ;
;96;(111111111011100111) (777347) (261863) (3FEE7)    ;(000000000100000000) (400) (256) (100)   ;(111111111100011000) (777430) (261912) (3FF18)   ;(000000000011010010) (322) (210) (D2)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000110) (206) (134) (86)   ;
;104;(111111111110001001) (777611) (262025) (3FF89)    ;(000000000001101000) (150) (104) (68)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000101010) (52) (42) (2A)   ;
;112;(111111111111011101) (777735) (262109) (3FFDD)    ;(000000000000011101) (35) (29) (1D)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;120;(111111111111000101) (777705) (262085) (3FFC5)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000011) (3) (3) (03)    ;(111111111110110001) (777661) (262065) (3FFB1)   ;(111111111101011001) (777531) (261977) (3FF59)   ;(000000000001000001) (101) (65) (41)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;136;(000000000000000111) (7) (7) (07)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010010) (22) (18) (12)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;144;(000000000001000111) (107) (71) (47)    ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001100011) (143) (99) (63)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010000100) (204) (132) (84)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101011) (253) (171) (AB)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;
;152;(000000000011011010) (332) (218) (DA)    ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000100010000) (420) (272) (110)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000101001110) (516) (334) (14E)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000110010110) (626) (406) (196)   ;(111111111001000011) (777103) (261699) (3FE43)   ;
;160;(000000000111100111) (747) (487) (1E7)    ;(111111110111101100) (776754) (261612) (3FDEC)   ;(000000001001000101) (1105) (581) (245)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001100101000) (1450) (808) (328)   ;(111111110010010100) (776224) (261268) (3FC94)   ;
;168;(000000001110110101) (1665) (949) (3B5)    ;(111111101111111101) (775775) (261117) (3FBFD)   ;(000000010001011000) (2130) (1112) (458)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000011000000011) (3003) (1539) (603)   ;(111111100101110100) (774564) (260468) (3F974)   ;
;176;(000000011100100111) (3447) (1831) (727)    ;(111111100000100111) (774047) (260135) (3F827)   ;(000000100010100110) (4246) (2214) (8A6)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;
;184;(000001001110101110) (11656) (5038) (13AE)    ;(111110011100110011) (763463) (255795) (3E733)   ;(000010000110100111) (20647) (8615) (21A7)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(010001001111000010) (211702) (70594) (113C2)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(000010001110011110) (21636) (9118) (239E)   ;
;192;(111110011111001011) (763713) (255947) (3E7CB)    ;(000001001000001110) (11016) (4622) (120E)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000100000010011) (4023) (2067) (813)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000010111101100) (2754) (1516) (5EC)   ;
;200;(111111101011100001) (775341) (260833) (3FAE1)    ;(000000010001110010) (2162) (1138) (472)   ;(111111110000100010) (776042) (261154) (3FC22)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000000111101010) (752) (490) (1EA)   ;
;208;(111111111001011010) (777132) (261722) (3FE5A)    ;(000000000101101001) (551) (361) (169)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100000010) (402) (258) (102)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010110000) (260) (176) (B0)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000001101110) (156) (110) (6E)   ;
;216;(111111111110101101) (777655) (262061) (3FFAD)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;224;(000000000000101110) (56) (46) (2E)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000001000011) (103) (67) (43)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;232;(000000000001000111) (107) (71) (47)    ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001000101) (105) (69) (45)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000001) (101) (65) (41)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;
;240;(000000000000110111) (67) (55) (37)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;248;(111111111101110010) (777562) (262002) (3FF72)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ALTSYNCRAM                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;
;8;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000110111) (67) (55) (37)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000001) (101) (65) (41)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000101) (105) (69) (45)   ;
;16;(111111111110111001) (777671) (262073) (3FFB9)    ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000011) (103) (67) (43)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000000111011) (73) (59) (3B)   ;
;24;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101110) (56) (46) (2E)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;32;(000000000000111010) (72) (58) (3A)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001101110) (156) (110) (6E)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000010110000) (260) (176) (B0)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000100000010) (402) (258) (102)   ;(111111111011001101) (777315) (261837) (3FECD)   ;
;40;(000000000101101001) (551) (361) (169)    ;(111111111001011010) (777132) (261722) (3FE5A)   ;(000000000111101010) (752) (490) (1EA)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110000100010) (776042) (261154) (3FC22)   ;
;48;(000000010001110010) (2162) (1138) (472)    ;(111111101011100001) (775341) (260833) (3FAE1)   ;(000000010111101100) (2754) (1516) (5EC)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000100000010011) (4023) (2067) (813)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;
;56;(000001001000001110) (11016) (4622) (120E)    ;(111110011111001011) (763713) (255947) (3E7CB)   ;(000010001110011110) (21636) (9118) (239E)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(010001001111000010) (211702) (70594) (113C2)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000010000110100111) (20647) (8615) (21A7)   ;
;64;(111110011100110011) (763463) (255795) (3E733)    ;(000001001110101110) (11656) (5038) (13AE)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000100010100110) (4246) (2214) (8A6)   ;
;72;(111111100000100111) (774047) (260135) (3F827)    ;(000000011100100111) (3447) (1831) (727)   ;(111111100101110100) (774564) (260468) (3F974)   ;(000000011000000011) (3003) (1539) (603)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010001011000) (2130) (1112) (458)   ;
;80;(111111101111111101) (775775) (261117) (3FBFD)    ;(000000001110110101) (1665) (949) (3B5)   ;(111111110010010100) (776224) (261268) (3FC94)   ;(000000001100101000) (1450) (808) (328)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001001000101) (1105) (581) (245)   ;
;88;(111111110111101100) (776754) (261612) (3FDEC)    ;(000000000111100111) (747) (487) (1E7)   ;(111111111001000011) (777103) (261699) (3FE43)   ;(000000000110010110) (626) (406) (196)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000101001110) (516) (334) (14E)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000100010000) (420) (272) (110)   ;
;96;(111111111100001100) (777414) (261900) (3FF0C)    ;(000000000011011010) (332) (218) (DA)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(000000000010101011) (253) (171) (AB)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000100) (204) (132) (84)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000001100011) (143) (99) (63)   ;
;104;(111111111110101100) (777654) (262060) (3FFAC)    ;(000000000001000111) (107) (71) (47)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111110100) (777764) (262132) (3FFF4)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001000001) (101) (65) (41)   ;(111111111101011001) (777531) (261977) (3FF59)   ;
;120;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000011) (3) (3) (03)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;136;(000000000000011101) (35) (29) (1D)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;
;144;(000000000001101000) (150) (104) (68)    ;(111111111110001001) (777611) (262025) (3FF89)   ;(000000000010000110) (206) (134) (86)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000011010010) (322) (210) (D2)   ;(111111111100011000) (777430) (261912) (3FF18)   ;
;152;(000000000100000000) (400) (256) (100)    ;(111111111011100111) (777347) (261863) (3FEE7)   ;(000000000100110100) (464) (308) (134)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000101101110) (556) (366) (16E)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;
;160;(000000000111110110) (766) (502) (1F6)    ;(111111110111100011) (776743) (261603) (3FDE3)   ;(000000001001000110) (1106) (582) (246)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001100000000) (1400) (768) (300)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;168;(000000001101101110) (1556) (878) (36E)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001111101011) (1753) (1003) (3EB)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;
;176;(000000010111110000) (2760) (1520) (5F0)    ;(111111100110010101) (774625) (260501) (3F995)   ;(000000011011110111) (3367) (1783) (6F7)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;
;184;(000000111000101100) (7054) (3628) (E2C)    ;(111110111010010111) (767227) (257687) (3EE97)   ;(000001011011100011) (13343) (5859) (16E3)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000100100110111100) (44674) (18876) (49BC)   ;(010011001001111010) (231172) (78458) (1327A)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(000001011111011110) (13736) (6110) (17DE)   ;
;192;(111111000001111111) (770177) (258175) (3F07F)    ;(000000101100011101) (5435) (2845) (B1D)   ;(111111011110011001) (773631) (259993) (3F799)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000010000110011) (2063) (1075) (433)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000001011000011) (1303) (707) (2C3)   ;
;200;(111111110111000100) (776704) (261572) (3FDC4)    ;(000000000111001100) (714) (460) (1CC)   ;(111111111010010011) (777223) (261779) (3FE93)   ;(000000000100011101) (435) (285) (11D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000010011101) (235) (157) (9D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000000111101) (75) (61) (3D)   ;
;208;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001010011) (123) (83) (53)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001110011) (163) (115) (73)   ;(111111111110000000) (777600) (262016) (3FF80)   ;
;216;(000000000010001001) (211) (137) (89)    ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;
;224;(000000000010011011) (233) (155) (9B)    ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000010010100) (224) (148) (94)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010000000) (200) (128) (80)   ;(111111111110000110) (777606) (262022) (3FF86)   ;
;232;(000000000001110011) (163) (115) (73)    ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100110) (146) (102) (66)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001011001) (131) (89) (59)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;
;240;(000000000001000010) (102) (66) (42)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;248;(111111111101100001) (777541) (261985) (3FF61)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ALTSYNCRAM                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111100101) (777745) (262117) (3FFE5)    ;(111111111101010100) (777524) (261972) (3FF54)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000110000) (60) (48) (30)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111001) (71) (57) (39)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000100) (104) (68) (44)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001100100) (144) (100) (64)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001111001) (171) (121) (79)   ;
;16;(111111111101111101) (777575) (262013) (3FF7D)    ;(000000000010001111) (217) (143) (8F)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010111111) (277) (191) (BF)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000011011001) (331) (217) (D9)   ;
;24;(111111111100011010) (777432) (261914) (3FF1A)    ;(000000000011110011) (363) (243) (F3)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100100111) (447) (295) (127)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100111111) (477) (319) (13F)   ;
;32;(111111111010110110) (777266) (261814) (3FEB6)    ;(000000000101010101) (525) (341) (155)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;(000000000101101000) (550) (360) (168)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101110111) (567) (375) (177)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000110000000) (600) (384) (180)   ;
;40;(111111111001111101) (777175) (261757) (3FE7D)    ;(000000000110000011) (603) (387) (183)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(000000000101111101) (575) (381) (17D)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101001010) (512) (330) (14A)   ;
;48;(111111111011001111) (777317) (261839) (3FECF)    ;(000000000100010010) (422) (274) (112)   ;(111111111100010111) (777427) (261911) (3FF17)   ;(000000000010110101) (265) (181) (B5)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000000011001) (31) (25) (19)   ;(000000000001011110) (136) (94) (5E)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;
;56;(000000001000000101) (1005) (517) (205)    ;(111111110001010111) (776127) (261207) (3FC57)   ;(000000011011100101) (3345) (1765) (6E5)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(010100001010001111) (241217) (82575) (1428F)   ;(000001100010011100) (14234) (6300) (189C)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000000100111000110) (4706) (2502) (9C6)   ;
;64;(111111100000000110) (774006) (260102) (3F806)    ;(000000011011100011) (3343) (1763) (6E3)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010001001101) (2115) (1101) (44D)   ;
;72;(111111101111101100) (775754) (261100) (3FBEC)    ;(000000001111100000) (1740) (992) (3E0)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;(000000001110000101) (1605) (901) (385)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001100110101) (1465) (821) (335)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001011101100) (1354) (748) (2EC)   ;
;80;(111111110100110111) (776467) (261431) (3FD37)    ;(000000001010101000) (1250) (680) (2A8)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(000000001001101000) (1150) (616) (268)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111110001) (761) (497) (1F1)   ;
;88;(111111111000101010) (777052) (261674) (3FE2A)    ;(000000000110111011) (673) (443) (1BB)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;(000000000110000111) (607) (391) (187)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000101010111) (527) (343) (157)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000100101001) (451) (297) (129)   ;
;96;(111111111011101100) (777354) (261868) (3FEEC)    ;(000000000011111111) (377) (255) (FF)   ;(111111111100010101) (777425) (261909) (3FF15)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000010110101) (265) (181) (B5)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010010110) (226) (150) (96)   ;
;104;(111111111101111001) (777571) (262009) (3FF79)    ;(000000000001111001) (171) (121) (79)   ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100001) (141) (97) (61)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111011) (73) (59) (3B)   ;
;112;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101111) (57) (47) (2F)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000010111) (27) (23) (17)   ;(000000000000001011) (13) (11) (0B)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;
;120;(111111111111010111) (777727) (262103) (3FFD7)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000001) (1) (1) (01)    ;(111111111110011100) (777634) (262044) (3FF9C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000001010000) (120) (80) (50)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000100000) (40) (32) (20)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;
;136;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000001101) (15) (13) (0D)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000110) (6) (6) (06)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;144;(000000000000011010) (32) (26) (1A)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;152;(000000000010010011) (223) (147) (93)    ;(111111111101010110) (777526) (261974) (3FF56)   ;(000000000011000011) (303) (195) (C3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011111100) (374) (252) (FC)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000101000000) (500) (320) (140)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;
;160;(000000000110001111) (617) (399) (18F)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111101100) (754) (492) (1EC)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000001001011000) (1130) (600) (258)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;
;168;(000000001101101101) (1555) (877) (36D)    ;(111111110000111110) (776076) (261182) (3FC3E)   ;(000000010000011111) (2037) (1055) (41F)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000011000000000) (3000) (1536) (600)   ;(111111100101100011) (774543) (260451) (3F963)   ;
;176;(000000011101010001) (3521) (1873) (751)    ;(111111011111100000) (773740) (260064) (3F7E0)   ;(000000100100010001) (4421) (2321) (911)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;
;184;(000001011001111001) (13171) (5753) (1679)    ;(111110001100011110) (761436) (254750) (3E31E)   ;(000010100000110011) (24063) (10291) (2833)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(001011011001010110) (133126) (46678) (B656)   ;(001110100100100010) (164442) (59682) (E922)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(000010100100011010) (24432) (10522) (291A)   ;
;192;(111110001100110111) (761467) (254775) (3E337)    ;(000001010111111001) (12771) (5625) (15F9)   ;(111110111001100000) (767140) (257632) (3EE60)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000101010100011) (5243) (2723) (AA3)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000100000100000) (4040) (2080) (820)   ;
;200;(111111100011010010) (774322) (260306) (3F8D2)    ;(000000011001100000) (3140) (1632) (660)   ;(111111101001010001) (775121) (260689) (3FA51)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010000010011) (2023) (1043) (413)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000001101000110) (1506) (838) (346)   ;
;208;(111111110100010001) (776421) (261393) (3FD11)    ;(000000001010100000) (1240) (672) (2A0)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;(000000001000010111) (1027) (535) (217)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000101000111) (507) (327) (147)   ;
;216;(111111111011100010) (777342) (261858) (3FEE2)    ;(000000000011111001) (371) (249) (F9)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010111000) (270) (184) (B8)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010000010) (202) (130) (82)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001010111) (127) (87) (57)   ;
;224;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000110100) (64) (52) (34)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011000) (30) (24) (18)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000101) (5) (5) (05)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;232;(000000000000010010) (22) (18) (12)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000100001) (41) (33) (21)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;240;(000000000000100101) (45) (37) (25)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000110000) (60) (48) (30)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000001010110) (126) (86) (56)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;248;(111111111110000110) (777606) (262022) (3FF86)    ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ALTSYNCRAM                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111110) (777776) (262142) (3FFFE)    ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000011) (777603) (262019) (3FF83)   ;(000000000001010110) (126) (86) (56)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000000110000) (60) (48) (30)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100111) (47) (39) (27)   ;
;8;(111111111111011011) (777733) (262107) (3FFDB)    ;(000000000000100101) (45) (37) (25)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100001) (41) (33) (21)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000011011) (33) (27) (1B)   ;
;16;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000000000010010) (22) (18) (12)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011000) (30) (24) (18)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;24;(000000000000110100) (64) (52) (34)    ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001010111) (127) (87) (57)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010000010) (202) (130) (82)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111000) (270) (184) (B8)   ;(111111111100101001) (777451) (261929) (3FF29)   ;
;32;(000000000011111001) (371) (249) (F9)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101000111) (507) (327) (147)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000001000010111) (1027) (535) (217)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;
;40;(000000001010100000) (1240) (672) (2A0)    ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101000110) (1506) (838) (346)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000010000010011) (2023) (1043) (413)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101001010001) (775121) (260689) (3FA51)   ;
;48;(000000011001100000) (3140) (1632) (660)    ;(111111100011010010) (774322) (260306) (3F8D2)   ;(000000100000100000) (4040) (2080) (820)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000101010100011) (5243) (2723) (AA3)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111110111001100000) (767140) (257632) (3EE60)   ;
;56;(000001010111111001) (12771) (5625) (15F9)    ;(111110001100110111) (761467) (254775) (3E337)   ;(000010100100011010) (24432) (10522) (291A)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(001110100100100010) (164442) (59682) (E922)   ;(001011011001010110) (133126) (46678) (B656)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(000010100000110011) (24063) (10291) (2833)   ;
;64;(111110001100011110) (761436) (254750) (3E31E)    ;(000001011001111001) (13171) (5753) (1679)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000100100010001) (4421) (2321) (911)   ;
;72;(111111011111100000) (773740) (260064) (3F7E0)    ;(000000011101010001) (3521) (1873) (751)   ;(111111100101100011) (774543) (260451) (3F963)   ;(000000011000000000) (3000) (1536) (600)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010000011111) (2037) (1055) (41F)   ;
;80;(111111110000111110) (776076) (261182) (3FC3E)    ;(000000001101101101) (1555) (877) (36D)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001001011000) (1130) (600) (258)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000000111101100) (754) (492) (1EC)   ;
;88;(111111111001000100) (777104) (261700) (3FE44)    ;(000000000110001111) (617) (399) (18F)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;(000000000101000000) (500) (320) (140)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000011111100) (374) (252) (FC)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011000011) (303) (195) (C3)   ;
;96;(111111111101010110) (777526) (261974) (3FF56)    ;(000000000010010011) (223) (147) (93)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001001010) (112) (74) (4A)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000101111) (57) (47) (2F)   ;
;104;(111111111111011100) (777734) (262108) (3FFDC)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000110) (6) (6) (06)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;112;(000000000000001101) (15) (13) (0D)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000100000) (40) (32) (20)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000001010000) (120) (80) (50)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;120;(111111111110011100) (777634) (262044) (3FF9C)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000100) (4) (4) (04)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010111) (27) (23) (17)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100110) (46) (38) (26)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;136;(000000000000101111) (57) (47) (2F)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001100001) (141) (97) (61)   ;(111111111110010011) (777623) (262035) (3FF93)   ;
;144;(000000000001111001) (171) (121) (79)    ;(111111111101111001) (777571) (262009) (3FF79)   ;(000000000010010110) (226) (150) (96)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100010101) (777425) (261909) (3FF15)   ;
;152;(000000000011111111) (377) (255) (FF)    ;(111111111011101100) (777354) (261868) (3FEEC)   ;(000000000100101001) (451) (297) (129)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000101010111) (527) (343) (157)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000110000111) (607) (391) (187)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;160;(000000000110111011) (673) (443) (1BB)    ;(111111111000101010) (777052) (261674) (3FE2A)   ;(000000000111110001) (761) (497) (1F1)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001001101000) (1150) (616) (268)   ;(111111110101111001) (776571) (261497) (3FD79)   ;
;168;(000000001010101000) (1250) (680) (2A8)    ;(111111110100110111) (776467) (261431) (3FD37)   ;(000000001011101100) (1354) (748) (2EC)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001100110101) (1465) (821) (335)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001110000101) (1605) (901) (385)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;
;176;(000000001111100000) (1740) (992) (3E0)    ;(111111101111101100) (775754) (261100) (3FBEC)   ;(000000010001001101) (2115) (1101) (44D)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;
;184;(000000011011100011) (3343) (1763) (6E3)    ;(111111100000000110) (774006) (260102) (3F806)   ;(000000100111000110) (4706) (2502) (9C6)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000001100010011100) (14234) (6300) (189C)   ;(010100001010001111) (241217) (82575) (1428F)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(000000011011100101) (3345) (1765) (6E5)   ;
;192;(111111110001010111) (776127) (261207) (3FC57)    ;(000000001000000101) (1005) (517) (205)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;(000000000001011110) (136) (94) (5E)   ;(000000000000011001) (31) (25) (19)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100010111) (777427) (261911) (3FF17)   ;
;200;(000000000100010010) (422) (274) (112)    ;(111111111011001111) (777317) (261839) (3FECF)   ;(000000000101001010) (512) (330) (14A)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101111101) (575) (381) (17D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;
;208;(000000000110000011) (603) (387) (183)    ;(111111111001111101) (777175) (261757) (3FE7D)   ;(000000000110000000) (600) (384) (180)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000101110111) (567) (375) (177)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101101000) (550) (360) (168)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;
;216;(000000000101010101) (525) (341) (155)    ;(111111111010110110) (777266) (261814) (3FEB6)   ;(000000000100111111) (477) (319) (13F)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100100111) (447) (295) (127)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;
;224;(000000000011110011) (363) (243) (F3)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000010111111) (277) (191) (BF)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;232;(000000000010001111) (217) (143) (8F)    ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000001111001) (171) (121) (79)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001100100) (144) (100) (64)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;240;(000000000001000100) (104) (68) (44)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111001) (71) (57) (39)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110000) (60) (48) (30)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;248;(111111111101010100) (777524) (261972) (3FF54)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ALTSYNCRAM                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110101) (777765) (262133) (3FFF5)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;
;8;(000000000000001001) (11) (9) (09)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;
;16;(111111111111111101) (777775) (262141) (3FFFD)    ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;24;(111111111111111010) (777772) (262138) (3FFFA)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;
;32;(000000000000001011) (13) (11) (0B)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;
;40;(111111111111110101) (777765) (262133) (3FFF5)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;
;48;(000000000000000100) (4) (4) (04)    ;(000000000000001000) (10) (8) (08)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000111) (7) (7) (07)   ;
;56;(000000000000000100) (4) (4) (04)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;64;(111111111111110101) (777765) (262133) (3FFF5)    ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001010) (12) (10) (0A)   ;
;72;(000000000000001100) (14) (12) (0C)    ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;80;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;88;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;
;96;(000000000000001011) (13) (11) (0B)    ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;
;104;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;
;112;(000000000000001001) (11) (9) (09)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;
;120;(000000000000000001) (1) (1) (01)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;128;(111111111111110100) (777764) (262132) (3FFF4)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010000) (20) (16) (10)   ;
;136;(000000000000010001) (21) (17) (11)    ;(000000000000010000) (20) (16) (10)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;144;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;
;152;(000000000000000001) (1) (1) (01)    ;(000000000000000110) (6) (6) (06)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010000) (20) (16) (10)   ;
;160;(000000000000001101) (15) (13) (0D)    ;(000000000000001000) (10) (8) (08)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;
;168;(111111111111101100) (777754) (262124) (3FFEC)    ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001100) (14) (12) (0C)   ;
;176;(000000000000010001) (21) (17) (11)    ;(000000000000010101) (25) (21) (15)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010011) (23) (19) (13)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000011) (3) (3) (03)   ;
;184;(111111111111111100) (777774) (262140) (3FFFC)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101101) (777755) (262125) (3FFED)   ;
;192;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010100) (24) (20) (14)   ;(000000000000011000) (30) (24) (18)   ;(000000000000011010) (32) (26) (1A)   ;
;200;(000000000000011010) (32) (26) (1A)    ;(000000000000010111) (27) (23) (17)   ;(000000000000010011) (23) (19) (13)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000000101) (5) (5) (05)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;208;(111111111111101000) (777750) (262120) (3FFE8)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;
;216;(000000000000001000) (10) (8) (08)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000010111) (27) (23) (17)   ;
;224;(000000000000010000) (20) (16) (10)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;
;232;(111111111111011110) (777736) (262110) (3FFDE)    ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001000) (10) (8) (08)   ;(000000000000010011) (23) (19) (13)   ;(000000000000011100) (34) (28) (1C)   ;
;240;(000000000000100010) (42) (34) (22)    ;(000000000000100110) (46) (38) (26)   ;(000000000000100111) (47) (39) (27)   ;(000000000000100100) (44) (36) (24)   ;(000000000000011110) (36) (30) (1E)   ;(000000000000010101) (25) (21) (15)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;
;248;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;
;256;(111111111111101110) (777756) (262126) (3FFEE)    ;(111111111111111011) (777773) (262139) (3FFFB)   ;(000000000000001001) (11) (9) (09)   ;(000000000000010110) (26) (22) (16)   ;(000000000000100010) (42) (34) (22)   ;(000000000000101011) (53) (43) (2B)   ;(000000000000110000) (60) (48) (30)   ;(000000000000110001) (61) (49) (31)   ;
;264;(000000000000101110) (56) (46) (2E)    ;(000000000000100111) (47) (39) (27)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000001110) (16) (14) (0E)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111100001) (777741) (262113) (3FFE1)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;272;(111111111111001100) (777714) (262092) (3FFCC)    ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(000000000000001001) (11) (9) (09)   ;
;280;(000000000000011011) (33) (27) (1B)    ;(000000000000101010) (52) (42) (2A)   ;(000000000000110111) (67) (55) (37)   ;(000000000000111110) (76) (62) (3E)   ;(000000000001000001) (101) (65) (41)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110101) (65) (53) (35)   ;(000000000000100111) (47) (39) (27)   ;
;288;(000000000000010101) (25) (21) (15)    ;(000000000000000001) (1) (1) (01)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;296;(111111111110111100) (777674) (262076) (3FFBC)    ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000001001) (11) (9) (09)   ;(000000000000100001) (41) (33) (21)   ;(000000000000110111) (67) (55) (37)   ;(000000000001001001) (111) (73) (49)   ;
;304;(000000000001010100) (124) (84) (54)    ;(000000000001011001) (131) (89) (59)   ;(000000000001010101) (125) (85) (55)   ;(000000000001001010) (112) (74) (4A)   ;(000000000000111000) (70) (56) (38)   ;(000000000000100000) (40) (32) (20)   ;(000000000000000101) (5) (5) (05)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;312;(111111111111001100) (777714) (262092) (3FFCC)    ;(111111111110110100) (777664) (262068) (3FFB4)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111110011000) (777630) (262040) (3FF98)   ;(111111111110010111) (777627) (262039) (3FF97)   ;(111111111110011111) (777637) (262047) (3FF9F)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;
;320;(111111111111101000) (777750) (262120) (3FFE8)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000101100) (54) (44) (2C)   ;(000000000001001100) (114) (76) (4C)   ;(000000000001100110) (146) (102) (66)   ;(000000000001111000) (170) (120) (78)   ;(000000000010000000) (200) (128) (80)   ;(000000000001111100) (174) (124) (7C)   ;
;328;(000000000001101101) (155) (109) (6D)    ;(000000000001010100) (124) (84) (54)   ;(000000000000110010) (62) (50) (32)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111110110111) (777667) (262071) (3FFB7)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111101110111) (777567) (262007) (3FF77)   ;
;336;(111111111101100110) (777546) (261990) (3FF66)    ;(111111111101100011) (777543) (261987) (3FF63)   ;(111111111101101110) (777556) (261998) (3FF6E)   ;(111111111110000111) (777607) (262023) (3FF87)   ;(111111111110101100) (777654) (262060) (3FFAC)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(000000000000001110) (16) (14) (0E)   ;(000000000001000010) (102) (66) (42)   ;
;344;(000000000001110011) (163) (115) (73)    ;(000000000010011100) (234) (156) (9C)   ;(000000000010111000) (270) (184) (B8)   ;(000000000011000101) (305) (197) (C5)   ;(000000000011000000) (300) (192) (C0)   ;(000000000010101001) (251) (169) (A9)   ;(000000000010000001) (201) (129) (81)   ;(000000000001001100) (114) (76) (4C)   ;
;352;(000000000000001101) (15) (13) (0D)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(111111111110001001) (777611) (262025) (3FF89)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(111111111100100100) (777444) (261924) (3FF24)   ;(111111111100001010) (777412) (261898) (3FF0A)   ;(111111111100000110) (777406) (261894) (3FF06)   ;(111111111100011010) (777432) (261914) (3FF1A)   ;
;360;(111111111101000011) (777503) (261955) (3FF43)    ;(111111111110000001) (777601) (262017) (3FF81)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(000000000000100010) (42) (34) (22)   ;(000000000001111001) (171) (121) (79)   ;(000000000011001000) (310) (200) (C8)   ;(000000000100001000) (410) (264) (108)   ;(000000000100110011) (463) (307) (133)   ;
;368;(000000000101000011) (503) (323) (143)    ;(000000000100110110) (466) (310) (136)   ;(000000000100001010) (412) (266) (10A)   ;(000000000011000011) (303) (195) (C3)   ;(000000000001100101) (145) (101) (65)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111110001000) (777610) (262024) (3FF88)   ;(111111111100011100) (777434) (261916) (3FF1C)   ;
;376;(111111111011000000) (777300) (261824) (3FEC0)    ;(111111111001111110) (777176) (261758) (3FE7E)   ;(111111111001011101) (777135) (261725) (3FE5D)   ;(111111111001100010) (777142) (261730) (3FE62)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(111111111101010111) (777527) (261975) (3FF57)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;
;384;(000000000001110111) (167) (119) (77)    ;(000000000100001001) (411) (265) (109)   ;(000000000110001001) (611) (393) (189)   ;(000000000111101010) (752) (490) (1EA)   ;(000000001000100001) (1041) (545) (221)   ;(000000001000100110) (1046) (550) (226)   ;(000000000111110101) (765) (501) (1F5)   ;(000000000110010001) (621) (401) (191)   ;
;392;(000000000100000000) (400) (256) (100)    ;(000000000001001101) (115) (77) (4D)   ;(111111111110001000) (777610) (262024) (3FF88)   ;(111111111011000100) (777304) (261828) (3FEC4)   ;(111111111000010100) (777024) (261652) (3FE14)   ;(111111110110001011) (776613) (261515) (3FD8B)   ;(111111110100111000) (776470) (261432) (3FD38)   ;(111111110100100111) (776447) (261415) (3FD27)   ;
;400;(111111110101011101) (776535) (261469) (3FD5D)    ;(111111110111011001) (776731) (261593) (3FDD9)   ;(111111111010010100) (777224) (261780) (3FE94)   ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000010000001) (201) (129) (81)   ;(000000000110000111) (607) (391) (187)   ;(000000001001110100) (1164) (628) (274)   ;(000000001100110001) (1461) (817) (331)   ;
;408;(000000001110100110) (1646) (934) (3A6)    ;(000000001111000100) (1704) (964) (3C4)   ;(000000001110000011) (1603) (899) (383)   ;(000000001011100100) (1344) (740) (2E4)   ;(000000000111110000) (760) (496) (1F0)   ;(000000000010111101) (275) (189) (BD)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(111111111000001000) (777010) (261640) (3FE08)   ;
;416;(111111110011001010) (776312) (261322) (3FCCA)    ;(111111101111001110) (775716) (261070) (3FBCE)   ;(111111101100110000) (775460) (260912) (3FB30)   ;(111111101100000111) (775407) (260871) (3FB07)   ;(111111101101011101) (775535) (260957) (3FB5D)   ;(111111110000110010) (776062) (261170) (3FC32)   ;(111111110101110110) (776566) (261494) (3FD76)   ;(111111111100001111) (777417) (261903) (3FF0F)   ;
;424;(000000000011011001) (331) (217) (D9)    ;(000000001010100111) (1247) (679) (2A7)   ;(000000010001001010) (2112) (1098) (44A)   ;(000000010110010100) (2624) (1428) (594)   ;(000000011001011110) (3136) (1630) (65E)   ;(000000011010001100) (3214) (1676) (68C)   ;(000000011000001111) (3017) (1551) (60F)   ;(000000010011101011) (2353) (1259) (4EB)   ;
;432;(000000001100110100) (1464) (820) (334)    ;(000000000100001111) (417) (271) (10F)   ;(111111111010101110) (777256) (261806) (3FEAE)   ;(111111110001001100) (776114) (261196) (3FC4C)   ;(111111101000101010) (775052) (260650) (3FA2A)   ;(111111100010000100) (774204) (260228) (3F884)   ;(111111011110001100) (773614) (259980) (3F78C)   ;(111111011101101000) (773550) (259944) (3F768)   ;
;440;(111111100000100110) (774046) (260134) (3F826)    ;(111111100111000010) (774702) (260546) (3F9C2)   ;(111111110000011100) (776034) (261148) (3FC1C)   ;(111111111100000010) (777402) (261890) (3FF02)   ;(000000001000101101) (1055) (557) (22D)   ;(000000010101001110) (2516) (1358) (54E)   ;(000000100000001111) (4017) (2063) (80F)   ;(000000101000100000) (5040) (2592) (A20)   ;
;448;(000000101101000001) (5501) (2881) (B41)    ;(000000101101000100) (5504) (2884) (B44)   ;(000000101000010111) (5027) (2583) (A17)   ;(000000011111001001) (3711) (1993) (7C9)   ;(000000010010000101) (2205) (1157) (485)   ;(000000000010010110) (226) (150) (96)   ;(111111110001011010) (776132) (261210) (3FC5A)   ;(111111100001000000) (774100) (260160) (3F840)   ;
;456;(111111010010111001) (772271) (259257) (3F4B9)    ;(111111001000101100) (771054) (258604) (3F22C)   ;(111111000011101110) (770356) (258286) (3F0EE)   ;(111111000100110110) (770466) (258358) (3F136)   ;(111111001100010101) (771425) (258837) (3F315)   ;(111111011001110000) (773160) (259696) (3F670)   ;(111111101100000101) (775405) (260869) (3FB05)   ;(000000000001101011) (153) (107) (6B)   ;
;464;(000000011000011110) (3036) (1566) (61E)    ;(000000101110000110) (5606) (2950) (B86)   ;(000001000000001110) (10016) (4110) (100E)   ;(000001001100101001) (11451) (4905) (1329)   ;(000001010001101101) (12155) (5229) (146D)   ;(000001001110010111) (11627) (5015) (1397)   ;(000001000010011010) (10232) (4250) (109A)   ;(000000101110100010) (5642) (2978) (BA2)   ;
;472;(000000010100010100) (2424) (1300) (514)    ;(111111110110000101) (776605) (261509) (3FD85)   ;(111111010110110001) (772661) (259505) (3F5B1)   ;(111110111001101010) (767152) (257642) (3EE6A)   ;(111110100010000001) (764201) (256129) (3E881)   ;(111110010010101111) (762257) (255151) (3E4AF)   ;(111110001110000110) (761606) (254854) (3E386)   ;(111110010101011001) (762531) (255321) (3E559)   ;
;480;(111110101000110010) (765062) (256562) (3EA32)    ;(111111000111001001) (770711) (258505) (3F1C9)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(000000011010010111) (3227) (1687) (697)   ;(000001000111011111) (10737) (4575) (11DF)   ;(000001110000110100) (16064) (7220) (1C34)   ;(000010010001100101) (22145) (9317) (2465)   ;(000010100101100010) (24542) (10594) (2962)   ;
;488;(000010101001010101) (25125) (10837) (2A55)    ;(000010011010111101) (23275) (9917) (26BD)   ;(000001111010000111) (17207) (7815) (1E87)   ;(000001001000010101) (11025) (4629) (1215)   ;(000000001000111111) (1077) (575) (23F)   ;(111111000001010000) (770120) (258128) (3F050)   ;(111101110111101010) (756752) (253418) (3DDEA)   ;(111100110011101101) (746355) (249069) (3CCED)   ;
;496;(111011111101001110) (737516) (245582) (3BF4E)    ;(111011011011110011) (733363) (243443) (3B6F3)   ;(111011010110000000) (732600) (243072) (3B580)   ;(111011110000110111) (736067) (244791) (3BC37)   ;(111100101111010001) (745721) (248785) (3CBD1)   ;(111110010001101000) (762150) (255080) (3E468)   ;(000000010101101010) (2552) (1386) (56A)   ;(000010110110011011) (26633) (11675) (2D9B)   ;
;504;(000101101100100101) (55445) (23333) (5B25)    ;(001000101110110001) (105661) (35761) (8BB1)   ;(001011110010010101) (136225) (48277) (BC95)   ;(001110101011111011) (165373) (60155) (EAFB)   ;(010001010000011101) (212035) (70685) (1141D)   ;(010011010101110101) (232565) (79221) (13575)   ;(010100110011101111) (246357) (85231) (14CEF)   ;(010101100100001110) (254416) (88334) (1590E)   ;
;512;(010101100100001110) (254416) (88334) (1590E)    ;(010100110011101111) (246357) (85231) (14CEF)   ;(010011010101110101) (232565) (79221) (13575)   ;(010001010000011101) (212035) (70685) (1141D)   ;(001110101011111011) (165373) (60155) (EAFB)   ;(001011110010010101) (136225) (48277) (BC95)   ;(001000101110110001) (105661) (35761) (8BB1)   ;(000101101100100101) (55445) (23333) (5B25)   ;
;520;(000010110110011011) (26633) (11675) (2D9B)    ;(000000010101101010) (2552) (1386) (56A)   ;(111110010001101000) (762150) (255080) (3E468)   ;(111100101111010001) (745721) (248785) (3CBD1)   ;(111011110000110111) (736067) (244791) (3BC37)   ;(111011010110000000) (732600) (243072) (3B580)   ;(111011011011110011) (733363) (243443) (3B6F3)   ;(111011111101001110) (737516) (245582) (3BF4E)   ;
;528;(111100110011101101) (746355) (249069) (3CCED)    ;(111101110111101010) (756752) (253418) (3DDEA)   ;(111111000001010000) (770120) (258128) (3F050)   ;(000000001000111111) (1077) (575) (23F)   ;(000001001000010101) (11025) (4629) (1215)   ;(000001111010000111) (17207) (7815) (1E87)   ;(000010011010111101) (23275) (9917) (26BD)   ;(000010101001010101) (25125) (10837) (2A55)   ;
;536;(000010100101100010) (24542) (10594) (2962)    ;(000010010001100101) (22145) (9317) (2465)   ;(000001110000110100) (16064) (7220) (1C34)   ;(000001000111011111) (10737) (4575) (11DF)   ;(000000011010010111) (3227) (1687) (697)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(111111000111001001) (770711) (258505) (3F1C9)   ;(111110101000110010) (765062) (256562) (3EA32)   ;
;544;(111110010101011001) (762531) (255321) (3E559)    ;(111110001110000110) (761606) (254854) (3E386)   ;(111110010010101111) (762257) (255151) (3E4AF)   ;(111110100010000001) (764201) (256129) (3E881)   ;(111110111001101010) (767152) (257642) (3EE6A)   ;(111111010110110001) (772661) (259505) (3F5B1)   ;(111111110110000101) (776605) (261509) (3FD85)   ;(000000010100010100) (2424) (1300) (514)   ;
;552;(000000101110100010) (5642) (2978) (BA2)    ;(000001000010011010) (10232) (4250) (109A)   ;(000001001110010111) (11627) (5015) (1397)   ;(000001010001101101) (12155) (5229) (146D)   ;(000001001100101001) (11451) (4905) (1329)   ;(000001000000001110) (10016) (4110) (100E)   ;(000000101110000110) (5606) (2950) (B86)   ;(000000011000011110) (3036) (1566) (61E)   ;
;560;(000000000001101011) (153) (107) (6B)    ;(111111101100000101) (775405) (260869) (3FB05)   ;(111111011001110000) (773160) (259696) (3F670)   ;(111111001100010101) (771425) (258837) (3F315)   ;(111111000100110110) (770466) (258358) (3F136)   ;(111111000011101110) (770356) (258286) (3F0EE)   ;(111111001000101100) (771054) (258604) (3F22C)   ;(111111010010111001) (772271) (259257) (3F4B9)   ;
;568;(111111100001000000) (774100) (260160) (3F840)    ;(111111110001011010) (776132) (261210) (3FC5A)   ;(000000000010010110) (226) (150) (96)   ;(000000010010000101) (2205) (1157) (485)   ;(000000011111001001) (3711) (1993) (7C9)   ;(000000101000010111) (5027) (2583) (A17)   ;(000000101101000100) (5504) (2884) (B44)   ;(000000101101000001) (5501) (2881) (B41)   ;
;576;(000000101000100000) (5040) (2592) (A20)    ;(000000100000001111) (4017) (2063) (80F)   ;(000000010101001110) (2516) (1358) (54E)   ;(000000001000101101) (1055) (557) (22D)   ;(111111111100000010) (777402) (261890) (3FF02)   ;(111111110000011100) (776034) (261148) (3FC1C)   ;(111111100111000010) (774702) (260546) (3F9C2)   ;(111111100000100110) (774046) (260134) (3F826)   ;
;584;(111111011101101000) (773550) (259944) (3F768)    ;(111111011110001100) (773614) (259980) (3F78C)   ;(111111100010000100) (774204) (260228) (3F884)   ;(111111101000101010) (775052) (260650) (3FA2A)   ;(111111110001001100) (776114) (261196) (3FC4C)   ;(111111111010101110) (777256) (261806) (3FEAE)   ;(000000000100001111) (417) (271) (10F)   ;(000000001100110100) (1464) (820) (334)   ;
;592;(000000010011101011) (2353) (1259) (4EB)    ;(000000011000001111) (3017) (1551) (60F)   ;(000000011010001100) (3214) (1676) (68C)   ;(000000011001011110) (3136) (1630) (65E)   ;(000000010110010100) (2624) (1428) (594)   ;(000000010001001010) (2112) (1098) (44A)   ;(000000001010100111) (1247) (679) (2A7)   ;(000000000011011001) (331) (217) (D9)   ;
;600;(111111111100001111) (777417) (261903) (3FF0F)    ;(111111110101110110) (776566) (261494) (3FD76)   ;(111111110000110010) (776062) (261170) (3FC32)   ;(111111101101011101) (775535) (260957) (3FB5D)   ;(111111101100000111) (775407) (260871) (3FB07)   ;(111111101100110000) (775460) (260912) (3FB30)   ;(111111101111001110) (775716) (261070) (3FBCE)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;608;(111111111000001000) (777010) (261640) (3FE08)    ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111101) (275) (189) (BD)   ;(000000000111110000) (760) (496) (1F0)   ;(000000001011100100) (1344) (740) (2E4)   ;(000000001110000011) (1603) (899) (383)   ;(000000001111000100) (1704) (964) (3C4)   ;(000000001110100110) (1646) (934) (3A6)   ;
;616;(000000001100110001) (1461) (817) (331)    ;(000000001001110100) (1164) (628) (274)   ;(000000000110000111) (607) (391) (187)   ;(000000000010000001) (201) (129) (81)   ;(111111111101111101) (777575) (262013) (3FF7D)   ;(111111111010010100) (777224) (261780) (3FE94)   ;(111111110111011001) (776731) (261593) (3FDD9)   ;(111111110101011101) (776535) (261469) (3FD5D)   ;
;624;(111111110100100111) (776447) (261415) (3FD27)    ;(111111110100111000) (776470) (261432) (3FD38)   ;(111111110110001011) (776613) (261515) (3FD8B)   ;(111111111000010100) (777024) (261652) (3FE14)   ;(111111111011000100) (777304) (261828) (3FEC4)   ;(111111111110001000) (777610) (262024) (3FF88)   ;(000000000001001101) (115) (77) (4D)   ;(000000000100000000) (400) (256) (100)   ;
;632;(000000000110010001) (621) (401) (191)    ;(000000000111110101) (765) (501) (1F5)   ;(000000001000100110) (1046) (550) (226)   ;(000000001000100001) (1041) (545) (221)   ;(000000000111101010) (752) (490) (1EA)   ;(000000000110001001) (611) (393) (189)   ;(000000000100001001) (411) (265) (109)   ;(000000000001110111) (167) (119) (77)   ;
;640;(111111111111100010) (777742) (262114) (3FFE2)    ;(111111111101010111) (777527) (261975) (3FF57)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(111111111001100010) (777142) (261730) (3FE62)   ;(111111111001011101) (777135) (261725) (3FE5D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;
;648;(111111111100011100) (777434) (261916) (3FF1C)    ;(111111111110001000) (777610) (262024) (3FF88)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000001100101) (145) (101) (65)   ;(000000000011000011) (303) (195) (C3)   ;(000000000100001010) (412) (266) (10A)   ;(000000000100110110) (466) (310) (136)   ;(000000000101000011) (503) (323) (143)   ;
;656;(000000000100110011) (463) (307) (133)    ;(000000000100001000) (410) (264) (108)   ;(000000000011001000) (310) (200) (C8)   ;(000000000001111001) (171) (121) (79)   ;(000000000000100010) (42) (34) (22)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(111111111110000001) (777601) (262017) (3FF81)   ;(111111111101000011) (777503) (261955) (3FF43)   ;
;664;(111111111100011010) (777432) (261914) (3FF1A)    ;(111111111100000110) (777406) (261894) (3FF06)   ;(111111111100001010) (777412) (261898) (3FF0A)   ;(111111111100100100) (777444) (261924) (3FF24)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(111111111110001001) (777611) (262025) (3FF89)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000001101) (15) (13) (0D)   ;
;672;(000000000001001100) (114) (76) (4C)    ;(000000000010000001) (201) (129) (81)   ;(000000000010101001) (251) (169) (A9)   ;(000000000011000000) (300) (192) (C0)   ;(000000000011000101) (305) (197) (C5)   ;(000000000010111000) (270) (184) (B8)   ;(000000000010011100) (234) (156) (9C)   ;(000000000001110011) (163) (115) (73)   ;
;680;(000000000001000010) (102) (66) (42)    ;(000000000000001110) (16) (14) (0E)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111110101100) (777654) (262060) (3FFAC)   ;(111111111110000111) (777607) (262023) (3FF87)   ;(111111111101101110) (777556) (261998) (3FF6E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;688;(111111111101110111) (777567) (262007) (3FF77)    ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111110110111) (777667) (262071) (3FFB7)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000110010) (62) (50) (32)   ;(000000000001010100) (124) (84) (54)   ;(000000000001101101) (155) (109) (6D)   ;
;696;(000000000001111100) (174) (124) (7C)    ;(000000000010000000) (200) (128) (80)   ;(000000000001111000) (170) (120) (78)   ;(000000000001100110) (146) (102) (66)   ;(000000000001001100) (114) (76) (4C)   ;(000000000000101100) (54) (44) (2C)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;704;(111111111111001001) (777711) (262089) (3FFC9)    ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111110011111) (777637) (262047) (3FF9F)   ;(111111111110010111) (777627) (262039) (3FF97)   ;(111111111110011000) (777630) (262040) (3FF98)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111110110100) (777664) (262068) (3FFB4)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;
;712;(111111111111101000) (777750) (262120) (3FFE8)    ;(000000000000000101) (5) (5) (05)   ;(000000000000100000) (40) (32) (20)   ;(000000000000111000) (70) (56) (38)   ;(000000000001001010) (112) (74) (4A)   ;(000000000001010101) (125) (85) (55)   ;(000000000001011001) (131) (89) (59)   ;(000000000001010100) (124) (84) (54)   ;
;720;(000000000001001001) (111) (73) (49)    ;(000000000000110111) (67) (55) (37)   ;(000000000000100001) (41) (33) (21)   ;(000000000000001001) (11) (9) (09)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;
;728;(111111111110110101) (777665) (262069) (3FFB5)    ;(111111111110110101) (777665) (262069) (3FFB5)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000010101) (25) (21) (15)   ;
;736;(000000000000100111) (47) (39) (27)    ;(000000000000110101) (65) (53) (35)   ;(000000000000111110) (76) (62) (3E)   ;(000000000001000001) (101) (65) (41)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110111) (67) (55) (37)   ;(000000000000101010) (52) (42) (2A)   ;(000000000000011011) (33) (27) (1B)   ;
;744;(000000000000001001) (11) (9) (09)    ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;
;752;(111111111111010101) (777725) (262101) (3FFD5)    ;(111111111111100001) (777741) (262113) (3FFE1)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000100111) (47) (39) (27)   ;(000000000000101110) (56) (46) (2E)   ;
;760;(000000000000110001) (61) (49) (31)    ;(000000000000110000) (60) (48) (30)   ;(000000000000101011) (53) (43) (2B)   ;(000000000000100010) (42) (34) (22)   ;(000000000000010110) (26) (22) (16)   ;(000000000000001001) (11) (9) (09)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;768;(111111111111100011) (777743) (262115) (3FFE3)    ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;776;(111111111111111110) (777776) (262142) (3FFFE)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000010101) (25) (21) (15)   ;(000000000000011110) (36) (30) (1E)   ;(000000000000100100) (44) (36) (24)   ;(000000000000100111) (47) (39) (27)   ;(000000000000100110) (46) (38) (26)   ;(000000000000100010) (42) (34) (22)   ;
;784;(000000000000011100) (34) (28) (1C)    ;(000000000000010011) (23) (19) (13)   ;(000000000000001000) (10) (8) (08)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;
;792;(111111111111011101) (777735) (262109) (3FFDD)    ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000111) (7) (7) (07)   ;(000000000000010000) (20) (16) (10)   ;
;800;(000000000000010111) (27) (23) (17)    ;(000000000000011100) (34) (28) (1C)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000010111) (27) (23) (17)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001000) (10) (8) (08)   ;
;808;(111111111111111111) (777777) (262143) (3FFFF)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;816;(111111111111101110) (777756) (262126) (3FFEE)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011010) (32) (26) (1A)   ;
;824;(000000000000011010) (32) (26) (1A)    ;(000000000000011000) (30) (24) (18)   ;(000000000000010100) (24) (20) (14)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000000) (0) (0) (00)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;832;(111111111111101101) (777755) (262125) (3FFED)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;
;840;(000000000000000011) (3) (3) (03)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010001) (21) (17) (11)   ;
;848;(000000000000001100) (14) (12) (0C)    ;(000000000000000111) (7) (7) (07)   ;(000000000000000000) (0) (0) (00)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;
;856;(111111111111101100) (777754) (262124) (3FFEC)    ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000010) (2) (2) (02)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001101) (15) (13) (0D)   ;
;864;(000000000000010000) (20) (16) (10)    ;(000000000000010011) (23) (19) (13)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;
;872;(111111111111111011) (777773) (262139) (3FFFB)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;
;880;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;
;888;(000000000000010000) (20) (16) (10)    ;(000000000000001110) (16) (14) (0E)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;896;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;
;904;(000000000000000110) (6) (6) (06)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;
;912;(000000000000000101) (5) (5) (05)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;920;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001011) (13) (11) (0B)   ;
;928;(000000000000001101) (15) (13) (0D)    ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;936;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;944;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;
;952;(000000000000001010) (12) (10) (0A)    ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;
;960;(111111111111110100) (777764) (262132) (3FFF4)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;
;968;(000000000000000111) (7) (7) (07)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000100) (4) (4) (04)   ;
;976;(000000000000000001) (1) (1) (01)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;
;984;(111111111111110111) (777767) (262135) (3FFF7)    ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;
;992;(000000000000001100) (14) (12) (0C)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;
;1000;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;1008;(000000000000000001) (1) (1) (01)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001001) (11) (9) (09)   ;
;1016;(000000000000000111) (7) (7) (07)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ALTSYNCRAM                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000001011) (13) (11) (0B)    ;(000000000000000010) (2) (2) (02)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;
;8;(111111111111011100) (777734) (262108) (3FFDC)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000000) (0) (0) (00)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001101) (15) (13) (0D)   ;
;16;(000000000000001101) (15) (13) (0D)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000000100) (4) (4) (04)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;24;(111111111111111100) (777774) (262140) (3FFFC)    ;(000000000000000100) (4) (4) (04)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;
;32;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000010001) (21) (17) (11)   ;
;40;(000000000000001111) (17) (15) (0F)    ;(000000000000001001) (11) (9) (09)   ;(000000000000000000) (0) (0) (00)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;48;(000000000000000000) (0) (0) (00)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001001) (11) (9) (09)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;56;(111111111111101010) (777752) (262122) (3FFEA)    ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000011) (3) (3) (03)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000011000) (30) (24) (18)   ;(000000000000011010) (32) (26) (1A)   ;
;64;(000000000000010101) (25) (21) (15)    ;(000000000000001001) (11) (9) (09)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;72;(000000000000000111) (7) (7) (07)    ;(000000000000010110) (26) (22) (16)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000100000) (40) (32) (20)   ;(000000000000011000) (30) (24) (18)   ;(000000000000001000) (10) (8) (08)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;
;80;(111111111111011100) (777734) (262108) (3FFDC)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000011110) (36) (30) (1E)   ;(000000000000101000) (50) (40) (28)   ;(000000000000100110) (46) (38) (26)   ;
;88;(000000000000011010) (32) (26) (1A)    ;(000000000000000101) (5) (5) (05)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;
;96;(000000000000010101) (25) (21) (15)    ;(000000000000101000) (50) (40) (28)   ;(000000000000110001) (61) (49) (31)   ;(000000000000101100) (54) (44) (2C)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000000000) (0) (0) (00)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111010001) (777721) (262097) (3FFD1)   ;
;104;(111111111111001001) (777711) (262089) (3FFC9)    ;(111111111111010000) (777720) (262096) (3FFD0)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000010) (2) (2) (02)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000110100) (64) (52) (34)   ;(000000000000111011) (73) (59) (3B)   ;(000000000000110001) (61) (49) (31)   ;
;112;(000000000000011001) (31) (25) (19)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(000000000000001011) (13) (11) (0B)   ;
;120;(000000000000101100) (54) (44) (2C)    ;(000000000001000010) (102) (66) (42)   ;(000000000001000110) (106) (70) (46)   ;(000000000000110110) (66) (54) (36)   ;(000000000000010110) (26) (22) (16)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;128;(111111111110110100) (777664) (262068) (3FFB4)    ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(000000000000010110) (26) (22) (16)   ;(000000000000111100) (74) (60) (3C)   ;(000000000001010001) (121) (81) (51)   ;(000000000001010000) (120) (80) (50)   ;(000000000000111000) (70) (56) (38)   ;
;136;(000000000000010000) (20) (16) (10)    ;(111111111111100001) (777741) (262113) (3FFE1)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(111111111110101001) (777651) (262057) (3FFA9)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100110) (46) (38) (26)   ;
;144;(000000000001001111) (117) (79) (4F)    ;(000000000001100010) (142) (98) (62)   ;(000000000001011010) (132) (90) (5A)   ;(000000000000111001) (71) (57) (39)   ;(000000000000000110) (6) (6) (06)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(111111111110100110) (777646) (262054) (3FFA6)   ;(111111111110010100) (777624) (262036) (3FF94)   ;
;152;(111111111110100000) (777640) (262048) (3FFA0)    ;(111111111111001000) (777710) (262088) (3FFC8)   ;(000000000000000000) (0) (0) (00)   ;(000000000000111010) (72) (58) (3A)   ;(000000000001100101) (145) (101) (65)   ;(000000000001110100) (164) (116) (74)   ;(000000000001100011) (143) (99) (63)   ;(000000000000110101) (65) (53) (35)   ;
;160;(111111111111110111) (777767) (262135) (3FFF7)    ;(111111111110111010) (777672) (262074) (3FFBA)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(111111111110011001) (777631) (262041) (3FF99)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(000000000000010001) (21) (17) (11)   ;(000000000001010010) (122) (82) (52)   ;
;168;(000000000001111101) (175) (125) (7D)    ;(000000000010000110) (206) (134) (86)   ;(000000000001101001) (151) (105) (69)   ;(000000000000101101) (55) (45) (2D)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111110011111) (777637) (262047) (3FF9F)   ;(111111111101110101) (777565) (262005) (3FF75)   ;(111111111101110001) (777561) (262001) (3FF71)   ;
;176;(111111111110010101) (777625) (262037) (3FF95)    ;(111111111111011000) (777730) (262104) (3FFD8)   ;(000000000000101000) (50) (40) (28)   ;(000000000001101110) (156) (110) (6E)   ;(000000000010010111) (227) (151) (97)   ;(000000000010010111) (227) (151) (97)   ;(000000000001101011) (153) (107) (6B)   ;(000000000000100000) (40) (32) (20)   ;
;184;(111111111111001010) (777712) (262090) (3FFCA)    ;(111111111110000001) (777601) (262017) (3FF81)   ;(111111111101011010) (777532) (261978) (3FF5A)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111110010100) (777624) (262036) (3FF94)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000001000100) (104) (68) (44)   ;(000000000010001111) (217) (143) (8F)   ;
;192;(000000000010110011) (263) (179) (B3)    ;(000000000010100110) (246) (166) (A6)   ;(000000000001101001) (151) (105) (69)   ;(000000000000001100) (14) (12) (0C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(111111111101011110) (777536) (261982) (3FF5E)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(111111111101010011) (777523) (261971) (3FF53)   ;
;200;(111111111110011010) (777632) (262042) (3FF9A)    ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000001100111) (147) (103) (67)   ;(000000000010110100) (264) (180) (B4)   ;(000000000011010000) (320) (208) (D0)   ;(000000000010110001) (261) (177) (B1)   ;(000000000001100000) (140) (96) (60)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;208;(111111111110000100) (777604) (262020) (3FF84)    ;(111111111100110111) (777467) (261943) (3FF37)   ;(111111111100100001) (777441) (261921) (3FF21)   ;(111111111101001010) (777512) (261962) (3FF4A)   ;(111111111110100110) (777646) (262054) (3FFA6)   ;(000000000000011110) (36) (30) (1E)   ;(000000000010010000) (220) (144) (90)   ;(000000000011011100) (334) (220) (DC)   ;
;216;(000000000011101011) (353) (235) (EB)    ;(000000000010111000) (270) (184) (B8)   ;(000000000001001111) (117) (79) (4F)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111101011000) (777530) (261976) (3FF58)   ;(111111111100001110) (777416) (261902) (3FF0E)   ;(111111111100000111) (777407) (261895) (3FF07)   ;(111111111101000110) (777506) (261958) (3FF46)   ;
;224;(111111111110111011) (777673) (262075) (3FFBB)    ;(000000000001000110) (106) (70) (46)   ;(000000000011000000) (300) (192) (C0)   ;(000000000100000110) (406) (262) (106)   ;(000000000100000100) (404) (260) (104)   ;(000000000010111000) (270) (184) (B8)   ;(000000000000110110) (66) (54) (36)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;232;(111111111100100101) (777445) (261925) (3FF25)    ;(111111111011100011) (777343) (261859) (3FEE3)   ;(111111111011110000) (777360) (261872) (3FEF0)   ;(111111111101001010) (777512) (261962) (3FF4A)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000001110111) (167) (119) (77)   ;(000000000011110110) (366) (246) (F6)   ;(000000000100110010) (462) (306) (132)   ;
;240;(000000000100011001) (431) (281) (119)    ;(000000000010110000) (260) (176) (B0)   ;(000000000000010010) (22) (18) (12)   ;(111111111101101100) (777554) (261996) (3FF6C)   ;(111111111011101100) (777354) (261868) (3FEEC)   ;(111111111010110111) (777267) (261815) (3FEB7)   ;(111111111011011110) (777336) (261854) (3FEDE)   ;(111111111101010111) (777527) (261975) (3FF57)   ;
;248;(000000000000000011) (3) (3) (03)    ;(000000000010110001) (261) (177) (B1)   ;(000000000100110001) (461) (305) (131)   ;(000000000101011101) (535) (349) (15D)   ;(000000000100100111) (447) (295) (127)   ;(000000000010011101) (235) (157) (9D)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111100101110) (777456) (261934) (3FF2E)   ;
;256;(111111111010101111) (777257) (261807) (3FEAF)    ;(111111111010001110) (777216) (261774) (3FE8E)   ;(111111111011010100) (777324) (261844) (3FED4)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000000111000) (70) (56) (38)   ;(000000000011110100) (364) (244) (F4)   ;(000000000101110000) (560) (368) (170)   ;(000000000110000101) (605) (389) (185)   ;
;264;(000000000100101101) (455) (301) (12D)    ;(000000000001111110) (176) (126) (7E)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(111111111011100101) (777345) (261861) (3FEE5)   ;(111111111001101111) (777157) (261743) (3FE6F)   ;(111111111001100111) (777147) (261735) (3FE67)   ;(111111111011010011) (777323) (261843) (3FED3)   ;(111111111110010110) (777626) (262038) (3FF96)   ;
;272;(000000000001111011) (173) (123) (7B)    ;(000000000101000001) (501) (321) (141)   ;(000000000110110001) (661) (433) (1B1)   ;(000000000110101001) (651) (425) (1A9)   ;(000000000100101000) (450) (296) (128)   ;(000000000001010001) (121) (81) (51)   ;(111111111101011110) (777536) (261982) (3FF5E)   ;(111111111010010100) (777224) (261780) (3FE94)   ;
;280;(111111111000101101) (777055) (261677) (3FE2D)    ;(111111111001000111) (777107) (261703) (3FE47)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000011001011) (313) (203) (CB)   ;(000000000110010110) (626) (406) (196)   ;(000000000111110011) (763) (499) (1F3)   ;(000000000111000100) (704) (452) (1C4)   ;
;288;(000000000100010101) (425) (277) (115)    ;(000000000000010011) (23) (19) (13)   ;(111111111100000111) (777407) (261895) (3FF07)   ;(111111111000111011) (777073) (261691) (3FE3B)   ;(111111110111101100) (776754) (261612) (3FDEC)   ;(111111111000110000) (777060) (261680) (3FE30)   ;(111111111011111010) (777372) (261882) (3FEFA)   ;(000000000000010001) (21) (17) (11)   ;
;296;(000000000100101001) (451) (297) (129)    ;(000000000111110010) (762) (498) (1F2)   ;(000000001000110011) (1063) (563) (233)   ;(000000000111010110) (726) (470) (1D6)   ;(000000000011110001) (361) (241) (F1)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(111111111010100010) (777242) (261794) (3FEA2)   ;(111111110111011101) (776735) (261597) (3FDDD)   ;
;304;(111111110110101110) (776656) (261550) (3FDAE)    ;(111111111000100110) (777046) (261670) (3FE26)   ;(111111111100100110) (777446) (261926) (3FF26)   ;(000000000001101001) (151) (105) (69)   ;(000000000110010101) (625) (405) (195)   ;(000000001001010100) (1124) (596) (254)   ;(000000001001101110) (1156) (622) (26E)   ;(000000000111011001) (731) (473) (1D9)   ;
;312;(000000000010111011) (273) (187) (BB)    ;(111111111101100010) (777542) (261986) (3FF62)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(111111110101110111) (776567) (261495) (3FD77)   ;(111111111000101011) (777053) (261675) (3FE2B)   ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000011010110) (326) (214) (D6)   ;
;320;(000000001000001110) (1016) (526) (20E)    ;(000000001010111000) (1270) (696) (2B8)   ;(000000001010100000) (1240) (672) (2A0)   ;(000000000111001010) (712) (458) (1CA)   ;(000000000001101110) (156) (110) (6E)   ;(111111111011101011) (777353) (261867) (3FEEB)   ;(111111110110101111) (776657) (261551) (3FDAF)   ;(111111110100010100) (776424) (261396) (3FD14)   ;
;328;(111111110101001010) (776512) (261450) (3FD4A)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000101010111) (527) (343) (157)   ;(000000001010010100) (1224) (660) (294)   ;(000000001100011101) (1435) (797) (31D)   ;(000000001011000111) (1307) (711) (2C7)   ;(000000000110100110) (646) (422) (1A6)   ;
;336;(000000000000000111) (7) (7) (07)    ;(111111111001011111) (777137) (261727) (3FE5F)   ;(111111110100100011) (776443) (261411) (3FD23)   ;(111111110010110001) (776261) (261297) (3FCB1)   ;(111111110100101011) (776453) (261419) (3FD2B)   ;(111111111001110101) (777165) (261749) (3FE75)   ;(000000000000110101) (65) (53) (35)   ;(000000000111101111) (757) (495) (1EF)   ;
;344;(000000001100100110) (1446) (806) (326)    ;(000000001101111110) (1576) (894) (37E)   ;(000000001011011100) (1334) (732) (2DC)   ;(000000000101100111) (547) (359) (167)   ;(111111111110000101) (777605) (262021) (3FF85)   ;(111111110110111100) (776674) (261564) (3FDBC)   ;(111111110010001101) (776215) (261261) (3FC8D)   ;(111111110001010010) (776122) (261202) (3FC52)   ;
;352;(111111110100100000) (776440) (261408) (3FD20)    ;(111111111011000010) (777302) (261826) (3FEC2)   ;(000000000011000111) (307) (199) (C7)   ;(000000001010011101) (1235) (669) (29D)   ;(000000001111000000) (1700) (960) (3C0)   ;(000000001111011001) (1731) (985) (3D9)   ;(000000001011011100) (1334) (732) (2DC)   ;(000000000100001010) (412) (266) (10A)   ;
;360;(111111111011100100) (777344) (261860) (3FEE4)    ;(111111110100000010) (776402) (261378) (3FD02)   ;(111111101111101111) (775757) (261103) (3FBEF)   ;(111111101111111101) (775775) (261117) (3FBFD)   ;(111111110100101101) (776455) (261421) (3FD2D)   ;(111111111100110000) (777460) (261936) (3FF30)   ;(000000000101111001) (571) (377) (179)   ;(000000001101100011) (1543) (867) (363)   ;
;368;(000000010001100001) (2141) (1121) (461)    ;(000000010000101000) (2050) (1064) (428)   ;(000000001011000000) (1300) (704) (2C0)   ;(000000000010001001) (211) (137) (89)   ;(111111111000100000) (777040) (261664) (3FE20)   ;(111111110000110001) (776061) (261169) (3FC31)   ;(111111101101001011) (775513) (260939) (3FB4B)   ;(111111101110110110) (775666) (261046) (3FBB6)   ;
;376;(111111110101011001) (776531) (261465) (3FD59)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000001001010000) (1120) (592) (250)   ;(000000010001000000) (2100) (1088) (440)   ;(000000010100000111) (2407) (1287) (507)   ;(000000010001100110) (2146) (1126) (466)   ;(000000001010000010) (1202) (642) (282)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;
;384;(111111110100110101) (776465) (261429) (3FD35)    ;(111111101101000111) (775507) (260935) (3FB47)   ;(111111101010100100) (775244) (260772) (3FAA4)   ;(111111101110000010) (775602) (260994) (3FB82)   ;(111111110110101011) (776653) (261547) (3FDAB)   ;(000000000010001000) (210) (136) (88)   ;(000000001101010000) (1520) (848) (350)   ;(000000010100110110) (2466) (1334) (536)   ;
;392;(000000010110101110) (2656) (1454) (5AE)    ;(000000010010001101) (2215) (1165) (48D)   ;(000000001000011011) (1033) (539) (21B)   ;(111111111100000010) (777402) (261890) (3FF02)   ;(111111110000011110) (776036) (261150) (3FC1E)   ;(111111101001000011) (775103) (260675) (3FA43)   ;(111111100111111110) (774776) (260606) (3F9FE)   ;(111111101101101010) (775552) (260970) (3FB6A)   ;
;400;(111111111000101011) (777053) (261675) (3FE2B)    ;(000000000110000001) (601) (385) (181)   ;(000000010001111111) (2177) (1151) (47F)   ;(000000011001001000) (3110) (1608) (648)   ;(000000011001010100) (3124) (1620) (654)   ;(000000010010010101) (2225) (1173) (495)   ;(000000000101111111) (577) (383) (17F)   ;(111111110111101001) (776751) (261609) (3FDE9)   ;
;408;(111111101011010101) (775325) (260821) (3FAD5)    ;(111111100100100100) (774444) (260388) (3F924)   ;(111111100101011011) (774533) (260443) (3F95B)   ;(111111101101110101) (775565) (260981) (3FB75)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000001010111101) (1275) (701) (2BD)   ;(000000010111100110) (2746) (1510) (5E6)   ;(000000011101110111) (3567) (1911) (777)   ;
;416;(000000011011110100) (3364) (1780) (6F4)    ;(000000010001110100) (2164) (1140) (474)   ;(000000000010100001) (241) (161) (A1)   ;(111111110010000110) (776206) (261254) (3FC86)   ;(111111100101001100) (774514) (260428) (3F94C)   ;(111111011111100011) (773743) (260067) (3F7E3)   ;(111111100010111110) (774276) (260286) (3F8BE)   ;(111111101110101110) (775656) (261038) (3FBAE)   ;
;424;(111111111111101100) (777754) (262124) (3FFEC)    ;(000000010001001101) (2115) (1101) (44D)   ;(000000011110010100) (3624) (1940) (794)   ;(000000100011001011) (4313) (2251) (8CB)   ;(000000011110001011) (3613) (1931) (78B)   ;(000000010000011101) (2035) (1053) (41D)   ;(111111111101101100) (777554) (261996) (3FF6C)   ;(111111101011000010) (775302) (260802) (3FAC2)   ;
;432;(111111011101110010) (773562) (259954) (3F772)    ;(111111011001111001) (773171) (259705) (3F679)   ;(111111100000101101) (774055) (260141) (3F82D)   ;(111111110000100111) (776047) (261159) (3FC27)   ;(000000000101011000) (530) (344) (158)   ;(000000011001001111) (3117) (1615) (64F)   ;(000000100110100010) (4642) (2466) (9A2)   ;(000000101001010001) (5121) (2641) (A51)   ;
;440;(000000100000010110) (4026) (2070) (816)    ;(000000001101111100) (1574) (892) (37C)   ;(111111110110111111) (776677) (261567) (3FDBF)   ;(111111100001110110) (774166) (260214) (3F876)   ;(111111010100100110) (772446) (259366) (3F526)   ;(111111010011010001) (772321) (259281) (3F4D1)   ;(111111011110101001) (773651) (260009) (3F7A9)   ;(111111110011111001) (776371) (261369) (3FCF9)   ;
;448;(000000001101010101) (1525) (853) (355)    ;(000000100011110110) (4366) (2294) (8F6)   ;(000000110000111100) (6074) (3132) (C3C)   ;(000000110000100011) (6043) (3107) (C23)   ;(000000100010010010) (4222) (2194) (892)   ;(000000001001101110) (1156) (622) (26E)   ;(111111101101011110) (775536) (260958) (3FB5E)   ;(111111010101011100) (772534) (259420) (3F55C)   ;
;456;(111111001000101000) (771050) (258600) (3F228)    ;(111111001011001000) (771310) (258760) (3F2C8)   ;(111111011100110101) (773465) (259893) (3F735)   ;(111111111001010011) (777123) (261715) (3FE53)   ;(000000011000110110) (3066) (1590) (636)   ;(000000110010100111) (6247) (3239) (CA7)   ;(000000111110111110) (7676) (4030) (FBE)   ;(000000111001110111) (7167) (3703) (E77)   ;
;464;(000000100011111100) (4374) (2300) (8FC)    ;(000000000010110000) (260) (176) (B0)   ;(111111011111010000) (773720) (260048) (3F7D0)   ;(111111000011011111) (770337) (258271) (3F0DF)   ;(111110110111110000) (766760) (257520) (3EDF0)   ;(111111000000001011) (770013) (258059) (3F00B)   ;(111111011011010110) (773326) (259798) (3F6D6)   ;(000000000010011010) (232) (154) (9A)   ;
;472;(000000101010110101) (5265) (2741) (AB5)    ;(000001001001000100) (11104) (4676) (1244)   ;(000001010011111011) (12373) (5371) (14FB)   ;(000001000111001111) (10717) (4559) (11CF)   ;(000000100101010001) (4521) (2385) (951)   ;(111111110110100100) (776644) (261540) (3FDA4)   ;(111111000111110000) (770760) (258544) (3F1F0)   ;(111110100110010001) (764621) (256401) (3E991)   ;
;480;(111110011100100101) (763445) (255781) (3E725)    ;(111110101111000001) (765701) (256961) (3EBC1)   ;(111111011010001011) (773213) (259723) (3F68B)   ;(000000010011010110) (2326) (1238) (4D6)   ;(000001001011000011) (11303) (4803) (12C3)   ;(000001110001001001) (16111) (7241) (1C49)   ;(000001111001010010) (17122) (7762) (1E52)   ;(000001011110101110) (13656) (6062) (17AE)   ;
;488;(000000100110010000) (4620) (2448) (990)    ;(111111011101100111) (773547) (259943) (3F767)   ;(111110011000011000) (763030) (255512) (3E618)   ;(111101101010111000) (755270) (252600) (3DAB8)   ;(111101100100101011) (754453) (252203) (3D92B)   ;(111110001011101001) (761351) (254697) (3E2E9)   ;(111111011001011001) (773131) (259673) (3F659)   ;(000000111011110100) (7364) (3828) (EF4)   ;
;496;(000010011000110100) (23064) (9780) (2634)    ;(000011010100100111) (32447) (13607) (3527)   ;(000011011001001001) (33111) (13897) (3649)   ;(000010011100110110) (23466) (10038) (2736)   ;(000000100110110110) (4666) (2486) (9B6)   ;(111110001111011011) (761733) (254939) (3E3DB)   ;(111011111100010101) (737425) (245525) (3BF15)   ;(111010011001010100) (723124) (239188) (3A654)   ;
;504;(111010001110100100) (721644) (238500) (3A3A4)    ;(111011110111000010) (736702) (245186) (3BDC2)   ;(111111011001000000) (773100) (259648) (3F640)   ;(000100100010100010) (44242) (18594) (48A2)   ;(001010101011001101) (125315) (43725) (AACD)   ;(010000111010100010) (207242) (69282) (10EA2)   ;(010110010010011000) (262230) (91288) (16498)   ;(011001111010101110) (317256) (106158) (19EAE)   ;
;512;(011011001100110010) (331462) (111410) (1B332)    ;(011001111010101110) (317256) (106158) (19EAE)   ;(010110010010011000) (262230) (91288) (16498)   ;(010000111010100010) (207242) (69282) (10EA2)   ;(001010101011001101) (125315) (43725) (AACD)   ;(000100100010100010) (44242) (18594) (48A2)   ;(111111011001000000) (773100) (259648) (3F640)   ;(111011110111000010) (736702) (245186) (3BDC2)   ;
;520;(111010001110100100) (721644) (238500) (3A3A4)    ;(111010011001010100) (723124) (239188) (3A654)   ;(111011111100010101) (737425) (245525) (3BF15)   ;(111110001111011011) (761733) (254939) (3E3DB)   ;(000000100110110110) (4666) (2486) (9B6)   ;(000010011100110110) (23466) (10038) (2736)   ;(000011011001001001) (33111) (13897) (3649)   ;(000011010100100111) (32447) (13607) (3527)   ;
;528;(000010011000110100) (23064) (9780) (2634)    ;(000000111011110100) (7364) (3828) (EF4)   ;(111111011001011001) (773131) (259673) (3F659)   ;(111110001011101001) (761351) (254697) (3E2E9)   ;(111101100100101011) (754453) (252203) (3D92B)   ;(111101101010111000) (755270) (252600) (3DAB8)   ;(111110011000011000) (763030) (255512) (3E618)   ;(111111011101100111) (773547) (259943) (3F767)   ;
;536;(000000100110010000) (4620) (2448) (990)    ;(000001011110101110) (13656) (6062) (17AE)   ;(000001111001010010) (17122) (7762) (1E52)   ;(000001110001001001) (16111) (7241) (1C49)   ;(000001001011000011) (11303) (4803) (12C3)   ;(000000010011010110) (2326) (1238) (4D6)   ;(111111011010001011) (773213) (259723) (3F68B)   ;(111110101111000001) (765701) (256961) (3EBC1)   ;
;544;(111110011100100101) (763445) (255781) (3E725)    ;(111110100110010001) (764621) (256401) (3E991)   ;(111111000111110000) (770760) (258544) (3F1F0)   ;(111111110110100100) (776644) (261540) (3FDA4)   ;(000000100101010001) (4521) (2385) (951)   ;(000001000111001111) (10717) (4559) (11CF)   ;(000001010011111011) (12373) (5371) (14FB)   ;(000001001001000100) (11104) (4676) (1244)   ;
;552;(000000101010110101) (5265) (2741) (AB5)    ;(000000000010011010) (232) (154) (9A)   ;(111111011011010110) (773326) (259798) (3F6D6)   ;(111111000000001011) (770013) (258059) (3F00B)   ;(111110110111110000) (766760) (257520) (3EDF0)   ;(111111000011011111) (770337) (258271) (3F0DF)   ;(111111011111010000) (773720) (260048) (3F7D0)   ;(000000000010110000) (260) (176) (B0)   ;
;560;(000000100011111100) (4374) (2300) (8FC)    ;(000000111001110111) (7167) (3703) (E77)   ;(000000111110111110) (7676) (4030) (FBE)   ;(000000110010100111) (6247) (3239) (CA7)   ;(000000011000110110) (3066) (1590) (636)   ;(111111111001010011) (777123) (261715) (3FE53)   ;(111111011100110101) (773465) (259893) (3F735)   ;(111111001011001000) (771310) (258760) (3F2C8)   ;
;568;(111111001000101000) (771050) (258600) (3F228)    ;(111111010101011100) (772534) (259420) (3F55C)   ;(111111101101011110) (775536) (260958) (3FB5E)   ;(000000001001101110) (1156) (622) (26E)   ;(000000100010010010) (4222) (2194) (892)   ;(000000110000100011) (6043) (3107) (C23)   ;(000000110000111100) (6074) (3132) (C3C)   ;(000000100011110110) (4366) (2294) (8F6)   ;
;576;(000000001101010101) (1525) (853) (355)    ;(111111110011111001) (776371) (261369) (3FCF9)   ;(111111011110101001) (773651) (260009) (3F7A9)   ;(111111010011010001) (772321) (259281) (3F4D1)   ;(111111010100100110) (772446) (259366) (3F526)   ;(111111100001110110) (774166) (260214) (3F876)   ;(111111110110111111) (776677) (261567) (3FDBF)   ;(000000001101111100) (1574) (892) (37C)   ;
;584;(000000100000010110) (4026) (2070) (816)    ;(000000101001010001) (5121) (2641) (A51)   ;(000000100110100010) (4642) (2466) (9A2)   ;(000000011001001111) (3117) (1615) (64F)   ;(000000000101011000) (530) (344) (158)   ;(111111110000100111) (776047) (261159) (3FC27)   ;(111111100000101101) (774055) (260141) (3F82D)   ;(111111011001111001) (773171) (259705) (3F679)   ;
;592;(111111011101110010) (773562) (259954) (3F772)    ;(111111101011000010) (775302) (260802) (3FAC2)   ;(111111111101101100) (777554) (261996) (3FF6C)   ;(000000010000011101) (2035) (1053) (41D)   ;(000000011110001011) (3613) (1931) (78B)   ;(000000100011001011) (4313) (2251) (8CB)   ;(000000011110010100) (3624) (1940) (794)   ;(000000010001001101) (2115) (1101) (44D)   ;
;600;(111111111111101100) (777754) (262124) (3FFEC)    ;(111111101110101110) (775656) (261038) (3FBAE)   ;(111111100010111110) (774276) (260286) (3F8BE)   ;(111111011111100011) (773743) (260067) (3F7E3)   ;(111111100101001100) (774514) (260428) (3F94C)   ;(111111110010000110) (776206) (261254) (3FC86)   ;(000000000010100001) (241) (161) (A1)   ;(000000010001110100) (2164) (1140) (474)   ;
;608;(000000011011110100) (3364) (1780) (6F4)    ;(000000011101110111) (3567) (1911) (777)   ;(000000010111100110) (2746) (1510) (5E6)   ;(000000001010111101) (1275) (701) (2BD)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(111111101101110101) (775565) (260981) (3FB75)   ;(111111100101011011) (774533) (260443) (3F95B)   ;(111111100100100100) (774444) (260388) (3F924)   ;
;616;(111111101011010101) (775325) (260821) (3FAD5)    ;(111111110111101001) (776751) (261609) (3FDE9)   ;(000000000101111111) (577) (383) (17F)   ;(000000010010010101) (2225) (1173) (495)   ;(000000011001010100) (3124) (1620) (654)   ;(000000011001001000) (3110) (1608) (648)   ;(000000010001111111) (2177) (1151) (47F)   ;(000000000110000001) (601) (385) (181)   ;
;624;(111111111000101011) (777053) (261675) (3FE2B)    ;(111111101101101010) (775552) (260970) (3FB6A)   ;(111111100111111110) (774776) (260606) (3F9FE)   ;(111111101001000011) (775103) (260675) (3FA43)   ;(111111110000011110) (776036) (261150) (3FC1E)   ;(111111111100000010) (777402) (261890) (3FF02)   ;(000000001000011011) (1033) (539) (21B)   ;(000000010010001101) (2215) (1165) (48D)   ;
;632;(000000010110101110) (2656) (1454) (5AE)    ;(000000010100110110) (2466) (1334) (536)   ;(000000001101010000) (1520) (848) (350)   ;(000000000010001000) (210) (136) (88)   ;(111111110110101011) (776653) (261547) (3FDAB)   ;(111111101110000010) (775602) (260994) (3FB82)   ;(111111101010100100) (775244) (260772) (3FAA4)   ;(111111101101000111) (775507) (260935) (3FB47)   ;
;640;(111111110100110101) (776465) (261429) (3FD35)    ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000001010000010) (1202) (642) (282)   ;(000000010001100110) (2146) (1126) (466)   ;(000000010100000111) (2407) (1287) (507)   ;(000000010001000000) (2100) (1088) (440)   ;(000000001001010000) (1120) (592) (250)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;648;(111111110101011001) (776531) (261465) (3FD59)    ;(111111101110110110) (775666) (261046) (3FBB6)   ;(111111101101001011) (775513) (260939) (3FB4B)   ;(111111110000110001) (776061) (261169) (3FC31)   ;(111111111000100000) (777040) (261664) (3FE20)   ;(000000000010001001) (211) (137) (89)   ;(000000001011000000) (1300) (704) (2C0)   ;(000000010000101000) (2050) (1064) (428)   ;
;656;(000000010001100001) (2141) (1121) (461)    ;(000000001101100011) (1543) (867) (363)   ;(000000000101111001) (571) (377) (179)   ;(111111111100110000) (777460) (261936) (3FF30)   ;(111111110100101101) (776455) (261421) (3FD2D)   ;(111111101111111101) (775775) (261117) (3FBFD)   ;(111111101111101111) (775757) (261103) (3FBEF)   ;(111111110100000010) (776402) (261378) (3FD02)   ;
;664;(111111111011100100) (777344) (261860) (3FEE4)    ;(000000000100001010) (412) (266) (10A)   ;(000000001011011100) (1334) (732) (2DC)   ;(000000001111011001) (1731) (985) (3D9)   ;(000000001111000000) (1700) (960) (3C0)   ;(000000001010011101) (1235) (669) (29D)   ;(000000000011000111) (307) (199) (C7)   ;(111111111011000010) (777302) (261826) (3FEC2)   ;
;672;(111111110100100000) (776440) (261408) (3FD20)    ;(111111110001010010) (776122) (261202) (3FC52)   ;(111111110010001101) (776215) (261261) (3FC8D)   ;(111111110110111100) (776674) (261564) (3FDBC)   ;(111111111110000101) (777605) (262021) (3FF85)   ;(000000000101100111) (547) (359) (167)   ;(000000001011011100) (1334) (732) (2DC)   ;(000000001101111110) (1576) (894) (37E)   ;
;680;(000000001100100110) (1446) (806) (326)    ;(000000000111101111) (757) (495) (1EF)   ;(000000000000110101) (65) (53) (35)   ;(111111111001110101) (777165) (261749) (3FE75)   ;(111111110100101011) (776453) (261419) (3FD2B)   ;(111111110010110001) (776261) (261297) (3FCB1)   ;(111111110100100011) (776443) (261411) (3FD23)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;688;(000000000000000111) (7) (7) (07)    ;(000000000110100110) (646) (422) (1A6)   ;(000000001011000111) (1307) (711) (2C7)   ;(000000001100011101) (1435) (797) (31D)   ;(000000001010010100) (1224) (660) (294)   ;(000000000101010111) (527) (343) (157)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(111111111001000100) (777104) (261700) (3FE44)   ;
;696;(111111110101001010) (776512) (261450) (3FD4A)    ;(111111110100010100) (776424) (261396) (3FD14)   ;(111111110110101111) (776657) (261551) (3FDAF)   ;(111111111011101011) (777353) (261867) (3FEEB)   ;(000000000001101110) (156) (110) (6E)   ;(000000000111001010) (712) (458) (1CA)   ;(000000001010100000) (1240) (672) (2A0)   ;(000000001010111000) (1270) (696) (2B8)   ;
;704;(000000001000001110) (1016) (526) (20E)    ;(000000000011010110) (326) (214) (D6)   ;(111111111101101000) (777550) (261992) (3FF68)   ;(111111111000101011) (777053) (261675) (3FE2B)   ;(111111110101110111) (776567) (261495) (3FD77)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(111111111101100010) (777542) (261986) (3FF62)   ;
;712;(000000000010111011) (273) (187) (BB)    ;(000000000111011001) (731) (473) (1D9)   ;(000000001001101110) (1156) (622) (26E)   ;(000000001001010100) (1124) (596) (254)   ;(000000000110010101) (625) (405) (195)   ;(000000000001101001) (151) (105) (69)   ;(111111111100100110) (777446) (261926) (3FF26)   ;(111111111000100110) (777046) (261670) (3FE26)   ;
;720;(111111110110101110) (776656) (261550) (3FDAE)    ;(111111110111011101) (776735) (261597) (3FDDD)   ;(111111111010100010) (777242) (261794) (3FEA2)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000011110001) (361) (241) (F1)   ;(000000000111010110) (726) (470) (1D6)   ;(000000001000110011) (1063) (563) (233)   ;(000000000111110010) (762) (498) (1F2)   ;
;728;(000000000100101001) (451) (297) (129)    ;(000000000000010001) (21) (17) (11)   ;(111111111011111010) (777372) (261882) (3FEFA)   ;(111111111000110000) (777060) (261680) (3FE30)   ;(111111110111101100) (776754) (261612) (3FDEC)   ;(111111111000111011) (777073) (261691) (3FE3B)   ;(111111111100000111) (777407) (261895) (3FF07)   ;(000000000000010011) (23) (19) (13)   ;
;736;(000000000100010101) (425) (277) (115)    ;(000000000111000100) (704) (452) (1C4)   ;(000000000111110011) (763) (499) (1F3)   ;(000000000110010110) (626) (406) (196)   ;(000000000011001011) (313) (203) (CB)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(111111111001000111) (777107) (261703) (3FE47)   ;
;744;(111111111000101101) (777055) (261677) (3FE2D)    ;(111111111010010100) (777224) (261780) (3FE94)   ;(111111111101011110) (777536) (261982) (3FF5E)   ;(000000000001010001) (121) (81) (51)   ;(000000000100101000) (450) (296) (128)   ;(000000000110101001) (651) (425) (1A9)   ;(000000000110110001) (661) (433) (1B1)   ;(000000000101000001) (501) (321) (141)   ;
;752;(000000000001111011) (173) (123) (7B)    ;(111111111110010110) (777626) (262038) (3FF96)   ;(111111111011010011) (777323) (261843) (3FED3)   ;(111111111001100111) (777147) (261735) (3FE67)   ;(111111111001101111) (777157) (261743) (3FE6F)   ;(111111111011100101) (777345) (261861) (3FEE5)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001111110) (176) (126) (7E)   ;
;760;(000000000100101101) (455) (301) (12D)    ;(000000000110000101) (605) (389) (185)   ;(000000000101110000) (560) (368) (170)   ;(000000000011110100) (364) (244) (F4)   ;(000000000000111000) (70) (56) (38)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(111111111011010100) (777324) (261844) (3FED4)   ;(111111111010001110) (777216) (261774) (3FE8E)   ;
;768;(111111111010101111) (777257) (261807) (3FEAF)    ;(111111111100101110) (777456) (261934) (3FF2E)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(000000000010011101) (235) (157) (9D)   ;(000000000100100111) (447) (295) (127)   ;(000000000101011101) (535) (349) (15D)   ;(000000000100110001) (461) (305) (131)   ;(000000000010110001) (261) (177) (B1)   ;
;776;(000000000000000011) (3) (3) (03)    ;(111111111101010111) (777527) (261975) (3FF57)   ;(111111111011011110) (777336) (261854) (3FEDE)   ;(111111111010110111) (777267) (261815) (3FEB7)   ;(111111111011101100) (777354) (261868) (3FEEC)   ;(111111111101101100) (777554) (261996) (3FF6C)   ;(000000000000010010) (22) (18) (12)   ;(000000000010110000) (260) (176) (B0)   ;
;784;(000000000100011001) (431) (281) (119)    ;(000000000100110010) (462) (306) (132)   ;(000000000011110110) (366) (246) (F6)   ;(000000000001110111) (167) (119) (77)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111101001010) (777512) (261962) (3FF4A)   ;(111111111011110000) (777360) (261872) (3FEF0)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;
;792;(111111111100100101) (777445) (261925) (3FF25)    ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000000110110) (66) (54) (36)   ;(000000000010111000) (270) (184) (B8)   ;(000000000100000100) (404) (260) (104)   ;(000000000100000110) (406) (262) (106)   ;(000000000011000000) (300) (192) (C0)   ;(000000000001000110) (106) (70) (46)   ;
;800;(111111111110111011) (777673) (262075) (3FFBB)    ;(111111111101000110) (777506) (261958) (3FF46)   ;(111111111100000111) (777407) (261895) (3FF07)   ;(111111111100001110) (777416) (261902) (3FF0E)   ;(111111111101011000) (777530) (261976) (3FF58)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(000000000001001111) (117) (79) (4F)   ;(000000000010111000) (270) (184) (B8)   ;
;808;(000000000011101011) (353) (235) (EB)    ;(000000000011011100) (334) (220) (DC)   ;(000000000010010000) (220) (144) (90)   ;(000000000000011110) (36) (30) (1E)   ;(111111111110100110) (777646) (262054) (3FFA6)   ;(111111111101001010) (777512) (261962) (3FF4A)   ;(111111111100100001) (777441) (261921) (3FF21)   ;(111111111100110111) (777467) (261943) (3FF37)   ;
;816;(111111111110000100) (777604) (262020) (3FF84)    ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000001100000) (140) (96) (60)   ;(000000000010110001) (261) (177) (B1)   ;(000000000011010000) (320) (208) (D0)   ;(000000000010110100) (264) (180) (B4)   ;(000000000001100111) (147) (103) (67)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;
;824;(111111111110011010) (777632) (262042) (3FF9A)    ;(111111111101010011) (777523) (261971) (3FF53)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(111111111101011110) (777536) (261982) (3FF5E)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000000001100) (14) (12) (0C)   ;(000000000001101001) (151) (105) (69)   ;(000000000010100110) (246) (166) (A6)   ;
;832;(000000000010110011) (263) (179) (B3)    ;(000000000010001111) (217) (143) (8F)   ;(000000000001000100) (104) (68) (44)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111110010100) (777624) (262036) (3FF94)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111101011010) (777532) (261978) (3FF5A)   ;(111111111110000001) (777601) (262017) (3FF81)   ;
;840;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000100000) (40) (32) (20)   ;(000000000001101011) (153) (107) (6B)   ;(000000000010010111) (227) (151) (97)   ;(000000000010010111) (227) (151) (97)   ;(000000000001101110) (156) (110) (6E)   ;(000000000000101000) (50) (40) (28)   ;(111111111111011000) (777730) (262104) (3FFD8)   ;
;848;(111111111110010101) (777625) (262037) (3FF95)    ;(111111111101110001) (777561) (262001) (3FF71)   ;(111111111101110101) (777565) (262005) (3FF75)   ;(111111111110011111) (777637) (262047) (3FF9F)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(000000000000101101) (55) (45) (2D)   ;(000000000001101001) (151) (105) (69)   ;(000000000010000110) (206) (134) (86)   ;
;856;(000000000001111101) (175) (125) (7D)    ;(000000000001010010) (122) (82) (52)   ;(000000000000010001) (21) (17) (11)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(111111111110011001) (777631) (262041) (3FF99)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;
;864;(111111111111110111) (777767) (262135) (3FFF7)    ;(000000000000110101) (65) (53) (35)   ;(000000000001100011) (143) (99) (63)   ;(000000000001110100) (164) (116) (74)   ;(000000000001100101) (145) (101) (65)   ;(000000000000111010) (72) (58) (3A)   ;(000000000000000000) (0) (0) (00)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;
;872;(111111111110100000) (777640) (262048) (3FFA0)    ;(111111111110010100) (777624) (262036) (3FF94)   ;(111111111110100110) (777646) (262054) (3FFA6)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000000110) (6) (6) (06)   ;(000000000000111001) (71) (57) (39)   ;(000000000001011010) (132) (90) (5A)   ;(000000000001100010) (142) (98) (62)   ;
;880;(000000000001001111) (117) (79) (4F)    ;(000000000000100110) (46) (38) (26)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(111111111110101001) (777651) (262057) (3FFA9)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(111111111111100001) (777741) (262113) (3FFE1)   ;
;888;(000000000000010000) (20) (16) (10)    ;(000000000000111000) (70) (56) (38)   ;(000000000001010000) (120) (80) (50)   ;(000000000001010001) (121) (81) (51)   ;(000000000000111100) (74) (60) (3C)   ;(000000000000010110) (26) (22) (16)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;
;896;(111111111110110100) (777664) (262068) (3FFB4)    ;(111111111110110101) (777665) (262069) (3FFB5)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(000000000000010110) (26) (22) (16)   ;(000000000000110110) (66) (54) (36)   ;(000000000001000110) (106) (70) (46)   ;(000000000001000010) (102) (66) (42)   ;
;904;(000000000000101100) (54) (44) (2C)    ;(000000000000001011) (13) (11) (0B)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;912;(000000000000011001) (31) (25) (19)    ;(000000000000110001) (61) (49) (31)   ;(000000000000111011) (73) (59) (3B)   ;(000000000000110100) (64) (52) (34)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000000010) (2) (2) (02)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;
;920;(111111111111001001) (777711) (262089) (3FFC9)    ;(111111111111010001) (777721) (262097) (3FFD1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000000000000) (0) (0) (00)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000101100) (54) (44) (2C)   ;(000000000000110001) (61) (49) (31)   ;(000000000000101000) (50) (40) (28)   ;
;928;(000000000000010101) (25) (21) (15)    ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(000000000000000101) (5) (5) (05)   ;
;936;(000000000000011010) (32) (26) (1A)    ;(000000000000100110) (46) (38) (26)   ;(000000000000101000) (50) (40) (28)   ;(000000000000011110) (36) (30) (1E)   ;(000000000000001101) (15) (13) (0D)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;944;(111111111111011100) (777734) (262108) (3FFDC)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000001000) (10) (8) (08)   ;(000000000000011000) (30) (24) (18)   ;(000000000000100000) (40) (32) (20)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000010110) (26) (22) (16)   ;
;952;(000000000000000111) (7) (7) (07)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000001001) (11) (9) (09)   ;
;960;(000000000000010101) (25) (21) (15)    ;(000000000000011010) (32) (26) (1A)   ;(000000000000011000) (30) (24) (18)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;
;968;(111111111111101010) (777752) (262122) (3FFEA)    ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000001001) (11) (9) (09)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001010) (12) (10) (0A)   ;
;976;(000000000000000000) (0) (0) (00)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(000000000000000000) (0) (0) (00)   ;(000000000000001001) (11) (9) (09)   ;
;984;(000000000000001111) (17) (15) (0F)    ;(000000000000010001) (21) (17) (11)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000000111) (7) (7) (07)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;
;992;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000000010) (2) (2) (02)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000100) (4) (4) (04)   ;
;1000;(111111111111111100) (777774) (262140) (3FFFC)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000100) (4) (4) (04)   ;(000000000000001010) (12) (10) (0A)   ;
;1008;(000000000000001101) (15) (13) (0D)    ;(000000000000001101) (15) (13) (0D)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000000) (0) (0) (00)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;
;1016;(111111111111011100) (777734) (262108) (3FFDC)    ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000010) (2) (2) (02)   ;
;1024;(000000000000001011) (13) (11) (0B)    ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 20          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 20          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 40          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 20          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                  ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y28_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1   ;                            ; DSPMULT_X42_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1   ;                            ; DSPMULT_X42_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2                             ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1                         ;                            ; DSPMULT_X42_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2                             ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1                         ;                            ; DSPMULT_X42_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 20,589 / 71,559 ( 29 % ) ;
; C16 interconnects     ; 163 / 2,597 ( 6 % )      ;
; C4 interconnects      ; 8,135 / 46,848 ( 17 % )  ;
; Direct links          ; 5,685 / 71,559 ( 8 % )   ;
; Global clocks         ; 11 / 20 ( 55 % )         ;
; Local interconnects   ; 10,041 / 24,624 ( 41 % ) ;
; R24 interconnects     ; 250 / 2,496 ( 10 % )     ;
; R4 interconnects      ; 11,629 / 62,424 ( 19 % ) ;
+-----------------------+--------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 13.36) ; Number of LABs  (Total = 1499) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 33                             ;
; 2                                           ; 20                             ;
; 3                                           ; 20                             ;
; 4                                           ; 20                             ;
; 5                                           ; 16                             ;
; 6                                           ; 22                             ;
; 7                                           ; 30                             ;
; 8                                           ; 29                             ;
; 9                                           ; 69                             ;
; 10                                          ; 69                             ;
; 11                                          ; 48                             ;
; 12                                          ; 50                             ;
; 13                                          ; 74                             ;
; 14                                          ; 70                             ;
; 15                                          ; 80                             ;
; 16                                          ; 849                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.46) ; Number of LABs  (Total = 1499) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 93                             ;
; 1 Clock                            ; 1370                           ;
; 1 Clock enable                     ; 418                            ;
; 1 Sync. clear                      ; 110                            ;
; 1 Sync. load                       ; 86                             ;
; 2 Clock enables                    ; 44                             ;
; 2 Clocks                           ; 63                             ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 22.67) ; Number of LABs  (Total = 1499) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 1                              ;
; 2                                            ; 34                             ;
; 3                                            ; 6                              ;
; 4                                            ; 22                             ;
; 5                                            ; 9                              ;
; 6                                            ; 13                             ;
; 7                                            ; 8                              ;
; 8                                            ; 11                             ;
; 9                                            ; 31                             ;
; 10                                           ; 17                             ;
; 11                                           ; 19                             ;
; 12                                           ; 21                             ;
; 13                                           ; 23                             ;
; 14                                           ; 31                             ;
; 15                                           ; 17                             ;
; 16                                           ; 75                             ;
; 17                                           ; 17                             ;
; 18                                           ; 59                             ;
; 19                                           ; 20                             ;
; 20                                           ; 42                             ;
; 21                                           ; 28                             ;
; 22                                           ; 54                             ;
; 23                                           ; 30                             ;
; 24                                           ; 56                             ;
; 25                                           ; 41                             ;
; 26                                           ; 279                            ;
; 27                                           ; 134                            ;
; 28                                           ; 86                             ;
; 29                                           ; 35                             ;
; 30                                           ; 84                             ;
; 31                                           ; 53                             ;
; 32                                           ; 143                            ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 8.09) ; Number of LABs  (Total = 1499) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 4                              ;
; 1                                               ; 342                            ;
; 2                                               ; 158                            ;
; 3                                               ; 50                             ;
; 4                                               ; 39                             ;
; 5                                               ; 24                             ;
; 6                                               ; 21                             ;
; 7                                               ; 32                             ;
; 8                                               ; 38                             ;
; 9                                               ; 95                             ;
; 10                                              ; 81                             ;
; 11                                              ; 89                             ;
; 12                                              ; 64                             ;
; 13                                              ; 89                             ;
; 14                                              ; 87                             ;
; 15                                              ; 59                             ;
; 16                                              ; 208                            ;
; 17                                              ; 10                             ;
; 18                                              ; 2                              ;
; 19                                              ; 0                              ;
; 20                                              ; 1                              ;
; 21                                              ; 1                              ;
; 22                                              ; 0                              ;
; 23                                              ; 1                              ;
; 24                                              ; 0                              ;
; 25                                              ; 0                              ;
; 26                                              ; 1                              ;
; 27                                              ; 0                              ;
; 28                                              ; 2                              ;
; 29                                              ; 0                              ;
; 30                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 12.12) ; Number of LABs  (Total = 1499) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 1                              ;
; 2                                            ; 325                            ;
; 3                                            ; 144                            ;
; 4                                            ; 58                             ;
; 5                                            ; 44                             ;
; 6                                            ; 45                             ;
; 7                                            ; 32                             ;
; 8                                            ; 19                             ;
; 9                                            ; 19                             ;
; 10                                           ; 38                             ;
; 11                                           ; 31                             ;
; 12                                           ; 36                             ;
; 13                                           ; 30                             ;
; 14                                           ; 55                             ;
; 15                                           ; 58                             ;
; 16                                           ; 41                             ;
; 17                                           ; 67                             ;
; 18                                           ; 84                             ;
; 19                                           ; 66                             ;
; 20                                           ; 27                             ;
; 21                                           ; 36                             ;
; 22                                           ; 22                             ;
; 23                                           ; 16                             ;
; 24                                           ; 25                             ;
; 25                                           ; 26                             ;
; 26                                           ; 28                             ;
; 27                                           ; 13                             ;
; 28                                           ; 13                             ;
; 29                                           ; 25                             ;
; 30                                           ; 9                              ;
; 31                                           ; 11                             ;
; 32                                           ; 6                              ;
; 33                                           ; 6                              ;
; 34                                           ; 8                              ;
; 35                                           ; 25                             ;
; 36                                           ; 6                              ;
; 37                                           ; 4                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 43        ; 19           ; 43        ; 0            ; 0            ; 43        ; 43        ; 0            ; 43        ; 43        ; 0            ; 0            ; 0            ; 0            ; 20           ; 0            ; 0            ; 20           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 43        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 24           ; 0         ; 43           ; 43           ; 0         ; 0         ; 43           ; 0         ; 0         ; 43           ; 43           ; 43           ; 43           ; 23           ; 43           ; 43           ; 23           ; 43           ; 43           ; 43           ; 43           ; 43           ; 43           ; 43           ; 43           ; 43           ; 0         ; 43           ; 43           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ad9866_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_tx[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_tx[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_tx[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_tx[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_tx[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_tx[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rxclk       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_txsync      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_txquietn    ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sclk        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sdio        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sen_n       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rst_n       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_mode        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_miso           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_samples         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EER_PWM_out        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_clk2            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_clk             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ptt_in             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_10mhz          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_ce[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_ce[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_76m8           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_sck            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_mosi           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sdo         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rxsync      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rx[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rx[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rx[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rx[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rx[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rx[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+------------------------------------------------------------------+---------------------+
; Option                                                           ; Setting             ;
+------------------------------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                 ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                 ;
; Enable device-wide output enable (DEV_OE)                        ; Off                 ;
; Enable INIT_DONE output                                          ; Off                 ;
; Configuration scheme                                             ; Passive Serial      ;
; Error detection CRC                                              ; Off                 ;
; Enable open drain on CRC_ERROR pin                               ; Off                 ;
; Enable input tri-state on active configuration pins in user mode ; Off                 ;
; Configuration Voltage Level                                      ; Auto                ;
; Force Configuration Voltage Level                                ; On                  ;
; nCEO                                                             ; Unreserved          ;
; Data[0]                                                          ; Unreserved          ;
; Data[1]/ASDO                                                     ; Unreserved          ;
; Data[7..2]                                                       ; Unreserved          ;
; FLASH_nCE/nCSO                                                   ; Unreserved          ;
; Other Active Parallel pins                                       ; Unreserved          ;
; DCLK                                                             ; As input tri-stated ;
+------------------------------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                             ;
+--------------------------------------------------------------------------+------------------------------------------------------------+-------------------+
; Source Clock(s)                                                          ; Destination Clock(s)                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------+------------------------------------------------------------+-------------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]               ; spi_sck                                                    ; 210.4             ;
; spi_sck                                                                  ; spi_slave:spi_slave_rx2_inst|done                          ; 88.4              ;
; spi_sck                                                                  ; spi_slave:spi_slave_rx_inst|done                           ; 87.0              ;
; clk_10mhz                                                                ; ad9866:ad9866_inst|dut1_pc[0]                              ; 50.5              ;
; I/O                                                                      ; spi_sck                                                    ; 48.6              ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.0              ;
; clk_10mhz,ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0],I/O ; ad9866:ad9866_inst|dut1_pc[0]                              ; 13.0              ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.9              ;
+--------------------------------------------------------------------------+------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                          ; Destination Register                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]      ; spi_slave:spi_slave_rx2_inst|treg[3]                                                                                                     ; 7.082             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]      ; spi_slave:spi_slave_rx2_inst|treg[4]                                                                                                     ; 7.066             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]      ; spi_slave:spi_slave_rx2_inst|treg[4]                                                                                                     ; 6.990             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]      ; spi_slave:spi_slave_rx2_inst|treg[0]                                                                                                     ; 6.981             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]      ; spi_slave:spi_slave_rx2_inst|treg[3]                                                                                                     ; 6.980             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]      ; spi_slave:spi_slave_rx2_inst|treg[1]                                                                                                     ; 6.979             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]      ; spi_slave:spi_slave_rx2_inst|treg[3]                                                                                                     ; 6.896             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]  ; spi_slave:spi_slave_rx2_inst|treg[16]                                                                                                    ; 6.784             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]      ; spi_slave:spi_slave_rx2_inst|treg[1]                                                                                                     ; 6.758             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]      ; spi_slave:spi_slave_rx2_inst|treg[0]                                                                                                     ; 6.748             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]      ; spi_slave:spi_slave_rx2_inst|treg[3]                                                                                                     ; 6.644             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]      ; spi_slave:spi_slave_rx2_inst|treg[6]                                                                                                     ; 6.640             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]      ; spi_slave:spi_slave_rx2_inst|treg[6]                                                                                                     ; 6.639             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]      ; spi_slave:spi_slave_rx2_inst|treg[9]                                                                                                     ; 6.621             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]      ; spi_slave:spi_slave_rx2_inst|treg[7]                                                                                                     ; 6.620             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[10]     ; spi_slave:spi_slave_rx2_inst|treg[10]                                                                                                    ; 6.570             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[10]     ; spi_slave:spi_slave_rx2_inst|treg[10]                                                                                                    ; 6.570             ;
; ad9866:ad9866_inst|dut1_pc[0]                                                                            ; ad9866:ad9866_inst|datain[0]                                                                                                             ; 6.560             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5]      ; spi_slave:spi_slave_rx2_inst|treg[6]                                                                                                     ; 6.554             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]      ; spi_slave:spi_slave_rx2_inst|treg[6]                                                                                                     ; 6.550             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]      ; spi_slave:spi_slave_rx2_inst|treg[9]                                                                                                     ; 6.501             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[10] ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                                                    ; 6.482             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[10] ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                                                    ; 6.482             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]  ; spi_slave:spi_slave_rx2_inst|treg[18]                                                                                                    ; 6.273             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]  ; spi_slave:spi_slave_rx2_inst|treg[16]                                                                                                    ; 6.261             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9]      ; spi_slave:spi_slave_rx2_inst|treg[9]                                                                                                     ; 6.201             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]      ; spi_slave:spi_slave_rx2_inst|treg[7]                                                                                                     ; 6.196             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]  ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                                                    ; 6.166             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9]  ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                                                    ; 6.159             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]  ; spi_slave:spi_slave_rx2_inst|treg[18]                                                                                                    ; 6.131             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]  ; spi_slave:spi_slave_rx2_inst|treg[19]                                                                                                    ; 6.115             ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8]      ; spi_slave:spi_slave_rx2_inst|treg[9]                                                                                                     ; 6.081             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]  ; spi_slave:spi_slave_rx2_inst|treg[19]                                                                                                    ; 5.987             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]  ; spi_slave:spi_slave_rx2_inst|treg[20]                                                                                                    ; 5.980             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]  ; spi_slave:spi_slave_rx2_inst|treg[22]                                                                                                    ; 5.904             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8]  ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                                                    ; 5.901             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]  ; spi_slave:spi_slave_rx2_inst|treg[22]                                                                                                    ; 5.884             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]  ; spi_slave:spi_slave_rx2_inst|treg[20]                                                                                                    ; 5.877             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]  ; spi_slave:spi_slave_rx2_inst|treg[21]                                                                                                    ; 5.869             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5]  ; spi_slave:spi_slave_rx2_inst|treg[21]                                                                                                    ; 5.868             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]  ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                                                    ; 5.859             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]  ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                                                    ; 5.771             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]  ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                                                    ; 5.756             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]  ; spi_slave:spi_slave_rx2_inst|treg[18]                                                                                                    ; 5.713             ;
; ad9866:ad9866_inst|dut1_pc[3]                                                                            ; ad9866:ad9866_inst|datain[8]                                                                                                             ; 5.692             ;
; ad9866:ad9866_inst|dut1_pc[4]                                                                            ; ad9866:ad9866_inst|datain[8]                                                                                                             ; 5.692             ;
; ad9866:ad9866_inst|dut1_pc[5]                                                                            ; ad9866:ad9866_inst|datain[8]                                                                                                             ; 5.692             ;
; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]  ; spi_slave:spi_slave_rx2_inst|treg[18]                                                                                                    ; 5.557             ;
; ad9866:ad9866_inst|sen_n~_Duplicate_1                                                                    ; ad9866:ad9866_inst|datain[0]                                                                                                             ; 4.428             ;
; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[4]                                                                                                     ; 3.430             ;
; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                                     ; 2.968             ;
; ad9866:ad9866_inst|dut1_pc[1]                                                                            ; ad9866:ad9866_inst|datain[8]                                                                                                             ; 2.846             ;
; counter[22]                                                                                              ; ad9866:ad9866_inst|datain[8]                                                                                                             ; 2.846             ;
; ptt_in                                                                                                   ; ad9866:ad9866_inst|datain[8]                                                                                                             ; 2.846             ;
; ad9866:ad9866_inst|dut1_pc[2]                                                                            ; ad9866:ad9866_inst|datain[9]                                                                                                             ; 2.844             ;
; spi_slave:spi_slave_rx2_inst|rdata[47]                                                                   ; tx_iq[47]                                                                                                                                ; 2.248             ;
; spi_slave:spi_slave_rx2_inst|rdata[48]                                                                   ; tx_iq[48]                                                                                                                                ; 2.248             ;
; spi_slave:spi_slave_rx2_inst|rdata[49]                                                                   ; tx_iq[49]                                                                                                                                ; 2.248             ;
; spi_slave:spi_slave_rx2_inst|rdata[50]                                                                   ; tx_iq[50]                                                                                                                                ; 2.248             ;
; spi_slave:spi_slave_rx2_inst|rdata[51]                                                                   ; tx_iq[51]                                                                                                                                ; 2.248             ;
; spi_slave:spi_slave_rx2_inst|rdata[52]                                                                   ; tx_iq[52]                                                                                                                                ; 2.248             ;
; spi_slave:spi_slave_rx2_inst|rdata[53]                                                                   ; tx_iq[53]                                                                                                                                ; 2.248             ;
; rx_gain[0]                                                                                               ; ad9866:ad9866_inst|datain[0]                                                                                                             ; 2.214             ;
; tx_gain[0]                                                                                               ; ad9866:ad9866_inst|datain[0]                                                                                                             ; 2.214             ;
; rx_gain[1]                                                                                               ; ad9866:ad9866_inst|datain[1]                                                                                                             ; 2.214             ;
; tx_gain[1]                                                                                               ; ad9866:ad9866_inst|datain[1]                                                                                                             ; 2.214             ;
; rx_gain[4]                                                                                               ; ad9866:ad9866_inst|datain[4]                                                                                                             ; 2.214             ;
; tx_gain[4]                                                                                               ; ad9866:ad9866_inst|datain[4]                                                                                                             ; 2.214             ;
; rx_gain[2]                                                                                               ; ad9866:ad9866_inst|datain[2]                                                                                                             ; 2.209             ;
; tx_gain[2]                                                                                               ; ad9866:ad9866_inst|datain[2]                                                                                                             ; 2.209             ;
; spi_slave:spi_slave_rx_inst|rdata[16]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a16~porta_datain_reg0 ; 2.182             ;
; spi_slave:spi_slave_rx_inst|rdata[17]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a17~porta_datain_reg0 ; 2.182             ;
; spi_mosi                                                                                                 ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                                     ; 2.172             ;
; rx_gain[3]                                                                                               ; ad9866:ad9866_inst|datain[3]                                                                                                             ; 2.093             ;
; tx_gain[3]                                                                                               ; ad9866:ad9866_inst|datain[3]                                                                                                             ; 2.093             ;
; rx_gain[5]                                                                                               ; ad9866:ad9866_inst|datain[5]                                                                                                             ; 2.093             ;
; tx_gain[5]                                                                                               ; ad9866:ad9866_inst|datain[5]                                                                                                             ; 2.093             ;
; spi_slave:spi_slave_rx_inst|rdata[3]                                                                     ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a3~porta_datain_reg0  ; 2.023             ;
; spi_slave:spi_slave_rx_inst|rdata[2]                                                                     ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a2~porta_datain_reg0  ; 2.023             ;
; spi_slave:spi_slave_rx_inst|rdata[1]                                                                     ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a1~porta_datain_reg0  ; 2.023             ;
; spi_slave:spi_slave_rx_inst|rdata[9]                                                                     ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a9~porta_datain_reg0  ; 2.023             ;
; spi_slave:spi_slave_rx_inst|rdata[8]                                                                     ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a8~porta_datain_reg0  ; 2.023             ;
; spi_slave:spi_slave_rx_inst|rdata[47]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a47~porta_datain_reg0 ; 2.023             ;
; spi_slave:spi_slave_rx_inst|rdata[46]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a46~porta_datain_reg0 ; 2.023             ;
; spi_slave:spi_slave_rx_inst|rdata[0]                                                                     ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0  ; 2.015             ;
; spi_slave:spi_slave_rx_inst|rdata[7]                                                                     ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a7~porta_datain_reg0  ; 2.006             ;
; spi_slave:spi_slave_rx_inst|rdata[6]                                                                     ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a6~porta_datain_reg0  ; 2.006             ;
; spi_slave:spi_slave_rx_inst|rdata[5]                                                                     ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a5~porta_datain_reg0  ; 2.006             ;
; spi_slave:spi_slave_rx_inst|rdata[4]                                                                     ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a4~porta_datain_reg0  ; 2.006             ;
; spi_slave:spi_slave_rx_inst|rdata[41]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a41~porta_datain_reg0 ; 2.006             ;
; spi_slave:spi_slave_rx_inst|rdata[44]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a44~porta_datain_reg0 ; 2.006             ;
; spi_slave:spi_slave_rx_inst|rdata[45]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a45~porta_datain_reg0 ; 2.006             ;
; spi_slave:spi_slave_rx_inst|rdata[18]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a18~porta_datain_reg0 ; 2.001             ;
; spi_slave:spi_slave_rx_inst|rdata[19]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a19~porta_datain_reg0 ; 2.001             ;
; spi_slave:spi_slave_rx_inst|rdata[20]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a20~porta_datain_reg0 ; 2.001             ;
; spi_slave:spi_slave_rx_inst|rdata[21]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a21~porta_datain_reg0 ; 2.001             ;
; spi_slave:spi_slave_rx_inst|rdata[22]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a22~porta_datain_reg0 ; 2.001             ;
; spi_slave:spi_slave_rx_inst|rdata[23]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a23~porta_datain_reg0 ; 2.001             ;
; spi_slave:spi_slave_rx_inst|rdata[24]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a24~porta_datain_reg0 ; 2.001             ;
; spi_slave:spi_slave_rx_inst|rdata[25]                                                                    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a25~porta_datain_reg0 ; 2.001             ;
+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
    Info (16304): Mode behavior is affected by advanced setting Perform Register Retiming for Performance (default for this mode is On)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10CL025YE144C8G for design "radioberry"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[2] port File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v Line: 46
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YE144C8G is compatible
    Info (176445): Device 10CL010YE144C8G is compatible
    Info (176445): Device 10CL016YE144C8G is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_nkk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_5f9:dffpipe20|dffe21a* 
    Info (332165): Entity dcfifo_tln1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4f9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3f9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_umj1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a* 
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp|dffpipe_4f9:dffpipe22|dffe23a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: 'sdc/radioberry.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]} {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]} {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]} {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 ad9866:ad9866_inst|dut1_pc[0]
    Info (332111):   13.020 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    6.510 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    4.068 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):  100.000    clk_10mhz
    Info (332111):   13.020     clk_76m8
    Info (332111): 5000.000 ddr_mux:ddr_mux_inst1|rd_req
    Info (332111): 5000.000 ddr_mux:ddr_mux_inst2|rd_req
    Info (332111):  208.333       pi_clk
    Info (332111):  208.333      pi_clk2
    Info (332111): 2500.000      spi_ce0
    Info (332111): 2500.000      spi_ce1
    Info (332111):   64.000      spi_sck
    Info (332111): 2500.000 spi_slave:spi_slave_rx2_inst|done
    Info (332111): 2500.000 spi_slave:spi_slave_rx_inst|done
    Info (332111):    6.510 virt_ad9866_rxclk_rx
    Info (332111):    6.510 virt_ad9866_rxclk_tx
Info (176353): Automatically promoted node ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4) File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_4) File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node clk_10mhz~input (placed in PIN 55 (CLK12, DIFFCLK_7n)) File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 36
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ad9866:ad9866_inst|sen_n File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v Line: 28
        Info (176357): Destination node ad9866:ad9866_inst|dut1_pc[3] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v Line: 76
        Info (176357): Destination node ad9866:ad9866_inst|dut1_pc[4] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v Line: 76
        Info (176357): Destination node ad9866:ad9866_inst|dut1_pc[5] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v Line: 76
        Info (176357): Destination node counter[22] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 465
Info (176353): Automatically promoted node pi_clk~input (placed in PIN 54 (CLK13, DIFFCLK_7p)) File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node data~0 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 66
Info (176353): Automatically promoted node ddr_mux:ddr_mux_inst1|rd_req  File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ddr_mux.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node spi_slave:spi_slave_rx2_inst|done  File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/spi_slave.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ddr_mux:ddr_mux_inst2|rd_req  File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ddr_mux.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node spi_slave:spi_slave_rx_inst|done  File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/spi_slave.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ad9866:ad9866_inst|datain[1]~2  File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v Line: 97
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node reset_handler:reset_handler_inst|reset  File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/reset_handler.v Line: 15
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node counter[22] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 465
        Info (176357): Destination node counter[21] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 467
        Info (176357): Destination node counter[20] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 467
        Info (176357): Destination node counter[19] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 467
        Info (176357): Destination node counter[18] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 467
        Info (176357): Destination node counter[17] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 467
        Info (176357): Destination node counter[16] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 467
        Info (176357): Destination node counter[15] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 467
        Info (176357): Destination node counter[14] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 467
        Info (176357): Destination node counter[13] File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 467
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176218): Packed 720 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 7 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 12 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 184 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:08
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:32
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:05:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 16% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:00:52
Info (11888): Total time spent on timing analysis during the Fitter is 46.28 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:18
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 20 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ad9866_clk uses I/O standard 3.3-V LVCMOS at 69 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 38
    Info (169178): Pin ad9866_rxclk uses I/O standard 3.3-V LVCMOS at 71 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 43
    Info (169178): Pin spi_miso uses I/O standard 3.3-V LVCMOS at 59 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 58
    Info (169178): Pin pi_clk2 uses I/O standard 3.3-V LVCMOS at 113 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 64
    Info (169178): Pin pi_clk uses I/O standard 3.3-V LVCMOS at 54 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 63
    Info (169178): Pin ptt_in uses I/O standard 3.3-V LVCMOS at 42 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 68
    Info (169178): Pin clk_10mhz uses I/O standard 3.3-V LVCMOS at 55 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 36
    Info (169178): Pin spi_ce[1] uses I/O standard 3.3-V LVCMOS at 50 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 59
    Info (169178): Pin spi_ce[0] uses I/O standard 3.3-V LVCMOS at 51 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 59
    Info (169178): Pin clk_76m8 uses I/O standard 3.3-V LVCMOS at 53 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 37
    Info (169178): Pin spi_sck uses I/O standard 3.3-V LVCMOS at 58 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 56
    Info (169178): Pin spi_mosi uses I/O standard 3.3-V LVCMOS at 60 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 57
    Info (169178): Pin ad9866_sdo uses I/O standard 3.3-V LVCMOS at 67 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 49
    Info (169178): Pin ad9866_rxsync uses I/O standard 3.3-V LVCMOS at 77 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 42
    Info (169178): Pin ad9866_rx[5] uses I/O standard 3.3-V LVCMOS at 98 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 40
    Info (169178): Pin ad9866_rx[4] uses I/O standard 3.3-V LVCMOS at 87 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 40
    Info (169178): Pin ad9866_rx[3] uses I/O standard 3.3-V LVCMOS at 86 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 40
    Info (169178): Pin ad9866_rx[2] uses I/O standard 3.3-V LVCMOS at 85 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 40
    Info (169178): Pin ad9866_rx[1] uses I/O standard 3.3-V LVCMOS at 83 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 40
    Info (169178): Pin ad9866_rx[0] uses I/O standard 3.3-V LVCMOS at 80 File: C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v Line: 40
Info (144001): Generated suppressed messages file C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/output_files/radioberry.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 5607 megabytes
    Info: Processing ended: Fri Dec 07 16:19:55 2018
    Info: Elapsed time: 00:07:41
    Info: Total CPU time (on all processors): 00:11:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/output_files/radioberry.fit.smsg.


