Analysis & Synthesis report for test6
Tue Jun 13 11:32:06 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for ROM:inst|altsyncram:altsyncram_component|altsyncram_kc24:auto_generated
 13. Source assignments for fangrom:inst2|altsyncram:altsyncram_component|altsyncram_gp24:auto_generated
 14. Source assignments for sanjiaorom:inst8|altsyncram:altsyncram_component|altsyncram_ev24:auto_generated
 15. Source assignments for juchirom:inst9|altsyncram:altsyncram_component|altsyncram_so24:auto_generated
 16. Parameter Settings for User Entity Instance: pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: ROM:inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: fangrom:inst2|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: sanjiaorom:inst8|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: juchirom:inst9|altsyncram:altsyncram_component
 21. altsyncram Parameter Settings by Entity Instance
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+-------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Tue Jun 13 11:32:06 2023       ;
; Quartus II 64-Bit Version           ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                       ; test6                                       ;
; Top-level Entity Name               ; test6                                       ;
; Family                              ; Cyclone V                                   ;
; Logic utilization (in ALMs)         ; N/A                                         ;
; Total registers                     ; 8                                           ;
; Total pins                          ; 12                                          ;
; Total virtual pins                  ; 0                                           ;
; Total block memory bits             ; 8,192                                       ;
; Total DSP Blocks                    ; 0                                           ;
; Total HSSI RX PCSs                  ; 0                                           ;
; Total HSSI PMA RX Deserializers     ; 0                                           ;
; Total HSSI PMA RX ATT Deserializers ; 0                                           ;
; Total HSSI TX PCSs                  ; 0                                           ;
; Total HSSI PMA TX Serializers       ; 0                                           ;
; Total HSSI PMA TX ATT Serializers   ; 0                                           ;
; Total PLLs                          ; 1                                           ;
; Total DLLs                          ; 0                                           ;
+-------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; test6              ; test6              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; test6.bdf                        ; yes             ; User Block Diagram/Schematic File      ; D:/6/6/test6/test6.bdf                                               ;         ;
; PLL/pll/pll_0002.v               ; yes             ; User Verilog HDL File                  ; D:/6/6/test6/PLL/pll/pll_0002.v                                      ; pll     ;
; Pll.vhd                          ; yes             ; User Wizard-Generated File             ; D:/6/6/test6/Pll.vhd                                                 ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; select211.vhd                    ; yes             ; Auto-Found VHDL File                   ; D:/6/6/test6/select211.vhd                                           ;         ;
; rom.vhd                          ; yes             ; Auto-Found Wizard-Generated File       ; D:/6/6/test6/rom.vhd                                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_kc24.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/6/6/test6/db/altsyncram_kc24.tdf                                  ;         ;
; /6/6/dds_256x8b_wave.mif         ; yes             ; Auto-Found Memory Initialization File  ; /6/6/dds_256x8b_wave.mif                                             ;         ;
; jishuqi.vhd                      ; yes             ; Auto-Found VHDL File                   ; D:/6/6/test6/jishuqi.vhd                                             ;         ;
; fangrom.vhd                      ; yes             ; Auto-Found Wizard-Generated File       ; D:/6/6/test6/fangrom.vhd                                             ;         ;
; db/altsyncram_gp24.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/6/6/test6/db/altsyncram_gp24.tdf                                  ;         ;
; /6/6/dds_256x8b_fangwave.mif     ; yes             ; Auto-Found Memory Initialization File  ; /6/6/dds_256x8b_fangwave.mif                                         ;         ;
; sanjiaorom.vhd                   ; yes             ; Auto-Found Wizard-Generated File       ; D:/6/6/test6/sanjiaorom.vhd                                          ;         ;
; db/altsyncram_ev24.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/6/6/test6/db/altsyncram_ev24.tdf                                  ;         ;
; /6/6/dds_256x8b_sanjiaowave.mif  ; yes             ; Auto-Found Memory Initialization File  ; /6/6/dds_256x8b_sanjiaowave.mif                                      ;         ;
; juchirom.vhd                     ; yes             ; Auto-Found Wizard-Generated File       ; D:/6/6/test6/juchirom.vhd                                            ;         ;
; db/altsyncram_so24.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/6/6/test6/db/altsyncram_so24.tdf                                  ;         ;
; /6/6/dds_256x8b_juchiwave.mif    ; yes             ; Auto-Found Memory Initialization File  ; /6/6/dds_256x8b_juchiwave.mif                                        ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 13                                                                 ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 18                                                                 ;
;     -- 7 input functions                    ; 0                                                                  ;
;     -- 6 input functions                    ; 8                                                                  ;
;     -- 5 input functions                    ; 1                                                                  ;
;     -- 4 input functions                    ; 1                                                                  ;
;     -- <=3 input functions                  ; 8                                                                  ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 8                                                                  ;
;                                             ;                                                                    ;
; I/O pins                                    ; 12                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 8192                                                               ;
; Total DSP Blocks                            ; 0                                                                  ;
; Total PLLs                                  ; 1                                                                  ;
;     -- PLLs                                 ; 1                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 42                                                                 ;
; Total fan-out                               ; 407                                                                ;
; Average fan-out                             ; 4.90                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; |test6                                    ; 18 (0)            ; 8 (0)        ; 8192              ; 0          ; 12   ; 0            ; |test6                                                                                 ;              ;
;    |ROM:inst|                             ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|ROM:inst                                                                        ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|ROM:inst|altsyncram:altsyncram_component                                        ;              ;
;          |altsyncram_kc24:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|ROM:inst|altsyncram:altsyncram_component|altsyncram_kc24:auto_generated         ;              ;
;    |fangrom:inst2|                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|fangrom:inst2                                                                   ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|fangrom:inst2|altsyncram:altsyncram_component                                   ;              ;
;          |altsyncram_gp24:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|fangrom:inst2|altsyncram:altsyncram_component|altsyncram_gp24:auto_generated    ;              ;
;    |jishuqi:inst4|                        ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |test6|jishuqi:inst4                                                                   ;              ;
;    |juchirom:inst9|                       ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|juchirom:inst9                                                                  ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|juchirom:inst9|altsyncram:altsyncram_component                                  ;              ;
;          |altsyncram_so24:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|juchirom:inst9|altsyncram:altsyncram_component|altsyncram_so24:auto_generated   ;              ;
;    |pll:inst1|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |test6|pll:inst1                                                                       ;              ;
;       |pll_0002:pll_inst|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |test6|pll:inst1|pll_0002:pll_inst                                                     ;              ;
;          |altera_pll:altera_pll_i|        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |test6|pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i                             ;              ;
;    |sanjiaorom:inst8|                     ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|sanjiaorom:inst8                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|sanjiaorom:inst8|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_ev24:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |test6|sanjiaorom:inst8|altsyncram:altsyncram_component|altsyncram_ev24:auto_generated ;              ;
;    |select211:inst32|                     ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |test6|select211:inst32                                                                ;              ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------+
; Name                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                           ;
+--------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------+
; ROM:inst|altsyncram:altsyncram_component|altsyncram_kc24:auto_generated|ALTSYNCRAM         ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ../../dds_256x8b_wave.mif     ;
; fangrom:inst2|altsyncram:altsyncram_component|altsyncram_gp24:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ../../dds_256x8b_fangwave.mif ;
; juchirom:inst9|altsyncram:altsyncram_component|altsyncram_so24:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ../dds_256x8b_juchiwave.mif   ;
; sanjiaorom:inst8|altsyncram:altsyncram_component|altsyncram_ev24:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ../dds_256x8b_sanjiaowave.mif ;
+--------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------+---------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |test6|ROM:inst                    ; D:/6/6/test6/rom.vhd            ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |test6|pll:inst1                   ; D:/6/6/test6/Pll.vhd            ;
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |test6|pll:inst1|pll_0002:pll_inst ; D:/6/6/test6/PLL/pll/pll_0002.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |test6|fangrom:inst2               ; D:/6/6/test6/fangrom.vhd        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |test6|sanjiaorom:inst8            ; D:/6/6/test6/sanjiaorom.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |test6|juchirom:inst9              ; D:/6/6/test6/juchirom.vhd       ;
+--------+--------------+---------+--------------+--------------+------------------------------------+---------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |test6|select211:inst32|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ROM:inst|altsyncram:altsyncram_component|altsyncram_kc24:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fangrom:inst2|altsyncram:altsyncram_component|altsyncram_gp24:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for sanjiaorom:inst8|altsyncram:altsyncram_component|altsyncram_ev24:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for juchirom:inst9|altsyncram:altsyncram_component|altsyncram_so24:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+------------------------------------------+
; Parameter Name                       ; Value          ; Type                                     ;
+--------------------------------------+----------------+------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                   ;
; fractional_vco_multiplier            ; false          ; String                                   ;
; pll_type                             ; General        ; String                                   ;
; pll_subtype                          ; General        ; String                                   ;
; number_of_clocks                     ; 1              ; Signed Integer                           ;
; operation_mode                       ; direct         ; String                                   ;
; deserialization_factor               ; 4              ; Signed Integer                           ;
; data_rate                            ; 0              ; Signed Integer                           ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                           ;
; output_clock_frequency0              ; 100.000000 MHz ; String                                   ;
; phase_shift0                         ; 0 ps           ; String                                   ;
; duty_cycle0                          ; 50             ; Signed Integer                           ;
; output_clock_frequency1              ; 0 MHz          ; String                                   ;
; phase_shift1                         ; 0 ps           ; String                                   ;
; duty_cycle1                          ; 50             ; Signed Integer                           ;
; output_clock_frequency2              ; 0 MHz          ; String                                   ;
; phase_shift2                         ; 0 ps           ; String                                   ;
; duty_cycle2                          ; 50             ; Signed Integer                           ;
; output_clock_frequency3              ; 0 MHz          ; String                                   ;
; phase_shift3                         ; 0 ps           ; String                                   ;
; duty_cycle3                          ; 50             ; Signed Integer                           ;
; output_clock_frequency4              ; 0 MHz          ; String                                   ;
; phase_shift4                         ; 0 ps           ; String                                   ;
; duty_cycle4                          ; 50             ; Signed Integer                           ;
; output_clock_frequency5              ; 0 MHz          ; String                                   ;
; phase_shift5                         ; 0 ps           ; String                                   ;
; duty_cycle5                          ; 50             ; Signed Integer                           ;
; output_clock_frequency6              ; 0 MHz          ; String                                   ;
; phase_shift6                         ; 0 ps           ; String                                   ;
; duty_cycle6                          ; 50             ; Signed Integer                           ;
; output_clock_frequency7              ; 0 MHz          ; String                                   ;
; phase_shift7                         ; 0 ps           ; String                                   ;
; duty_cycle7                          ; 50             ; Signed Integer                           ;
; output_clock_frequency8              ; 0 MHz          ; String                                   ;
; phase_shift8                         ; 0 ps           ; String                                   ;
; duty_cycle8                          ; 50             ; Signed Integer                           ;
; output_clock_frequency9              ; 0 MHz          ; String                                   ;
; phase_shift9                         ; 0 ps           ; String                                   ;
; duty_cycle9                          ; 50             ; Signed Integer                           ;
; output_clock_frequency10             ; 0 MHz          ; String                                   ;
; phase_shift10                        ; 0 ps           ; String                                   ;
; duty_cycle10                         ; 50             ; Signed Integer                           ;
; output_clock_frequency11             ; 0 MHz          ; String                                   ;
; phase_shift11                        ; 0 ps           ; String                                   ;
; duty_cycle11                         ; 50             ; Signed Integer                           ;
; output_clock_frequency12             ; 0 MHz          ; String                                   ;
; phase_shift12                        ; 0 ps           ; String                                   ;
; duty_cycle12                         ; 50             ; Signed Integer                           ;
; output_clock_frequency13             ; 0 MHz          ; String                                   ;
; phase_shift13                        ; 0 ps           ; String                                   ;
; duty_cycle13                         ; 50             ; Signed Integer                           ;
; output_clock_frequency14             ; 0 MHz          ; String                                   ;
; phase_shift14                        ; 0 ps           ; String                                   ;
; duty_cycle14                         ; 50             ; Signed Integer                           ;
; output_clock_frequency15             ; 0 MHz          ; String                                   ;
; phase_shift15                        ; 0 ps           ; String                                   ;
; duty_cycle15                         ; 50             ; Signed Integer                           ;
; output_clock_frequency16             ; 0 MHz          ; String                                   ;
; phase_shift16                        ; 0 ps           ; String                                   ;
; duty_cycle16                         ; 50             ; Signed Integer                           ;
; output_clock_frequency17             ; 0 MHz          ; String                                   ;
; phase_shift17                        ; 0 ps           ; String                                   ;
; duty_cycle17                         ; 50             ; Signed Integer                           ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                           ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                           ;
; m_cnt_bypass_en                      ; false          ; String                                   ;
; m_cnt_odd_div_duty_en                ; false          ; String                                   ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                           ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                           ;
; n_cnt_bypass_en                      ; false          ; String                                   ;
; n_cnt_odd_div_duty_en                ; false          ; String                                   ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en0                     ; false          ; String                                   ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                   ;
; c_cnt_prst0                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en1                     ; false          ; String                                   ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                   ;
; c_cnt_prst1                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en2                     ; false          ; String                                   ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                   ;
; c_cnt_prst2                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en3                     ; false          ; String                                   ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                   ;
; c_cnt_prst3                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en4                     ; false          ; String                                   ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                   ;
; c_cnt_prst4                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en5                     ; false          ; String                                   ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                   ;
; c_cnt_prst5                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en6                     ; false          ; String                                   ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                   ;
; c_cnt_prst6                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en7                     ; false          ; String                                   ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                   ;
; c_cnt_prst7                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en8                     ; false          ; String                                   ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                   ;
; c_cnt_prst8                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                           ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en9                     ; false          ; String                                   ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                   ;
; c_cnt_prst9                          ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                           ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en10                    ; false          ; String                                   ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                   ;
; c_cnt_prst10                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en11                    ; false          ; String                                   ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                   ;
; c_cnt_prst11                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en12                    ; false          ; String                                   ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                   ;
; c_cnt_prst12                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en13                    ; false          ; String                                   ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                   ;
; c_cnt_prst13                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en14                    ; false          ; String                                   ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                   ;
; c_cnt_prst14                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en15                    ; false          ; String                                   ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                   ;
; c_cnt_prst15                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en16                    ; false          ; String                                   ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                   ;
; c_cnt_prst16                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                           ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                           ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                           ;
; c_cnt_bypass_en17                    ; false          ; String                                   ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                   ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                   ;
; c_cnt_prst17                         ; 1              ; Signed Integer                           ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                           ;
; pll_vco_div                          ; 1              ; Signed Integer                           ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                   ;
; pll_cp_current                       ; 0              ; Signed Integer                           ;
; pll_bwctrl                           ; 0              ; Signed Integer                           ;
; pll_fractional_division              ; 1              ; Signed Integer                           ;
; pll_fractional_cout                  ; 24             ; Signed Integer                           ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                   ;
; mimic_fbclk_type                     ; gclk           ; String                                   ;
; pll_fbclk_mux_1                      ; glb            ; String                                   ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                   ;
; refclk1_frequency                    ; 0 MHz          ; String                                   ;
; pll_clkin_0_src                      ; clk_0          ; String                                   ;
; pll_clkin_1_src                      ; clk_0          ; String                                   ;
; pll_clk_loss_sw_en                   ; false          ; String                                   ;
; pll_auto_clk_sw_en                   ; false          ; String                                   ;
; pll_manu_clk_sw_en                   ; false          ; String                                   ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                           ;
+--------------------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------+
; Parameter Name                     ; Value                     ; Type                 ;
+------------------------------------+---------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped              ;
; OPERATION_MODE                     ; ROM                       ; Untyped              ;
; WIDTH_A                            ; 8                         ; Signed Integer       ;
; WIDTHAD_A                          ; 8                         ; Signed Integer       ;
; NUMWORDS_A                         ; 256                       ; Signed Integer       ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped              ;
; WIDTH_B                            ; 1                         ; Signed Integer       ;
; WIDTHAD_B                          ; 1                         ; Signed Integer       ;
; NUMWORDS_B                         ; 0                         ; Signed Integer       ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer       ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer       ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped              ;
; BYTE_SIZE                          ; 8                         ; Signed Integer       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped              ;
; INIT_FILE                          ; ../../dds_256x8b_wave.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped              ;
; ENABLE_ECC                         ; FALSE                     ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                         ; Signed Integer       ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_kc24           ; Untyped              ;
+------------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fangrom:inst2|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-----------------------+
; Parameter Name                     ; Value                         ; Type                  ;
+------------------------------------+-------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped               ;
; OPERATION_MODE                     ; ROM                           ; Untyped               ;
; WIDTH_A                            ; 8                             ; Signed Integer        ;
; WIDTHAD_A                          ; 8                             ; Signed Integer        ;
; NUMWORDS_A                         ; 256                           ; Signed Integer        ;
; OUTDATA_REG_A                      ; CLOCK0                        ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped               ;
; WIDTH_B                            ; 1                             ; Signed Integer        ;
; WIDTHAD_B                          ; 1                             ; Signed Integer        ;
; NUMWORDS_B                         ; 0                             ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Signed Integer        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped               ;
; BYTE_SIZE                          ; 8                             ; Signed Integer        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped               ;
; INIT_FILE                          ; ../../dds_256x8b_fangwave.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped               ;
; ENABLE_ECC                         ; FALSE                         ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                             ; Signed Integer        ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_gp24               ; Untyped               ;
+------------------------------------+-------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sanjiaorom:inst8|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+--------------------------+
; Parameter Name                     ; Value                         ; Type                     ;
+------------------------------------+-------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                  ;
; OPERATION_MODE                     ; ROM                           ; Untyped                  ;
; WIDTH_A                            ; 8                             ; Signed Integer           ;
; WIDTHAD_A                          ; 8                             ; Signed Integer           ;
; NUMWORDS_A                         ; 256                           ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0                        ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                  ;
; WIDTH_B                            ; 1                             ; Signed Integer           ;
; WIDTHAD_B                          ; 1                             ; Signed Integer           ;
; NUMWORDS_B                         ; 0                             ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                             ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                             ; Signed Integer           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                  ;
; INIT_FILE                          ; ../dds_256x8b_sanjiaowave.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                             ; Signed Integer           ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_ev24               ; Untyped                  ;
+------------------------------------+-------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: juchirom:inst9|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+--------------------------+
; Parameter Name                     ; Value                       ; Type                     ;
+------------------------------------+-----------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                  ;
; OPERATION_MODE                     ; ROM                         ; Untyped                  ;
; WIDTH_A                            ; 8                           ; Signed Integer           ;
; WIDTHAD_A                          ; 8                           ; Signed Integer           ;
; NUMWORDS_A                         ; 256                         ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                  ;
; WIDTH_B                            ; 1                           ; Signed Integer           ;
; WIDTHAD_B                          ; 1                           ; Signed Integer           ;
; NUMWORDS_B                         ; 0                           ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                  ;
; BYTE_SIZE                          ; 8                           ; Signed Integer           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                  ;
; INIT_FILE                          ; ../dds_256x8b_juchiwave.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer           ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_so24             ; Untyped                  ;
+------------------------------------+-----------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 4                                                ;
; Entity Instance                           ; ROM:inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 0                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; fangrom:inst2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 0                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; sanjiaorom:inst8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 0                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; juchirom:inst9|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 0                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Jun 13 11:32:05 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test6 -c test6
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file test6.bdf
    Info (12023): Found entity 1: test6
Info (12021): Found 2 design units, including 1 entities, in source file pll/pll.vhd
    Info (12022): Found design unit 1: pll-rtl
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl
    Info (12023): Found entity 1: pll
Warning (12019): Can't analyze file -- file output_files/select2_1.vhd is missing
Warning (12019): Can't analyze file -- file select2_1.vhd is missing
Warning (12019): Can't analyze file -- file select2.vhd is missing
Info (12127): Elaborating entity "test6" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst1"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst1|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12130): Elaborated megafunction instantiation "pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12125): Using design file select211.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: select211-behave
    Info (12023): Found entity 1: select211
Info (12128): Elaborating entity "select211" for hierarchy "select211:inst32"
Warning (10492): VHDL Process Statement warning at select211.vhd(18): signal "d0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at select211.vhd(19): signal "d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at select211.vhd(20): signal "d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at select211.vhd(21): signal "d3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: rom-SYN
    Info (12023): Found entity 1: ROM
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../dds_256x8b_wave.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kc24.tdf
    Info (12023): Found entity 1: altsyncram_kc24
Info (12128): Elaborating entity "altsyncram_kc24" for hierarchy "ROM:inst|altsyncram:altsyncram_component|altsyncram_kc24:auto_generated"
Warning (12125): Using design file jishuqi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: jishuqi-Behavior
    Info (12023): Found entity 1: jishuqi
Info (12128): Elaborating entity "jishuqi" for hierarchy "jishuqi:inst4"
Warning (12125): Using design file fangrom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: fangrom-SYN
    Info (12023): Found entity 1: fangrom
Info (12128): Elaborating entity "fangrom" for hierarchy "fangrom:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fangrom:inst2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fangrom:inst2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "fangrom:inst2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../dds_256x8b_fangwave.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gp24.tdf
    Info (12023): Found entity 1: altsyncram_gp24
Info (12128): Elaborating entity "altsyncram_gp24" for hierarchy "fangrom:inst2|altsyncram:altsyncram_component|altsyncram_gp24:auto_generated"
Warning (12125): Using design file sanjiaorom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sanjiaorom-SYN
    Info (12023): Found entity 1: sanjiaorom
Info (12128): Elaborating entity "sanjiaorom" for hierarchy "sanjiaorom:inst8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sanjiaorom:inst8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sanjiaorom:inst8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sanjiaorom:inst8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../dds_256x8b_sanjiaowave.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ev24.tdf
    Info (12023): Found entity 1: altsyncram_ev24
Info (12128): Elaborating entity "altsyncram_ev24" for hierarchy "sanjiaorom:inst8|altsyncram:altsyncram_component|altsyncram_ev24:auto_generated"
Warning (12125): Using design file juchirom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: juchirom-SYN
    Info (12023): Found entity 1: juchirom
Info (12128): Elaborating entity "juchirom" for hierarchy "juchirom:inst9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "juchirom:inst9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "juchirom:inst9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "juchirom:inst9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../dds_256x8b_juchiwave.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_so24.tdf
    Info (12023): Found entity 1: altsyncram_so24
Info (12128): Elaborating entity "altsyncram_so24" for hierarchy "juchirom:inst9|altsyncram:altsyncram_component|altsyncram_so24:auto_generated"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:inst1|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Info (21057): Implemented 63 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 18 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4724 megabytes
    Info: Processing ended: Tue Jun 13 11:32:06 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


