<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p72" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_72{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_72{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_72{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_72{left:124px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_72{left:124px;bottom:1071px;letter-spacing:-0.4px;word-spacing:-0.19px;}
#t6_72{left:69px;bottom:703px;letter-spacing:-0.14px;}
#t7_72{left:124px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_72{left:309px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_72{left:124px;bottom:687px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#ta_72{left:124px;bottom:670px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tb_72{left:124px;bottom:653px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_72{left:124px;bottom:636px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_72{left:124px;bottom:619px;letter-spacing:-0.43px;word-spacing:-0.23px;}
#te_72{left:69px;bottom:595px;letter-spacing:-0.17px;}
#tf_72{left:124px;bottom:595px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#tg_72{left:437px;bottom:595px;letter-spacing:-0.1px;word-spacing:-0.46px;}
#th_72{left:124px;bottom:578px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#ti_72{left:124px;bottom:561px;letter-spacing:-0.1px;word-spacing:-0.69px;}
#tj_72{left:124px;bottom:545px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#tk_72{left:124px;bottom:520px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tl_72{left:124px;bottom:503px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#tm_72{left:124px;bottom:487px;letter-spacing:-0.13px;word-spacing:-1.58px;}
#tn_72{left:392px;bottom:493px;}
#to_72{left:406px;bottom:487px;letter-spacing:-0.16px;word-spacing:-1.53px;}
#tp_72{left:124px;bottom:470px;letter-spacing:-0.16px;}
#tq_72{left:69px;bottom:445px;letter-spacing:-0.19px;}
#tr_72{left:124px;bottom:445px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#ts_72{left:281px;bottom:445px;letter-spacing:-0.13px;word-spacing:-0.94px;}
#tt_72{left:124px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#tu_72{left:124px;bottom:412px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tv_72{left:124px;bottom:395px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tw_72{left:124px;bottom:378px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tx_72{left:124px;bottom:354px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#ty_72{left:69px;bottom:329px;letter-spacing:-0.19px;}
#tz_72{left:124px;bottom:329px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t10_72{left:250px;bottom:329px;letter-spacing:-0.13px;word-spacing:-1.39px;}
#t11_72{left:124px;bottom:312px;letter-spacing:-0.04px;word-spacing:-0.51px;}
#t12_72{left:124px;bottom:295px;letter-spacing:0.04px;word-spacing:-0.44px;}
#t13_72{left:124px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_72{left:124px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_72{left:124px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t16_72{left:124px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_72{left:124px;bottom:204px;letter-spacing:-0.1px;word-spacing:-0.49px;}
#t18_72{left:124px;bottom:187px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_72{left:124px;bottom:170px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1a_72{left:124px;bottom:146px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_72{left:69px;bottom:121px;letter-spacing:-0.24px;}
#t1c_72{left:124px;bottom:121px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_72{left:336px;bottom:121px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_72{left:293px;bottom:748px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1f_72{left:375px;bottom:748px;letter-spacing:0.14px;word-spacing:-0.06px;}
#t1g_72{left:298px;bottom:1018px;letter-spacing:0.13px;}
#t1h_72{left:415px;bottom:1017px;letter-spacing:0.06px;word-spacing:0.14px;}
#t1i_72{left:494px;bottom:990px;}
#t1j_72{left:494px;bottom:981px;}
#t1k_72{left:431px;bottom:990px;}
#t1l_72{left:429px;bottom:981px;}
#t1m_72{left:468px;bottom:990px;}
#t1n_72{left:467px;bottom:981px;}
#t1o_72{left:481px;bottom:990px;}
#t1p_72{left:480px;bottom:980px;}
#t1q_72{left:218px;bottom:877px;letter-spacing:0.14px;}
#t1r_72{left:243px;bottom:877px;letter-spacing:0.09px;word-spacing:0.06px;}
#t1s_72{left:216px;bottom:863px;letter-spacing:0.13px;}
#t1t_72{left:243px;bottom:863px;letter-spacing:0.12px;word-spacing:0.04px;}
#t1u_72{left:216px;bottom:849px;letter-spacing:0.14px;}
#t1v_72{left:243px;bottom:849px;word-spacing:0.07px;}
#t1w_72{left:216px;bottom:835px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1x_72{left:216px;bottom:820px;letter-spacing:0.08px;}
#t1y_72{left:244px;bottom:820px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1z_72{left:216px;bottom:892px;letter-spacing:0.14px;}
#t20_72{left:244px;bottom:892px;letter-spacing:0.1px;word-spacing:-0.14px;}
#t21_72{left:217px;bottom:935px;letter-spacing:0.1px;}
#t22_72{left:243px;bottom:935px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t23_72{left:217px;bottom:921px;letter-spacing:0.11px;}
#t24_72{left:243px;bottom:921px;letter-spacing:0.08px;word-spacing:0.01px;}
#t25_72{left:504px;bottom:1017px;letter-spacing:0.13px;}
#t26_72{left:531px;bottom:1017px;letter-spacing:0.13px;}
#t27_72{left:517px;bottom:1017px;letter-spacing:0.13px;}
#t28_72{left:543px;bottom:1017px;letter-spacing:-0.12px;word-spacing:1.85px;}
#t29_72{left:598px;bottom:1017px;}
#t2a_72{left:611px;bottom:1017px;}
#t2b_72{left:624px;bottom:1017px;}
#t2c_72{left:636px;bottom:1017px;}
#t2d_72{left:649px;bottom:1017px;}
#t2e_72{left:662px;bottom:1017px;}
#t2f_72{left:675px;bottom:1017px;}
#t2g_72{left:687px;bottom:1017px;}
#t2h_72{left:701px;bottom:1017px;}
#t2i_72{left:507px;bottom:986px;}
#t2j_72{left:700px;bottom:990px;}
#t2k_72{left:701px;bottom:981px;}
#t2l_72{left:649px;bottom:990px;}
#t2m_72{left:649px;bottom:981px;}
#t2n_72{left:675px;bottom:990px;}
#t2o_72{left:674px;bottom:981px;}
#t2p_72{left:688px;bottom:985px;}
#t2q_72{left:572px;bottom:990px;}
#t2r_72{left:572px;bottom:981px;}
#t2s_72{left:587px;bottom:990px;}
#t2t_72{left:585px;bottom:981px;}
#t2u_72{left:598px;bottom:990px;}
#t2v_72{left:598px;bottom:981px;}
#t2w_72{left:611px;bottom:990px;}
#t2x_72{left:610px;bottom:981px;}
#t2y_72{left:624px;bottom:990px;}
#t2z_72{left:624px;bottom:981px;}
#t30_72{left:519px;bottom:990px;}
#t31_72{left:520px;bottom:981px;}
#t32_72{left:662px;bottom:985px;}
#t33_72{left:637px;bottom:985px;}
#t34_72{left:442px;bottom:995px;}
#t35_72{left:444px;bottom:986px;}
#t36_72{left:442px;bottom:975px;}
#t37_72{left:455px;bottom:995px;}
#t38_72{left:457px;bottom:986px;}
#t39_72{left:455px;bottom:975px;}
#t3a_72{left:559px;bottom:991px;}
#t3b_72{left:559px;bottom:981px;}
#t3c_72{left:541px;bottom:1000px;}
#t3d_72{left:539px;bottom:991px;}
#t3e_72{left:539px;bottom:980px;}
#t3f_72{left:540px;bottom:969px;}
#t3g_72{left:217px;bottom:907px;letter-spacing:0.11px;}
#t3h_72{left:243px;bottom:907px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3i_72{left:216px;bottom:806px;letter-spacing:0.11px;}
#t3j_72{left:244px;bottom:806px;letter-spacing:0.04px;word-spacing:0.14px;}
#t3k_72{left:248px;bottom:782px;letter-spacing:0.11px;}
#t3l_72{left:310px;bottom:984px;letter-spacing:0.1px;word-spacing:-0.01px;}

.s1_72{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_72{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_72{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_72{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_72{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_72{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_72{font-size:9px;font-family:Arial_3ed;color:#000;}
.s8_72{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts72" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg72Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg72" style="-webkit-user-select: none;"><object width="935" height="1210" data="72/72.svg" type="image/svg+xml" id="pdf72" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_72" class="t s1_72">2-10 </span><span id="t2_72" class="t s1_72">Vol. 3A </span>
<span id="t3_72" class="t s2_72">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_72" class="t s3_72">POPF, POPFD, or IRET instruction, a debug exception is generated after the instruction that follows the </span>
<span id="t5_72" class="t s3_72">POPF, POPFD, or IRET. </span>
<span id="t6_72" class="t s3_72">IF </span><span id="t7_72" class="t s4_72">Interrupt enable (bit 9) </span><span id="t8_72" class="t s3_72">— Controls the response of the processor to maskable hardware interrupt </span>
<span id="t9_72" class="t s3_72">requests (see also: Section 6.3.2, “Maskable Hardware Interrupts”). The flag is set to respond to maskable </span>
<span id="ta_72" class="t s3_72">hardware interrupts; cleared to inhibit maskable hardware interrupts. The IF flag does not affect the gener- </span>
<span id="tb_72" class="t s3_72">ation of exceptions or nonmaskable interrupts (NMI interrupts). The CPL, IOPL, and the state of the VME </span>
<span id="tc_72" class="t s3_72">flag in control register CR4 determine whether the IF flag can be modified by the CLI, STI, POPF, POPFD, </span>
<span id="td_72" class="t s3_72">and IRET. </span>
<span id="te_72" class="t s3_72">IOPL </span><span id="tf_72" class="t s4_72">I/O privilege level field (bits 12 and 13) </span><span id="tg_72" class="t s3_72">— Indicates the I/O privilege level (IOPL) of the currently </span>
<span id="th_72" class="t s3_72">running program or task. The CPL of the currently running program or task must be less than or equal to </span>
<span id="ti_72" class="t s3_72">the IOPL to access the I/O address space. The POPF and IRET instructions can modify this field only when </span>
<span id="tj_72" class="t s3_72">operating at a CPL of 0. </span>
<span id="tk_72" class="t s3_72">The IOPL is also one of the mechanisms that controls the modification of the IF flag and the handling of </span>
<span id="tl_72" class="t s3_72">interrupts in virtual-8086 mode when virtual mode extensions are in effect (when CR4.VME = 1). See also: </span>
<span id="tm_72" class="t s3_72">Chapter 19, “Input/Output,” in the Intel </span>
<span id="tn_72" class="t s5_72">® </span>
<span id="to_72" class="t s3_72">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="tp_72" class="t s3_72">1. </span>
<span id="tq_72" class="t s3_72">NT </span><span id="tr_72" class="t s4_72">Nested task (bit 14) </span><span id="ts_72" class="t s3_72">— Controls the chaining of interrupted and called tasks. The processor sets this flag </span>
<span id="tt_72" class="t s3_72">on calls to a task initiated with a CALL instruction, an interrupt, or an exception. It examines and modifies </span>
<span id="tu_72" class="t s3_72">this flag on returns from a task initiated with the IRET instruction. The flag can be explicitly set or cleared </span>
<span id="tv_72" class="t s3_72">with the POPF/POPFD instructions; however, changing to the state of this flag can generate unexpected </span>
<span id="tw_72" class="t s3_72">exceptions in application programs. </span>
<span id="tx_72" class="t s3_72">See also: Section 8.4, “Task Linking.” </span>
<span id="ty_72" class="t s3_72">RF </span><span id="tz_72" class="t s4_72">Resume (bit 16) </span><span id="t10_72" class="t s3_72">— Controls the processor’s response to instruction-breakpoint conditions. When set, this </span>
<span id="t11_72" class="t s3_72">flag temporarily disables debug exceptions (#DB) from being generated for instruction breakpoints </span>
<span id="t12_72" class="t s3_72">(although other exception conditions can cause an exception to be generated). When clear, instruction </span>
<span id="t13_72" class="t s3_72">breakpoints will generate debug exceptions. </span>
<span id="t14_72" class="t s3_72">The primary function of the RF flag is to allow the restarting of an instruction following a debug exception </span>
<span id="t15_72" class="t s3_72">that was caused by an instruction breakpoint condition. Here, debug software must set this flag in the </span>
<span id="t16_72" class="t s3_72">EFLAGS image on the stack just prior to returning to the interrupted program with IRETD (to prevent the </span>
<span id="t17_72" class="t s3_72">instruction breakpoint from causing another debug exception). The processor then automatically clears </span>
<span id="t18_72" class="t s3_72">this flag after the instruction returned to has been successfully executed, enabling instruction breakpoint </span>
<span id="t19_72" class="t s3_72">faults again. </span>
<span id="t1a_72" class="t s3_72">See also: Section 18.3.1.1, “Instruction-Breakpoint Exception Condition.” </span>
<span id="t1b_72" class="t s3_72">VM </span><span id="t1c_72" class="t s4_72">Virtual-8086 mode (bit 17) </span><span id="t1d_72" class="t s3_72">— Set to enable virtual-8086 mode; clear to return to protected mode. </span>
<span id="t1e_72" class="t s6_72">Figure 2-5. </span><span id="t1f_72" class="t s6_72">System Flags in the EFLAGS Register </span>
<span id="t1g_72" class="t s7_72">31 </span><span id="t1h_72" class="t s7_72">22 21 20 19 18 17 16 </span>
<span id="t1i_72" class="t s7_72">R </span>
<span id="t1j_72" class="t s7_72">F </span>
<span id="t1k_72" class="t s7_72">I </span>
<span id="t1l_72" class="t s7_72">D </span>
<span id="t1m_72" class="t s7_72">A </span>
<span id="t1n_72" class="t s7_72">C </span>
<span id="t1o_72" class="t s7_72">V </span>
<span id="t1p_72" class="t s7_72">M </span>
<span id="t1q_72" class="t s8_72">VM </span><span id="t1r_72" class="t s8_72">— Virtual-8086 Mode </span>
<span id="t1s_72" class="t s8_72">RF </span><span id="t1t_72" class="t s8_72">— Resume Flag </span>
<span id="t1u_72" class="t s8_72">NT </span><span id="t1v_72" class="t s8_72">— Nested Task Flag </span>
<span id="t1w_72" class="t s8_72">IOPL— I/O Privilege Level </span>
<span id="t1x_72" class="t s8_72">IF </span><span id="t1y_72" class="t s8_72">— Interrupt Enable Flag </span>
<span id="t1z_72" class="t s8_72">AC </span><span id="t20_72" class="t s8_72">— Alignment Check / Access Control </span>
<span id="t21_72" class="t s8_72">ID </span><span id="t22_72" class="t s8_72">— Identification Flag </span>
<span id="t23_72" class="t s8_72">VIP </span><span id="t24_72" class="t s8_72">— Virtual Interrupt Pending </span>
<span id="t25_72" class="t s7_72">15 </span><span id="t26_72" class="t s7_72">13 </span><span id="t27_72" class="t s7_72">14 </span><span id="t28_72" class="t s7_72">12 11 10 9 </span><span id="t29_72" class="t s7_72">8 </span><span id="t2a_72" class="t s7_72">7 </span><span id="t2b_72" class="t s7_72">6 </span><span id="t2c_72" class="t s7_72">5 </span><span id="t2d_72" class="t s7_72">4 </span><span id="t2e_72" class="t s7_72">3 </span><span id="t2f_72" class="t s7_72">2 </span><span id="t2g_72" class="t s7_72">1 </span><span id="t2h_72" class="t s7_72">0 </span>
<span id="t2i_72" class="t s7_72">0 </span>
<span id="t2j_72" class="t s7_72">C </span>
<span id="t2k_72" class="t s7_72">F </span>
<span id="t2l_72" class="t s7_72">A </span>
<span id="t2m_72" class="t s7_72">F </span>
<span id="t2n_72" class="t s7_72">P </span>
<span id="t2o_72" class="t s7_72">F </span>
<span id="t2p_72" class="t s7_72">1 </span>
<span id="t2q_72" class="t s7_72">D </span>
<span id="t2r_72" class="t s7_72">F </span>
<span id="t2s_72" class="t s7_72">I </span>
<span id="t2t_72" class="t s7_72">F </span>
<span id="t2u_72" class="t s7_72">T </span>
<span id="t2v_72" class="t s7_72">F </span>
<span id="t2w_72" class="t s7_72">S </span>
<span id="t2x_72" class="t s7_72">F </span>
<span id="t2y_72" class="t s7_72">Z </span>
<span id="t2z_72" class="t s7_72">F </span>
<span id="t30_72" class="t s7_72">N </span>
<span id="t31_72" class="t s7_72">T </span>
<span id="t32_72" class="t s7_72">0 </span><span id="t33_72" class="t s7_72">0 </span>
<span id="t34_72" class="t s7_72">V </span>
<span id="t35_72" class="t s7_72">I </span>
<span id="t36_72" class="t s7_72">P </span>
<span id="t37_72" class="t s7_72">V </span>
<span id="t38_72" class="t s7_72">I </span>
<span id="t39_72" class="t s7_72">F </span>
<span id="t3a_72" class="t s7_72">O </span>
<span id="t3b_72" class="t s7_72">F </span>
<span id="t3c_72" class="t s7_72">I </span>
<span id="t3d_72" class="t s7_72">O </span>
<span id="t3e_72" class="t s7_72">P </span>
<span id="t3f_72" class="t s7_72">L </span>
<span id="t3g_72" class="t s8_72">VIF </span><span id="t3h_72" class="t s8_72">— Virtual Interrupt Flag </span>
<span id="t3i_72" class="t s8_72">TF </span><span id="t3j_72" class="t s8_72">— Trap Flag </span>
<span id="t3k_72" class="t s8_72">Reserved </span>
<span id="t3l_72" class="t s8_72">Reserved (set to 0) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
