
centos-preinstalled/raspivid:     file format elf32-littlearm


Disassembly of section .init:

00012814 <_init@@Base>:
   12814:	push	{r3, lr}
   12818:	bl	16468 <_start@@Base+0x3c>
   1281c:	pop	{r3, pc}

Disassembly of section .plt:

00012820 <pthread_mutex_unlock@plt-0x14>:
   12820:	push	{lr}		; (str lr, [sp, #-4]!)
   12824:	ldr	lr, [pc, #4]	; 12830 <_init@@Base+0x1c>
   12828:	add	lr, pc, lr
   1282c:	ldr	pc, [lr, #8]!
   12830:	ldrdeq	pc, [r1], -r0

00012834 <pthread_mutex_unlock@plt>:
   12834:	add	ip, pc, #0, 12
   12838:	add	ip, ip, #126976	; 0x1f000
   1283c:	ldr	pc, [ip, #2000]!	; 0x7d0

00012840 <mmal_connection_create@plt>:
   12840:	add	ip, pc, #0, 12
   12844:	add	ip, ip, #126976	; 0x1f000
   12848:	ldr	pc, [ip, #1992]!	; 0x7c8

0001284c <fdopen@plt>:
   1284c:	add	ip, pc, #0, 12
   12850:	add	ip, ip, #126976	; 0x1f000
   12854:	ldr	pc, [ip, #1984]!	; 0x7c0

00012858 <vcos_log_impl@plt>:
   12858:	add	ip, pc, #0, 12
   1285c:	add	ip, ip, #126976	; 0x1f000
   12860:	ldr	pc, [ip, #1976]!	; 0x7b8

00012864 <raise@plt>:
   12864:	add	ip, pc, #0, 12
   12868:	add	ip, ip, #126976	; 0x1f000
   1286c:	ldr	pc, [ip, #1968]!	; 0x7b0

00012870 <inet_aton@plt>:
   12870:	add	ip, pc, #0, 12
   12874:	add	ip, ip, #126976	; 0x1f000
   12878:	ldr	pc, [ip, #1960]!	; 0x7a8

0001287c <__strncat_chk@plt>:
   1287c:	add	ip, pc, #0, 12
   12880:	add	ip, ip, #126976	; 0x1f000
   12884:	ldr	pc, [ip, #1952]!	; 0x7a0

00012888 <mmal_port_send_buffer@plt>:
   12888:	add	ip, pc, #0, 12
   1288c:	add	ip, ip, #126976	; 0x1f000
   12890:	ldr	pc, [ip, #1944]!	; 0x798

00012894 <strcmp@plt>:
   12894:	add	ip, pc, #0, 12
   12898:	add	ip, ip, #126976	; 0x1f000
   1289c:	ldr	pc, [ip, #1936]!	; 0x790

000128a0 <basename@plt>:
   128a0:	add	ip, pc, #0, 12
   128a4:	add	ip, ip, #126976	; 0x1f000
   128a8:	ldr	pc, [ip, #1928]!	; 0x788

000128ac <setsockopt@plt>:
   128ac:	add	ip, pc, #0, 12
   128b0:	add	ip, ip, #126976	; 0x1f000
   128b4:	ldr	pc, [ip, #1920]!	; 0x780

000128b8 <mmal_component_create@plt>:
   128b8:	add	ip, pc, #0, 12
   128bc:	add	ip, ip, #126976	; 0x1f000
   128c0:	ldr	pc, [ip, #1912]!	; 0x778

000128c4 <pthread_mutex_destroy@plt>:
   128c4:	add	ip, pc, #0, 12
   128c8:	add	ip, ip, #126976	; 0x1f000
   128cc:	ldr	pc, [ip, #1904]!	; 0x770

000128d0 <fflush@plt>:
   128d0:	add	ip, pc, #0, 12
   128d4:	add	ip, ip, #126976	; 0x1f000
   128d8:	ldr	pc, [ip, #1896]!	; 0x768

000128dc <mmal_buffer_header_mem_unlock@plt>:
   128dc:	add	ip, pc, #0, 12
   128e0:	add	ip, ip, #126976	; 0x1f000
   128e4:	ldr	pc, [ip, #1888]!	; 0x760

000128e8 <vc_gencmd_number_property@plt>:
   128e8:	add	ip, pc, #0, 12
   128ec:	add	ip, ip, #126976	; 0x1f000
   128f0:	ldr	pc, [ip, #1880]!	; 0x758

000128f4 <mmal_port_pool_destroy@plt>:
   128f4:	add	ip, pc, #0, 12
   128f8:	add	ip, ip, #126976	; 0x1f000
   128fc:	ldr	pc, [ip, #1872]!	; 0x750

00012900 <free@plt>:
   12900:	add	ip, pc, #0, 12
   12904:	add	ip, ip, #126976	; 0x1f000
   12908:	ldr	pc, [ip, #1864]!	; 0x748

0001290c <mmal_port_pool_create@plt>:
   1290c:	add	ip, pc, #0, 12
   12910:	add	ip, ip, #126976	; 0x1f000
   12914:	ldr	pc, [ip, #1856]!	; 0x740

00012918 <mmal_port_parameter_set_uint32@plt>:
   12918:	add	ip, pc, #0, 12
   1291c:	add	ip, ip, #126976	; 0x1f000
   12920:	ldr	pc, [ip, #1848]!	; 0x738

00012924 <pthread_mutex_lock@plt>:
   12924:	add	ip, pc, #0, 12
   12928:	add	ip, ip, #126976	; 0x1f000
   1292c:	ldr	pc, [ip, #1840]!	; 0x730

00012930 <nanosleep@plt>:
   12930:	add	ip, pc, #0, 12
   12934:	add	ip, ip, #126976	; 0x1f000
   12938:	ldr	pc, [ip, #1832]!	; 0x728

0001293c <memcpy@plt>:
   1293c:	add	ip, pc, #0, 12
   12940:	add	ip, ip, #126976	; 0x1f000
   12944:	ldr	pc, [ip, #1824]!	; 0x720

00012948 <mmal_port_disable@plt>:
   12948:	add	ip, pc, #0, 12
   1294c:	add	ip, ip, #126976	; 0x1f000
   12950:	ldr	pc, [ip, #1816]!	; 0x718

00012954 <pthread_mutex_init@plt>:
   12954:	add	ip, pc, #0, 12
   12958:	add	ip, ip, #126976	; 0x1f000
   1295c:	ldr	pc, [ip, #1808]!	; 0x710

00012960 <sigwait@plt>:
   12960:	add	ip, pc, #0, 12
   12964:	add	ip, ip, #126976	; 0x1f000
   12968:	ldr	pc, [ip, #1800]!	; 0x708

0001296c <signal@plt>:
   1296c:	add	ip, pc, #0, 12
   12970:	add	ip, ip, #126976	; 0x1f000
   12974:	ldr	pc, [ip, #1792]!	; 0x700

00012978 <time@plt>:
   12978:	add	ip, pc, #0, 12
   1297c:	add	ip, ip, #126976	; 0x1f000
   12980:	ldr	pc, [ip, #1784]!	; 0x6f8

00012984 <_IO_getc@plt>:
   12984:	add	ip, pc, #0, 12
   12988:	add	ip, ip, #126976	; 0x1f000
   1298c:	ldr	pc, [ip, #1776]!	; 0x6f0

00012990 <inet_ntoa@plt>:
   12990:	add	ip, pc, #0, 12
   12994:	add	ip, ip, #126976	; 0x1f000
   12998:	ldr	pc, [ip, #1768]!	; 0x6e8

0001299c <mmal_component_destroy@plt>:
   1299c:	add	ip, pc, #0, 12
   129a0:	add	ip, ip, #126976	; 0x1f000
   129a4:	ldr	pc, [ip, #1760]!	; 0x6e0

000129a8 <__stack_chk_fail@plt>:
   129a8:	add	ip, pc, #0, 12
   129ac:	add	ip, ip, #126976	; 0x1f000
   129b0:	ldr	pc, [ip, #1752]!	; 0x6d8

000129b4 <dlclose@plt>:
   129b4:	add	ip, pc, #0, 12
   129b8:	add	ip, ip, #126976	; 0x1f000
   129bc:	ldr	pc, [ip, #1744]!	; 0x6d0

000129c0 <dlerror@plt>:
   129c0:	add	ip, pc, #0, 12
   129c4:	add	ip, ip, #126976	; 0x1f000
   129c8:	ldr	pc, [ip, #1736]!	; 0x6c8

000129cc <strcasecmp@plt>:
   129cc:	add	ip, pc, #0, 12
   129d0:	add	ip, ip, #126976	; 0x1f000
   129d4:	ldr	pc, [ip, #1728]!	; 0x6c0

000129d8 <vc_gencmd@plt>:
   129d8:	add	ip, pc, #0, 12
   129dc:	add	ip, ip, #126976	; 0x1f000
   129e0:	ldr	pc, [ip, #1720]!	; 0x6b8

000129e4 <accept@plt>:
   129e4:	add	ip, pc, #0, 12
   129e8:	add	ip, ip, #126976	; 0x1f000
   129ec:	ldr	pc, [ip, #1712]!	; 0x6b0

000129f0 <mmal_port_enable@plt>:
   129f0:	add	ip, pc, #0, 12
   129f4:	add	ip, ip, #126976	; 0x1f000
   129f8:	ldr	pc, [ip, #1704]!	; 0x6a8

000129fc <mmal_port_format_commit@plt>:
   129fc:	add	ip, pc, #0, 12
   12a00:	add	ip, ip, #126976	; 0x1f000
   12a04:	ldr	pc, [ip, #1696]!	; 0x6a0

00012a08 <fwrite@plt>:
   12a08:	add	ip, pc, #0, 12
   12a0c:	add	ip, ip, #126976	; 0x1f000
   12a10:	ldr	pc, [ip, #1688]!	; 0x698

00012a14 <mmal_queue_length@plt>:
   12a14:	add	ip, pc, #0, 12
   12a18:	add	ip, ip, #126976	; 0x1f000
   12a1c:	ldr	pc, [ip, #1680]!	; 0x690

00012a20 <dlopen@plt>:
   12a20:	add	ip, pc, #0, 12
   12a24:	add	ip, ip, #126976	; 0x1f000
   12a28:	ldr	pc, [ip, #1672]!	; 0x688

00012a2c <pthread_sigmask@plt>:
   12a2c:	add	ip, pc, #0, 12
   12a30:	add	ip, ip, #126976	; 0x1f000
   12a34:	ldr	pc, [ip, #1664]!	; 0x680

00012a38 <pthread_create@plt>:
   12a38:	add	ip, pc, #0, 12
   12a3c:	add	ip, ip, #126976	; 0x1f000
   12a40:	ldr	pc, [ip, #1656]!	; 0x678

00012a44 <__asprintf_chk@plt>:
   12a44:	add	ip, pc, #0, 12
   12a48:	add	ip, ip, #126976	; 0x1f000
   12a4c:	ldr	pc, [ip, #1648]!	; 0x670

00012a50 <malloc@plt>:
   12a50:	add	ip, pc, #0, 12
   12a54:	add	ip, ip, #126976	; 0x1f000
   12a58:	ldr	pc, [ip, #1640]!	; 0x668

00012a5c <sigaddset@plt>:
   12a5c:	add	ip, pc, #0, 12
   12a60:	add	ip, ip, #126976	; 0x1f000
   12a64:	ldr	pc, [ip, #1632]!	; 0x660

00012a68 <__libc_start_main@plt>:
   12a68:	add	ip, pc, #0, 12
   12a6c:	add	ip, ip, #126976	; 0x1f000
   12a70:	ldr	pc, [ip, #1624]!	; 0x658

00012a74 <strerror@plt>:
   12a74:	add	ip, pc, #0, 12
   12a78:	add	ip, ip, #126976	; 0x1f000
   12a7c:	ldr	pc, [ip, #1616]!	; 0x650

00012a80 <strftime@plt>:
   12a80:	add	ip, pc, #0, 12
   12a84:	add	ip, ip, #126976	; 0x1f000
   12a88:	ldr	pc, [ip, #1608]!	; 0x648

00012a8c <mmal_connection_destroy@plt>:
   12a8c:	add	ip, pc, #0, 12
   12a90:	add	ip, ip, #126976	; 0x1f000
   12a94:	ldr	pc, [ip, #1600]!	; 0x640

00012a98 <localtime@plt>:
   12a98:	add	ip, pc, #0, 12
   12a9c:	add	ip, ip, #126976	; 0x1f000
   12aa0:	ldr	pc, [ip, #1592]!	; 0x638

00012aa4 <mmal_buffer_header_mem_lock@plt>:
   12aa4:	add	ip, pc, #0, 12
   12aa8:	add	ip, ip, #126976	; 0x1f000
   12aac:	ldr	pc, [ip, #1584]!	; 0x630

00012ab0 <modf@plt>:
   12ab0:	add	ip, pc, #0, 12
   12ab4:	add	ip, ip, #126976	; 0x1f000
   12ab8:	ldr	pc, [ip, #1576]!	; 0x628

00012abc <__gmon_start__@plt>:
   12abc:	add	ip, pc, #0, 12
   12ac0:	add	ip, ip, #126976	; 0x1f000
   12ac4:	ldr	pc, [ip, #1568]!	; 0x620

00012ac8 <__ctype_b_loc@plt>:
   12ac8:	add	ip, pc, #0, 12
   12acc:	add	ip, ip, #126976	; 0x1f000
   12ad0:	ldr	pc, [ip, #1560]!	; 0x618

00012ad4 <exit@plt>:
   12ad4:	add	ip, pc, #0, 12
   12ad8:	add	ip, ip, #126976	; 0x1f000
   12adc:	ldr	pc, [ip, #1552]!	; 0x610

00012ae0 <bcm_host_init@plt>:
   12ae0:	add	ip, pc, #0, 12
   12ae4:	add	ip, ip, #126976	; 0x1f000
   12ae8:	ldr	pc, [ip, #1544]!	; 0x608

00012aec <mmal_connection_enable@plt>:
   12aec:	add	ip, pc, #0, 12
   12af0:	add	ip, ip, #126976	; 0x1f000
   12af4:	ldr	pc, [ip, #1536]!	; 0x600

00012af8 <strlen@plt>:
   12af8:	add	ip, pc, #0, 12
   12afc:	add	ip, ip, #126976	; 0x1f000
   12b00:	ldr	pc, [ip, #1528]!	; 0x5f8

00012b04 <strchr@plt>:
   12b04:	add	ip, pc, #0, 12
   12b08:	add	ip, ip, #126976	; 0x1f000
   12b0c:	ldr	pc, [ip, #1520]!	; 0x5f0

00012b10 <mmal_port_parameter_set_int32@plt>:
   12b10:	add	ip, pc, #0, 12
   12b14:	add	ip, ip, #126976	; 0x1f000
   12b18:	ldr	pc, [ip, #1512]!	; 0x5e8

00012b1c <__errno_location@plt>:
   12b1c:	add	ip, pc, #0, 12
   12b20:	add	ip, ip, #126976	; 0x1f000
   12b24:	ldr	pc, [ip, #1504]!	; 0x5e0

00012b28 <mmal_port_parameter_set@plt>:
   12b28:	add	ip, pc, #0, 12
   12b2c:	add	ip, ip, #126976	; 0x1f000
   12b30:	ldr	pc, [ip, #1496]!	; 0x5d8

00012b34 <vcos_log_register@plt>:
   12b34:	add	ip, pc, #0, 12
   12b38:	add	ip, ip, #126976	; 0x1f000
   12b3c:	ldr	pc, [ip, #1488]!	; 0x5d0

00012b40 <bind@plt>:
   12b40:	add	ip, pc, #0, 12
   12b44:	add	ip, ip, #126976	; 0x1f000
   12b48:	ldr	pc, [ip, #1480]!	; 0x5c8

00012b4c <memset@plt>:
   12b4c:	add	ip, pc, #0, 12
   12b50:	add	ip, ip, #126976	; 0x1f000
   12b54:	ldr	pc, [ip, #1472]!	; 0x5c0

00012b58 <strncpy@plt>:
   12b58:	add	ip, pc, #0, 12
   12b5c:	add	ip, ip, #126976	; 0x1f000
   12b60:	ldr	pc, [ip, #1464]!	; 0x5b8

00012b64 <mmal_component_enable@plt>:
   12b64:	add	ip, pc, #0, 12
   12b68:	add	ip, ip, #126976	; 0x1f000
   12b6c:	ldr	pc, [ip, #1456]!	; 0x5b0

00012b70 <mmal_format_copy@plt>:
   12b70:	add	ip, pc, #0, 12
   12b74:	add	ip, ip, #126976	; 0x1f000
   12b78:	ldr	pc, [ip, #1448]!	; 0x5a8

00012b7c <mmal_util_rgb_order_fixed@plt>:
   12b7c:	add	ip, pc, #0, 12
   12b80:	add	ip, ip, #126976	; 0x1f000
   12b84:	ldr	pc, [ip, #1440]!	; 0x5a0

00012b88 <__isnan@plt>:
   12b88:	add	ip, pc, #0, 12
   12b8c:	add	ip, ip, #126976	; 0x1f000
   12b90:	ldr	pc, [ip, #1432]!	; 0x598

00012b94 <__fprintf_chk@plt>:
   12b94:	add	ip, pc, #0, 12
   12b98:	add	ip, ip, #126976	; 0x1f000
   12b9c:	ldr	pc, [ip, #1424]!	; 0x590

00012ba0 <fclose@plt>:
   12ba0:	add	ip, pc, #0, 12
   12ba4:	add	ip, ip, #126976	; 0x1f000
   12ba8:	ldr	pc, [ip, #1416]!	; 0x588

00012bac <vcos_pthreads_logging_assert@plt>:
   12bac:	add	ip, pc, #0, 12
   12bb0:	add	ip, ip, #126976	; 0x1f000
   12bb4:	ldr	pc, [ip, #1408]!	; 0x580

00012bb8 <sigemptyset@plt>:
   12bb8:	add	ip, pc, #0, 12
   12bbc:	add	ip, ip, #126976	; 0x1f000
   12bc0:	ldr	pc, [ip, #1400]!	; 0x578

00012bc4 <mmal_queue_get@plt>:
   12bc4:	add	ip, pc, #0, 12
   12bc8:	add	ip, ip, #126976	; 0x1f000
   12bcc:	ldr	pc, [ip, #1392]!	; 0x570

00012bd0 <listen@plt>:
   12bd0:	add	ip, pc, #0, 12
   12bd4:	add	ip, ip, #126976	; 0x1f000
   12bd8:	ldr	pc, [ip, #1384]!	; 0x568

00012bdc <pthread_join@plt>:
   12bdc:	add	ip, pc, #0, 12
   12be0:	add	ip, ip, #126976	; 0x1f000
   12be4:	ldr	pc, [ip, #1376]!	; 0x560

00012be8 <fputc@plt>:
   12be8:	add	ip, pc, #0, 12
   12bec:	add	ip, ip, #126976	; 0x1f000
   12bf0:	ldr	pc, [ip, #1368]!	; 0x558

00012bf4 <sscanf@plt>:
   12bf4:	add	ip, pc, #0, 12
   12bf8:	add	ip, ip, #126976	; 0x1f000
   12bfc:	ldr	pc, [ip, #1360]!	; 0x550

00012c00 <mmal_port_parameter_set_rational@plt>:
   12c00:	add	ip, pc, #0, 12
   12c04:	add	ip, ip, #126976	; 0x1f000
   12c08:	ldr	pc, [ip, #1352]!	; 0x548

00012c0c <fopen64@plt>:
   12c0c:	add	ip, pc, #0, 12
   12c10:	add	ip, ip, #126976	; 0x1f000
   12c14:	ldr	pc, [ip, #1344]!	; 0x540

00012c18 <socket@plt>:
   12c18:	add	ip, pc, #0, 12
   12c1c:	add	ip, ip, #126976	; 0x1f000
   12c20:	ldr	pc, [ip, #1336]!	; 0x538

00012c24 <mmal_component_disable@plt>:
   12c24:	add	ip, pc, #0, 12
   12c28:	add	ip, ip, #126976	; 0x1f000
   12c2c:	ldr	pc, [ip, #1328]!	; 0x530

00012c30 <clock_gettime@plt>:
   12c30:	add	ip, pc, #0, 12
   12c34:	add	ip, ip, #126976	; 0x1f000
   12c38:	ldr	pc, [ip, #1320]!	; 0x528

00012c3c <mmal_port_parameter_get@plt>:
   12c3c:	add	ip, pc, #0, 12
   12c40:	add	ip, ip, #126976	; 0x1f000
   12c44:	ldr	pc, [ip, #1312]!	; 0x520

00012c48 <mmal_buffer_header_release@plt>:
   12c48:	add	ip, pc, #0, 12
   12c4c:	add	ip, ip, #126976	; 0x1f000
   12c50:	ldr	pc, [ip, #1304]!	; 0x518

00012c54 <fputs@plt>:
   12c54:	add	ip, pc, #0, 12
   12c58:	add	ip, ip, #126976	; 0x1f000
   12c5c:	ldr	pc, [ip, #1296]!	; 0x510

00012c60 <strncmp@plt>:
   12c60:	add	ip, pc, #0, 12
   12c64:	add	ip, ip, #126976	; 0x1f000
   12c68:	ldr	pc, [ip, #1288]!	; 0x508

00012c6c <abort@plt>:
   12c6c:	add	ip, pc, #0, 12
   12c70:	add	ip, ip, #126976	; 0x1f000
   12c74:	ldr	pc, [ip, #1280]!	; 0x500

00012c78 <close@plt>:
   12c78:	add	ip, pc, #0, 12
   12c7c:	add	ip, ip, #126976	; 0x1f000
   12c80:	ldr	pc, [ip, #1272]!	; 0x4f8

00012c84 <dlsym@plt>:
   12c84:	add	ip, pc, #0, 12
   12c88:	add	ip, ip, #126976	; 0x1f000
   12c8c:	ldr	pc, [ip, #1264]!	; 0x4f0

00012c90 <connect@plt>:
   12c90:	add	ip, pc, #0, 12
   12c94:	add	ip, ip, #126976	; 0x1f000
   12c98:	ldr	pc, [ip, #1256]!	; 0x4e8

00012c9c <mmal_port_parameter_set_boolean@plt>:
   12c9c:	add	ip, pc, #0, 12
   12ca0:	add	ip, ip, #126976	; 0x1f000
   12ca4:	ldr	pc, [ip, #1248]!	; 0x4e0

00012ca8 <__snprintf_chk@plt>:
   12ca8:	add	ip, pc, #0, 12
   12cac:	add	ip, ip, #126976	; 0x1f000
   12cb0:	ldr	pc, [ip, #1240]!	; 0x4d8

Disassembly of section .text:

00012cb8 <main@@Base>:
   12cb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12cbc:	sub	sp, sp, #240640	; 0x3ac00
   12cc0:	ldr	r7, [pc, #3644]	; 13b04 <main@@Base+0xe4c>
   12cc4:	sub	sp, sp, #532	; 0x214
   12cc8:	ldr	r3, [pc, #3640]	; 13b08 <main@@Base+0xe50>
   12ccc:	mov	fp, r0
   12cd0:	add	r7, pc, r7
   12cd4:	add	r0, sp, #237568	; 0x3a000
   12cd8:	mov	r5, r1
   12cdc:	ldr	r3, [r7, r3]
   12ce0:	str	r3, [sp, #40]	; 0x28
   12ce4:	ldr	r3, [r3]
   12ce8:	str	r3, [r0, #3596]	; 0xe0c
   12cec:	bl	12ae0 <bcm_host_init@plt>
   12cf0:	ldr	r3, [pc, #3604]	; 13b0c <main@@Base+0xe54>
   12cf4:	ldr	r0, [pc, #3604]	; 13b10 <main@@Base+0xe58>
   12cf8:	ldr	r3, [r7, r3]
   12cfc:	add	r0, pc, r0
   12d00:	mov	r1, r3
   12d04:	str	r3, [sp, #32]
   12d08:	bl	12b34 <vcos_log_register@plt>
   12d0c:	ldr	r3, [pc, #3584]	; 13b14 <main@@Base+0xe5c>
   12d10:	mov	r0, #2
   12d14:	ldr	r3, [r7, r3]
   12d18:	mov	r1, r3
   12d1c:	str	r3, [sp, #44]	; 0x2c
   12d20:	bl	1296c <signal@plt>
   12d24:	mov	r1, #1
   12d28:	mov	r0, #10
   12d2c:	bl	1296c <signal@plt>
   12d30:	ldr	r0, [r5]
   12d34:	bl	19e9c <set_app_name@@Base>
   12d38:	cmp	fp, #1
   12d3c:	beq	13fa4 <main@@Base+0x12ec>
   12d40:	add	r6, sp, #528	; 0x210
   12d44:	mov	r1, #0
   12d48:	sub	r8, r6, #208	; 0xd0
   12d4c:	movw	r2, #44232	; 0xacc8
   12d50:	movt	r2, #3
   12d54:	str	r8, [sp, #36]	; 0x24
   12d58:	mov	r0, r8
   12d5c:	mov	r4, #1
   12d60:	bl	12b4c <memset@plt>
   12d64:	mov	r0, r8
   12d68:	bl	19800 <raspicommonsettings_set_defaults@@Base>
   12d6c:	add	ip, sp, #237568	; 0x3a000
   12d70:	sub	r0, r6, #84	; 0x54
   12d74:	mov	r1, #28
   12d78:	mov	r2, #1920	; 0x780
   12d7c:	movw	r3, #1080	; 0x438
   12d80:	str	r2, [r8, #16]
   12d84:	movw	r2, #12872	; 0x3248
   12d88:	str	r3, [r8, #20]
   12d8c:	movt	r2, #13366	; 0x3436
   12d90:	str	r4, [ip, #3584]	; 0xe00
   12d94:	movw	r3, #26176	; 0x6640
   12d98:	str	r2, [r8, #48]	; 0x30
   12d9c:	movt	r3, #259	; 0x103
   12da0:	mov	r2, #30
   12da4:	str	r3, [r8, #52]	; 0x34
   12da8:	str	r2, [r8, #56]	; 0x38
   12dac:	mov	r3, #250	; 0xfa
   12db0:	mvn	r2, #0
   12db4:	str	r3, [r8, #76]	; 0x4c
   12db8:	str	r2, [ip, #3544]	; 0xdd8
   12dbc:	mov	r3, #0
   12dc0:	str	r2, [r8, #44]	; 0x2c
   12dc4:	str	r2, [r8, #60]	; 0x3c
   12dc8:	movw	r2, #5000	; 0x1388
   12dcc:	str	r3, [r8, #64]	; 0x40
   12dd0:	str	r3, [r8, #72]	; 0x48
   12dd4:	str	r3, [r8, #92]	; 0x5c
   12dd8:	str	r3, [r8, #68]	; 0x44
   12ddc:	str	r3, [r8, #104]	; 0x68
   12de0:	str	r3, [r8, #108]	; 0x6c
   12de4:	str	r3, [r8, #116]	; 0x74
   12de8:	str	r3, [r8, #120]	; 0x78
   12dec:	str	r3, [ip, #3516]	; 0xdbc
   12df0:	str	r3, [ip, #3524]	; 0xdc4
   12df4:	str	r3, [ip, #3548]	; 0xddc
   12df8:	str	r3, [ip, #3556]	; 0xde4
   12dfc:	strb	r3, [ip, #3576]	; 0xdf8
   12e00:	str	r3, [ip, #3580]	; 0xdfc
   12e04:	str	r1, [r8, #84]	; 0x54
   12e08:	str	r1, [r8, #88]	; 0x58
   12e0c:	str	r2, [r8, #96]	; 0x60
   12e10:	str	r2, [r8, #100]	; 0x64
   12e14:	str	r4, [r8, #80]	; 0x50
   12e18:	str	r4, [r8, #112]	; 0x70
   12e1c:	bl	19564 <raspipreview_set_defaults@@Base>
   12e20:	sub	r0, r6, #48	; 0x30
   12e24:	bl	17278 <raspicamcontrol_set_defaults@@Base>
   12e28:	cmp	fp, r4
   12e2c:	ble	12f9c <main@@Base+0x2e4>
   12e30:	ldr	r0, [pc, #3296]	; 13b18 <main@@Base+0xe60>
   12e34:	mov	r1, r4
   12e38:	ldr	r2, [pc, #3292]	; 13b1c <main@@Base+0xe64>
   12e3c:	ldr	r3, [pc, #3292]	; 13b20 <main@@Base+0xe68>
   12e40:	add	r0, pc, r0
   12e44:	add	r2, pc, r2
   12e48:	add	r0, r0, #660	; 0x294
   12e4c:	add	r3, pc, r3
   12e50:	add	r2, r2, #64	; 0x40
   12e54:	add	r3, r3, #56	; 0x38
   12e58:	str	r0, [sp, #48]	; 0x30
   12e5c:	str	r2, [sp, #56]	; 0x38
   12e60:	str	r3, [sp, #52]	; 0x34
   12e64:	b	12e8c <main@@Base+0x1d4>
   12e68:	ldrb	r3, [r2]
   12e6c:	cmp	r3, #45	; 0x2d
   12e70:	beq	12eb4 <main@@Base+0x1fc>
   12e74:	mov	r1, #0
   12e78:	add	r3, r4, #1
   12e7c:	mov	r2, r1
   12e80:	mov	r4, r3
   12e84:	cmp	r2, #0
   12e88:	beq	12f94 <main@@Base+0x2dc>
   12e8c:	ldr	r2, [r5, r4, lsl #2]
   12e90:	lsl	r9, r4, #2
   12e94:	add	sl, r5, r9
   12e98:	cmp	r2, #0
   12e9c:	bne	12e68 <main@@Base+0x1b0>
   12ea0:	add	r3, r4, #1
   12ea4:	cmp	fp, r3
   12ea8:	movle	r2, #0
   12eac:	andgt	r2, r1, #1
   12eb0:	b	12e80 <main@@Base+0x1c8>
   12eb4:	ldr	r0, [pc, #3176]	; 13b24 <main@@Base+0xe6c>
   12eb8:	add	r2, r2, #1
   12ebc:	mov	r1, #29
   12ec0:	sub	r3, r6, #408	; 0x198
   12ec4:	add	r0, pc, r0
   12ec8:	add	r0, r0, #80	; 0x50
   12ecc:	bl	19000 <raspicli_get_command_id@@Base>
   12ed0:	cmn	r0, #1
   12ed4:	addeq	ip, r4, #1
   12ed8:	beq	13928 <main@@Base+0xc70>
   12edc:	add	lr, sp, #240640	; 0x3ac00
   12ee0:	movw	r3, #21096	; 0x5268
   12ee4:	add	lr, lr, #528	; 0x210
   12ee8:	movt	r3, #65532	; 0xfffc
   12eec:	ldr	r3, [lr, r3]
   12ef0:	cmp	r3, #0
   12ef4:	addle	ip, r4, #1
   12ef8:	ble	12f14 <main@@Base+0x25c>
   12efc:	add	r3, r4, #1
   12f00:	cmp	fp, r3
   12f04:	mov	ip, r3
   12f08:	movle	r2, #0
   12f0c:	movle	r1, #1
   12f10:	ble	12e80 <main@@Base+0x1c8>
   12f14:	cmp	r0, #28
   12f18:	addls	pc, pc, r0, lsl #2
   12f1c:	b	13928 <main@@Base+0xc70>
   12f20:	b	133a8 <main@@Base+0x6f0>
   12f24:	b	13700 <main@@Base+0xa48>
   12f28:	b	137b0 <main@@Base+0xaf8>
   12f2c:	b	1379c <main@@Base+0xae4>
   12f30:	b	133e4 <main@@Base+0x72c>
   12f34:	b	13808 <main@@Base+0xb50>
   12f38:	b	13888 <main@@Base+0xbd0>
   12f3c:	b	1381c <main@@Base+0xb64>
   12f40:	b	136c8 <main@@Base+0xa10>
   12f44:	b	136ac <main@@Base+0x9f4>
   12f48:	b	13764 <main@@Base+0xaac>
   12f4c:	b	13750 <main@@Base+0xa98>
   12f50:	b	13744 <main@@Base+0xa8c>
   12f54:	b	13678 <main@@Base+0x9c0>
   12f58:	b	13664 <main@@Base+0x9ac>
   12f5c:	b	13624 <main@@Base+0x96c>
   12f60:	b	13614 <main@@Base+0x95c>
   12f64:	b	13600 <main@@Base+0x948>
   12f68:	b	13570 <main@@Base+0x8b8>
   12f6c:	b	13540 <main@@Base+0x888>
   12f70:	b	1352c <main@@Base+0x874>
   12f74:	b	134c8 <main@@Base+0x810>
   12f78:	b	1348c <main@@Base+0x7d4>
   12f7c:	b	13458 <main@@Base+0x7a0>
   12f80:	b	13424 <main@@Base+0x76c>
   12f84:	b	133f4 <main@@Base+0x73c>
   12f88:	b	138d0 <main@@Base+0xc18>
   12f8c:	b	138bc <main@@Base+0xc04>
   12f90:	b	138e4 <main@@Base+0xc2c>
   12f94:	cmp	r1, #0
   12f98:	beq	13160 <main@@Base+0x4a8>
   12f9c:	ldr	r3, [r8, #44]	; 0x2c
   12fa0:	cmn	r3, #1
   12fa4:	beq	130e8 <main@@Base+0x430>
   12fa8:	sub	r3, r6, #188	; 0xbc
   12fac:	ldr	r0, [r8, #28]
   12fb0:	mov	r1, r8
   12fb4:	sub	r2, r6, #192	; 0xc0
   12fb8:	bl	19ce4 <get_sensor_defaults@@Base>
   12fbc:	ldr	r3, [r8, #36]	; 0x24
   12fc0:	cmp	r3, #0
   12fc4:	bne	13234 <main@@Base+0x57c>
   12fc8:	sub	r9, r6, #408	; 0x198
   12fcc:	ldr	r0, [pc, #2900]	; 13b28 <main@@Base+0xe70>
   12fd0:	ldr	r4, [r8, #28]
   12fd4:	add	r0, pc, r0
   12fd8:	mov	r1, r9
   12fdc:	bl	128b8 <mmal_component_create@plt>
   12fe0:	cmp	r0, #0
   12fe4:	beq	130f4 <main@@Base+0x43c>
   12fe8:	ldr	r3, [r8, #40]	; 0x28
   12fec:	cmp	r3, #0
   12ff0:	bne	1321c <main@@Base+0x564>
   12ff4:	sub	r4, r6, #432	; 0x1b0
   12ff8:	ldr	r0, [pc, #2860]	; 13b2c <main@@Base+0xe74>
   12ffc:	add	r2, sp, #240640	; 0x3ac00
   13000:	movw	r5, #21072	; 0x5250
   13004:	add	r2, r2, #528	; 0x210
   13008:	movt	r5, #65532	; 0xfffc
   1300c:	add	r0, pc, r0
   13010:	mov	r1, r4
   13014:	mov	r3, #0
   13018:	str	r3, [r2, r5]
   1301c:	bl	128b8 <mmal_component_create@plt>
   13020:	cmp	r0, #0
   13024:	beq	1318c <main@@Base+0x4d4>
   13028:	ldr	ip, [sp, #32]
   1302c:	ldr	r3, [ip]
   13030:	cmp	r3, #1
   13034:	bls	1304c <main@@Base+0x394>
   13038:	ldr	r2, [pc, #2800]	; 13b30 <main@@Base+0xe78>
   1303c:	mov	r0, ip
   13040:	mov	r1, #2
   13044:	add	r2, pc, r2
   13048:	bl	12858 <vcos_log_impl@plt>
   1304c:	add	r1, sp, #240640	; 0x3ac00
   13050:	movw	r3, #21072	; 0x5250
   13054:	add	r1, r1, #528	; 0x210
   13058:	movt	r3, #65532	; 0xfffc
   1305c:	ldr	r0, [r1, r3]
   13060:	cmp	r0, #0
   13064:	beq	1306c <main@@Base+0x3b4>
   13068:	bl	1299c <mmal_component_destroy@plt>
   1306c:	ldr	ip, [sp, #32]
   13070:	ldr	r3, [ip]
   13074:	cmp	r3, #1
   13078:	bls	1309c <main@@Base+0x3e4>
   1307c:	ldr	r3, [pc, #2736]	; 13b34 <main@@Base+0xe7c>
   13080:	mov	r1, #2
   13084:	ldr	r2, [pc, #2732]	; 13b38 <main@@Base+0xe80>
   13088:	add	r3, pc, r3
   1308c:	ldr	r0, [sp, #32]
   13090:	add	r2, pc, r2
   13094:	add	r3, r3, #152	; 0x98
   13098:	bl	12858 <vcos_log_impl@plt>
   1309c:	mov	sl, #70	; 0x46
   130a0:	mov	r0, #128	; 0x80
   130a4:	bl	18c98 <raspicamcontrol_check_configuration@@Base>
   130a8:	ldr	ip, [sp, #36]	; 0x24
   130ac:	ldr	r3, [ip, #40]	; 0x28
   130b0:	cmp	r3, #0
   130b4:	beq	130c0 <main@@Base+0x408>
   130b8:	ldr	r0, [ip, #36]	; 0x24
   130bc:	bl	1a564 <raspi_gps_shutdown@@Base>
   130c0:	ldr	ip, [sp, #40]	; 0x28
   130c4:	add	r0, sp, #237568	; 0x3a000
   130c8:	ldr	r2, [r0, #3596]	; 0xe0c
   130cc:	mov	r0, sl
   130d0:	ldr	r3, [ip]
   130d4:	cmp	r2, r3
   130d8:	bne	13d98 <main@@Base+0x10e0>
   130dc:	add	sp, sp, #240640	; 0x3ac00
   130e0:	add	sp, sp, #532	; 0x214
   130e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   130e8:	movw	r3, #5000	; 0x1388
   130ec:	str	r3, [r8, #44]	; 0x2c
   130f0:	b	12fa8 <main@@Base+0x2f0>
   130f4:	add	r1, sp, #240640	; 0x3ac00
   130f8:	movw	sl, #21096	; 0x5268
   130fc:	add	r1, r1, #528	; 0x210
   13100:	movt	sl, #65532	; 0xfffc
   13104:	add	r5, sp, #168	; 0xa8
   13108:	add	ip, sp, #240640	; 0x3ac00
   1310c:	ldr	r0, [r1, sl]
   13110:	add	ip, ip, #528	; 0x210
   13114:	movw	r3, #21144	; 0x5298
   13118:	movt	r3, #65532	; 0xfffc
   1311c:	mov	r1, r5
   13120:	mov	r2, #28
   13124:	ldr	r0, [r0, #16]
   13128:	movt	r2, #1
   1312c:	str	r2, [ip, r3]
   13130:	mov	r3, #148	; 0x94
   13134:	str	r3, [sp, #172]	; 0xac
   13138:	bl	12c3c <mmal_port_parameter_get@plt>
   1313c:	cmp	r0, #0
   13140:	bne	13250 <main@@Base+0x598>
   13144:	add	r1, sp, #240640	; 0x3ac00
   13148:	movw	r3, #21096	; 0x5268
   1314c:	add	r1, r1, #528	; 0x210
   13150:	movt	r3, #65532	; 0xfffc
   13154:	ldr	r0, [r1, r3]
   13158:	bl	1299c <mmal_component_destroy@plt>
   1315c:	b	12fe8 <main@@Base+0x330>
   13160:	ldr	r0, [pc, #2516]	; 13b3c <main@@Base+0xe84>
   13164:	sub	r4, r4, #-1073741823	; 0xc0000001
   13168:	ldr	r2, [pc, #2512]	; 13b40 <main@@Base+0xe88>
   1316c:	mov	r1, #1
   13170:	ldr	r3, [r5, r4, lsl #2]
   13174:	ldr	r0, [r7, r0]
   13178:	add	r2, pc, r2
   1317c:	ldr	r0, [r0]
   13180:	bl	12b94 <__fprintf_chk@plt>
   13184:	mov	r0, #64	; 0x40
   13188:	bl	12ad4 <exit@plt>
   1318c:	add	lr, sp, #240640	; 0x3ac00
   13190:	add	sl, r6, #400	; 0x190
   13194:	add	lr, lr, #528	; 0x210
   13198:	mov	r1, sl
   1319c:	ldr	r3, [lr, r5]
   131a0:	ldr	r3, [r3, #32]
   131a4:	ldr	r0, [r3]
   131a8:	bl	18900 <raspicamcontrol_set_stereo_mode@@Base>
   131ac:	mov	r1, sl
   131b0:	mov	fp, r0
   131b4:	add	r0, sp, #240640	; 0x3ac00
   131b8:	add	r0, r0, #528	; 0x210
   131bc:	ldr	r3, [r0, r5]
   131c0:	ldr	r3, [r3, #32]
   131c4:	ldr	r0, [r3, #4]
   131c8:	bl	18900 <raspicamcontrol_set_stereo_mode@@Base>
   131cc:	add	r1, sp, #240640	; 0x3ac00
   131d0:	add	r1, r1, #528	; 0x210
   131d4:	ldr	r3, [r1, r5]
   131d8:	mov	r1, sl
   131dc:	ldr	r3, [r3, #32]
   131e0:	add	sl, r0, fp
   131e4:	ldr	r0, [r3, #8]
   131e8:	bl	18900 <raspicamcontrol_set_stereo_mode@@Base>
   131ec:	adds	r3, sl, r0
   131f0:	beq	132f8 <main@@Base+0x640>
   131f4:	ldr	ip, [sp, #32]
   131f8:	ldr	r2, [ip]
   131fc:	cmp	r2, #1
   13200:	bls	1304c <main@@Base+0x394>
   13204:	ldr	r2, [pc, #2360]	; 13b44 <main@@Base+0xe8c>
   13208:	mov	r0, ip
   1320c:	mov	r1, #2
   13210:	add	r2, pc, r2
   13214:	bl	12858 <vcos_log_impl@plt>
   13218:	b	1304c <main@@Base+0x394>
   1321c:	ldr	r0, [r8, #36]	; 0x24
   13220:	bl	1a660 <raspi_gps_setup@@Base>
   13224:	cmp	r0, #0
   13228:	movne	r3, #0
   1322c:	strne	r3, [r8, #40]	; 0x28
   13230:	b	12ff4 <main@@Base+0x33c>
   13234:	ldr	r3, [pc, #2304]	; 13b3c <main@@Base+0xe84>
   13238:	ldr	r3, [r7, r3]
   1323c:	ldr	r0, [r3]
   13240:	bl	19c14 <print_app_details@@Base>
   13244:	mov	r0, r8
   13248:	bl	1b80c <deg_to_str@@Base+0x700>
   1324c:	b	12fc8 <main@@Base+0x310>
   13250:	add	lr, sp, #240640	; 0x3ac00
   13254:	mov	r1, r5
   13258:	add	lr, lr, #528	; 0x210
   1325c:	mov	r2, #152	; 0x98
   13260:	str	r2, [r5, #4]
   13264:	ldr	r3, [lr, sl]
   13268:	ldr	r0, [r3, #16]
   1326c:	bl	12c3c <mmal_port_parameter_get@plt>
   13270:	cmp	r0, #0
   13274:	bne	13144 <main@@Base+0x48c>
   13278:	ldr	r3, [r5, #8]
   1327c:	cmp	r3, r4
   13280:	bls	13144 <main@@Base+0x48c>
   13284:	add	r0, r4, #1
   13288:	ldr	r1, [pc, #2232]	; 13b48 <main@@Base+0xe90>
   1328c:	mov	r2, #7
   13290:	add	r1, pc, r1
   13294:	add	r0, r5, r0, lsl #5
   13298:	bl	12c60 <strncmp@plt>
   1329c:	cmp	r0, #0
   132a0:	bne	13144 <main@@Base+0x48c>
   132a4:	ldr	r3, [pc, #2192]	; 13b3c <main@@Base+0xe84>
   132a8:	mov	r1, #1
   132ac:	ldr	r0, [pc, #2200]	; 13b4c <main@@Base+0xe94>
   132b0:	mov	r2, #78	; 0x4e
   132b4:	ldr	r4, [r7, r3]
   132b8:	add	r0, pc, r0
   132bc:	ldr	r3, [r4]
   132c0:	bl	12a08 <fwrite@plt>
   132c4:	ldr	r0, [pc, #2180]	; 13b50 <main@@Base+0xe98>
   132c8:	ldr	r3, [r4]
   132cc:	mov	r1, #1
   132d0:	mov	r2, #80	; 0x50
   132d4:	add	r0, pc, r0
   132d8:	bl	12a08 <fwrite@plt>
   132dc:	ldr	r0, [pc, #2160]	; 13b54 <main@@Base+0xe9c>
   132e0:	ldr	r3, [r4]
   132e4:	mov	r1, #1
   132e8:	mov	r2, #75	; 0x4b
   132ec:	add	r0, pc, r0
   132f0:	bl	12a08 <fwrite@plt>
   132f4:	b	13144 <main@@Base+0x48c>
   132f8:	add	lr, sp, #240640	; 0x3ac00
   132fc:	ldr	r1, [r8, #28]
   13300:	add	lr, lr, #528	; 0x210
   13304:	add	fp, sp, #108	; 0x6c
   13308:	movw	r3, #21084	; 0x525c
   1330c:	movt	r3, #65532	; 0xfffc
   13310:	ldr	r0, [lr, r5]
   13314:	mov	r2, #16
   13318:	movt	r2, #1
   1331c:	ldr	r0, [r0, #16]
   13320:	str	r1, [fp, #8]
   13324:	mov	r1, fp
   13328:	str	r2, [lr, r3]
   1332c:	mov	r3, #12
   13330:	str	r3, [fp, #4]
   13334:	bl	12b28 <mmal_port_parameter_set@plt>
   13338:	subs	r3, r0, #0
   1333c:	bne	13380 <main@@Base+0x6c8>
   13340:	add	lr, sp, #240640	; 0x3ac00
   13344:	add	lr, lr, #528	; 0x210
   13348:	ldr	r3, [lr, r5]
   1334c:	ldr	r2, [r3, #28]
   13350:	cmp	r2, #0
   13354:	bne	1396c <main@@Base+0xcb4>
   13358:	ldr	ip, [sp, #32]
   1335c:	ldr	r3, [ip]
   13360:	cmp	r3, #1
   13364:	bls	1304c <main@@Base+0x394>
   13368:	ldr	r2, [pc, #2024]	; 13b58 <main@@Base+0xea0>
   1336c:	mov	r0, ip
   13370:	mov	r1, #2
   13374:	add	r2, pc, r2
   13378:	bl	12858 <vcos_log_impl@plt>
   1337c:	b	1304c <main@@Base+0x394>
   13380:	ldr	ip, [sp, #32]
   13384:	ldr	r2, [ip]
   13388:	cmp	r2, #1
   1338c:	bls	1304c <main@@Base+0x394>
   13390:	ldr	r2, [pc, #1988]	; 13b5c <main@@Base+0xea4>
   13394:	mov	r0, ip
   13398:	mov	r1, #2
   1339c:	add	r2, pc, r2
   133a0:	bl	12858 <vcos_log_impl@plt>
   133a4:	b	1304c <main@@Base+0x394>
   133a8:	ldr	r1, [pc, #1968]	; 13b60 <main@@Base+0xea8>
   133ac:	add	r2, r8, #52	; 0x34
   133b0:	ldr	r0, [sl, #4]
   133b4:	add	r1, pc, r1
   133b8:	str	ip, [sp, #28]
   133bc:	bl	12bf4 <sscanf@plt>
   133c0:	ldr	ip, [sp, #28]
   133c4:	cmp	r0, #1
   133c8:	beq	13920 <main@@Base+0xc68>
   133cc:	mov	r1, #0
   133d0:	cmp	fp, ip
   133d4:	movle	r2, #0
   133d8:	andgt	r2, r1, #1
   133dc:	mov	r4, ip
   133e0:	b	12e84 <main@@Base+0x1cc>
   133e4:	mov	r3, #0
   133e8:	mov	r1, #1
   133ec:	str	r3, [r8, #80]	; 0x50
   133f0:	b	133d0 <main@@Base+0x718>
   133f4:	ldr	r0, [r5, ip, lsl #2]
   133f8:	mov	r2, #3
   133fc:	ldr	r1, [sp, #48]	; 0x30
   13400:	add	ip, r4, #2
   13404:	str	ip, [sp, #28]
   13408:	bl	19230 <raspicli_map_xref@@Base>
   1340c:	add	r3, r8, #240640	; 0x3ac00
   13410:	ldr	ip, [sp, #28]
   13414:	adds	r1, r0, #1
   13418:	str	r0, [r3, #144]	; 0x90
   1341c:	movne	r1, #1
   13420:	b	133d0 <main@@Base+0x718>
   13424:	add	r2, r8, #240640	; 0x3ac00
   13428:	ldr	r0, [r5, ip, lsl #2]
   1342c:	mov	r1, #1
   13430:	str	r1, [r2, #140]	; 0x8c
   13434:	str	r1, [r2, #144]	; 0x90
   13438:	str	ip, [sp, #28]
   1343c:	bl	12af8 <strlen@plt>
   13440:	ldr	ip, [sp, #28]
   13444:	lsl	r9, ip, #2
   13448:	cmp	r0, #0
   1344c:	bne	139f8 <main@@Base+0xd40>
   13450:	mov	r1, r0
   13454:	b	133d0 <main@@Base+0x718>
   13458:	ldr	r0, [r5, ip, lsl #2]
   1345c:	mov	r2, #3
   13460:	ldr	r1, [sp, #52]	; 0x34
   13464:	str	ip, [sp, #28]
   13468:	bl	19230 <raspicli_map_xref@@Base>
   1346c:	ldr	ip, [sp, #28]
   13470:	cmn	r0, #1
   13474:	strne	r0, [r8, #88]	; 0x58
   13478:	moveq	r3, #28
   1347c:	streq	r3, [r8, #88]	; 0x58
   13480:	add	ip, ip, #1
   13484:	mov	r1, #1
   13488:	b	133d0 <main@@Base+0x718>
   1348c:	ldr	r4, [sl, #4]
   13490:	str	ip, [sp, #28]
   13494:	mov	r0, r4
   13498:	bl	12af8 <strlen@plt>
   1349c:	ldr	ip, [sp, #28]
   134a0:	subs	r2, r0, #0
   134a4:	moveq	r1, r2
   134a8:	beq	133d0 <main@@Base+0x718>
   134ac:	cmp	r2, #4
   134b0:	beq	13a44 <main@@Base+0xd8c>
   134b4:	cmp	r2, #5
   134b8:	beq	13a74 <main@@Base+0xdbc>
   134bc:	mov	r1, #0
   134c0:	add	ip, ip, #1
   134c4:	b	133d0 <main@@Base+0x718>
   134c8:	add	r9, r9, #4
   134cc:	add	r3, r8, #240640	; 0x3ac00
   134d0:	mov	r2, #1
   134d4:	ldr	r0, [r5, r9]
   134d8:	str	r2, [r3, #164]	; 0xa4
   134dc:	str	ip, [sp, #28]
   134e0:	bl	12af8 <strlen@plt>
   134e4:	ldr	ip, [sp, #28]
   134e8:	cmp	r0, #0
   134ec:	beq	13450 <main@@Base+0x798>
   134f0:	add	r4, r0, #1
   134f4:	add	sl, r8, #240640	; 0x3ac00
   134f8:	add	sl, sl, #160	; 0xa0
   134fc:	mov	r0, r4
   13500:	bl	12a50 <malloc@plt>
   13504:	ldr	ip, [sp, #28]
   13508:	cmp	r0, #0
   1350c:	str	r0, [sl]
   13510:	beq	13d9c <main@@Base+0x10e4>
   13514:	ldr	r1, [r5, r9]
   13518:	mov	r2, r4
   1351c:	str	ip, [sp, #28]
   13520:	bl	12b58 <strncpy@plt>
   13524:	ldr	ip, [sp, #28]
   13528:	b	13480 <main@@Base+0x7c8>
   1352c:	add	r3, r8, #240640	; 0x3ac00
   13530:	mov	r2, #1
   13534:	mov	r1, r2
   13538:	str	r2, [r3, #116]	; 0x74
   1353c:	b	133d0 <main@@Base+0x718>
   13540:	ldr	r1, [pc, #1564]	; 13b64 <main@@Base+0xeac>
   13544:	mov	r2, #4
   13548:	ldr	r0, [sl, #4]
   1354c:	add	ip, ip, #1
   13550:	add	r1, pc, r1
   13554:	str	ip, [sp, #28]
   13558:	bl	19230 <raspicli_map_xref@@Base>
   1355c:	add	r3, r8, #240640	; 0x3ac00
   13560:	mov	r1, #1
   13564:	ldr	ip, [sp, #28]
   13568:	str	r0, [r3, #152]	; 0x98
   1356c:	b	133d0 <main@@Base+0x718>
   13570:	add	r9, r9, #4
   13574:	add	r3, r8, #240640	; 0x3ac00
   13578:	mov	r2, #1
   1357c:	ldr	r0, [r5, r9]
   13580:	str	r2, [r3, #132]	; 0x84
   13584:	str	ip, [sp, #28]
   13588:	bl	12af8 <strlen@plt>
   1358c:	ldr	ip, [sp, #28]
   13590:	cmp	r0, #0
   13594:	beq	13450 <main@@Base+0x798>
   13598:	add	r4, r0, #1
   1359c:	add	sl, r8, #240640	; 0x3ac00
   135a0:	add	sl, sl, #136	; 0x88
   135a4:	mov	r0, r4
   135a8:	bl	12a50 <malloc@plt>
   135ac:	ldr	ip, [sp, #28]
   135b0:	cmp	r0, #0
   135b4:	str	r0, [sl]
   135b8:	bne	13514 <main@@Base+0x85c>
   135bc:	ldr	r3, [pc, #1444]	; 13b68 <main@@Base+0xeb0>
   135c0:	movw	r2, #809	; 0x329
   135c4:	ldr	r1, [pc, #1440]	; 13b6c <main@@Base+0xeb4>
   135c8:	add	r3, pc, r3
   135cc:	ldr	r0, [pc, #1436]	; 13b70 <main@@Base+0xeb8>
   135d0:	str	r3, [sp]
   135d4:	add	r1, pc, r1
   135d8:	ldr	r3, [pc, #1428]	; 13b74 <main@@Base+0xebc>
   135dc:	add	r0, pc, r0
   135e0:	add	r1, r1, #64	; 0x40
   135e4:	add	r3, pc, r3
   135e8:	bl	12bac <vcos_pthreads_logging_assert@plt>
   135ec:	ldr	r0, [sl]
   135f0:	ldr	ip, [sp, #28]
   135f4:	cmp	r0, #0
   135f8:	beq	13480 <main@@Base+0x7c8>
   135fc:	b	13514 <main@@Base+0x85c>
   13600:	add	r3, r8, #240640	; 0x3ac00
   13604:	mov	r2, #1
   13608:	mov	r1, r2
   1360c:	str	r2, [r3, #128]	; 0x80
   13610:	b	133d0 <main@@Base+0x718>
   13614:	mov	r1, #1
   13618:	str	r1, [r8, #68]	; 0x44
   1361c:	str	r1, [r8, #120]	; 0x78
   13620:	b	133d0 <main@@Base+0x718>
   13624:	ldr	r1, [pc, #1356]	; 13b78 <main@@Base+0xec0>
   13628:	add	r2, r8, #112	; 0x70
   1362c:	ldr	r0, [sl, #4]
   13630:	add	r1, pc, r1
   13634:	str	ip, [sp, #28]
   13638:	bl	12bf4 <sscanf@plt>
   1363c:	ldr	ip, [sp, #28]
   13640:	cmp	r0, #1
   13644:	bne	133cc <main@@Base+0x714>
   13648:	ldr	r3, [r8, #108]	; 0x6c
   1364c:	cmp	r3, #0
   13650:	beq	13480 <main@@Base+0x7c8>
   13654:	ldr	r2, [r8, #112]	; 0x70
   13658:	cmp	r3, r2
   1365c:	blt	133cc <main@@Base+0x714>
   13660:	b	13480 <main@@Base+0x7c8>
   13664:	ldr	r1, [pc, #1296]	; 13b7c <main@@Base+0xec4>
   13668:	add	r2, r8, #108	; 0x6c
   1366c:	ldr	r0, [sl, #4]
   13670:	add	r1, pc, r1
   13674:	b	133b8 <main@@Base+0x700>
   13678:	ldr	r1, [pc, #1280]	; 13b80 <main@@Base+0xec8>
   1367c:	add	r2, r8, #104	; 0x68
   13680:	ldr	r0, [sl, #4]
   13684:	add	r1, pc, r1
   13688:	str	ip, [sp, #28]
   1368c:	bl	12bf4 <sscanf@plt>
   13690:	ldr	ip, [sp, #28]
   13694:	cmp	r0, #1
   13698:	streq	r0, [r8, #68]	; 0x44
   1369c:	addeq	ip, ip, #1
   136a0:	moveq	r1, r0
   136a4:	bne	133cc <main@@Base+0x714>
   136a8:	b	133d0 <main@@Base+0x718>
   136ac:	ldr	r3, [r8, #44]	; 0x2c
   136b0:	mov	r2, #2
   136b4:	str	r2, [r8, #92]	; 0x5c
   136b8:	cmn	r3, #1
   136bc:	beq	136f0 <main@@Base+0xa38>
   136c0:	mov	r1, #1
   136c4:	b	133d0 <main@@Base+0x718>
   136c8:	mov	r0, #10
   136cc:	ldr	r1, [sp, #44]	; 0x2c
   136d0:	mov	r3, #3
   136d4:	str	r3, [r8, #92]	; 0x5c
   136d8:	str	ip, [sp, #28]
   136dc:	bl	1296c <signal@plt>
   136e0:	ldr	r3, [r8, #44]	; 0x2c
   136e4:	ldr	ip, [sp, #28]
   136e8:	cmn	r3, #1
   136ec:	bne	136c0 <main@@Base+0xa08>
   136f0:	mov	r3, #0
   136f4:	mov	r1, #1
   136f8:	str	r3, [r8, #44]	; 0x2c
   136fc:	b	133d0 <main@@Base+0x718>
   13700:	ldr	r1, [pc, #1148]	; 13b84 <main@@Base+0xecc>
   13704:	add	r2, r8, #44	; 0x2c
   13708:	ldr	r0, [sl, #4]
   1370c:	mov	r4, #4
   13710:	add	r1, pc, r1
   13714:	str	ip, [sp, #28]
   13718:	bl	12bf4 <sscanf@plt>
   1371c:	ldr	ip, [sp, #28]
   13720:	cmp	r0, #1
   13724:	bne	133cc <main@@Base+0x714>
   13728:	ldr	r3, [r8, #44]	; 0x2c
   1372c:	cmp	r3, #0
   13730:	bne	13480 <main@@Base+0x7c8>
   13734:	ldr	r3, [r8, #92]	; 0x5c
   13738:	cmp	r3, #0
   1373c:	streq	r4, [r8, #92]	; 0x5c
   13740:	b	13480 <main@@Base+0x7c8>
   13744:	mov	r1, #1
   13748:	str	r1, [r8, #68]	; 0x44
   1374c:	b	133d0 <main@@Base+0x718>
   13750:	ldr	r1, [pc, #1072]	; 13b88 <main@@Base+0xed0>
   13754:	add	r2, r8, #64	; 0x40
   13758:	ldr	r0, [sl, #4]
   1375c:	add	r1, pc, r1
   13760:	b	133b8 <main@@Base+0x700>
   13764:	ldr	r1, [pc, #1056]	; 13b8c <main@@Base+0xed4>
   13768:	mov	r2, #2
   1376c:	ldr	r0, [sl, #4]
   13770:	add	r1, pc, r1
   13774:	str	ip, [sp, #28]
   13778:	add	r1, r1, #684	; 0x2ac
   1377c:	bl	19230 <raspicli_map_xref@@Base>
   13780:	add	r3, r8, #240640	; 0x3ac00
   13784:	ldr	ip, [sp, #28]
   13788:	cmn	r0, #1
   1378c:	strne	r0, [r3, #124]	; 0x7c
   13790:	moveq	r2, #0
   13794:	streq	r2, [r3, #124]	; 0x7c
   13798:	b	13480 <main@@Base+0x7c8>
   1379c:	ldr	r1, [pc, #1004]	; 13b90 <main@@Base+0xed8>
   137a0:	add	r2, r8, #56	; 0x38
   137a4:	ldr	r0, [sl, #4]
   137a8:	add	r1, pc, r1
   137ac:	b	133b8 <main@@Base+0x700>
   137b0:	cmp	fp, ip
   137b4:	ble	13960 <main@@Base+0xca8>
   137b8:	ldr	r0, [sl, #4]
   137bc:	ldrb	r3, [r0]
   137c0:	cmp	r3, #45	; 0x2d
   137c4:	beq	13960 <main@@Base+0xca8>
   137c8:	ldr	r1, [pc, #964]	; 13b94 <main@@Base+0xedc>
   137cc:	add	r2, r8, #76	; 0x4c
   137d0:	str	ip, [sp, #28]
   137d4:	add	r1, pc, r1
   137d8:	bl	12bf4 <sscanf@plt>
   137dc:	ldr	ip, [sp, #28]
   137e0:	cmp	r0, #1
   137e4:	bne	133cc <main@@Base+0x714>
   137e8:	ldr	r3, [r8, #76]	; 0x4c
   137ec:	mov	r1, #1
   137f0:	add	ip, ip, r1
   137f4:	str	r1, [r8, #72]	; 0x48
   137f8:	cmp	r3, #0
   137fc:	moveq	r3, #250	; 0xfa
   13800:	streq	r3, [r8, #76]	; 0x4c
   13804:	b	133d0 <main@@Base+0x718>
   13808:	ldr	r1, [pc, #904]	; 13b98 <main@@Base+0xee0>
   1380c:	add	r2, r8, #60	; 0x3c
   13810:	ldr	r0, [sl, #4]
   13814:	add	r1, pc, r1
   13818:	b	133b8 <main@@Base+0x700>
   1381c:	ldr	r1, [pc, #888]	; 13b9c <main@@Base+0xee4>
   13820:	add	r2, r8, #96	; 0x60
   13824:	ldr	r0, [sl, #4]
   13828:	add	r3, r8, #100	; 0x64
   1382c:	add	r1, pc, r1
   13830:	str	ip, [sp, #28]
   13834:	bl	12bf4 <sscanf@plt>
   13838:	ldr	ip, [sp, #28]
   1383c:	cmp	r0, #2
   13840:	bne	133cc <main@@Base+0x714>
   13844:	ldr	r3, [r8, #96]	; 0x60
   13848:	mov	r1, #1
   1384c:	str	r1, [r8, #92]	; 0x5c
   13850:	cmp	r3, #1000	; 0x3e8
   13854:	movlt	r3, #1000	; 0x3e8
   13858:	strlt	r3, [r8, #96]	; 0x60
   1385c:	ldr	r3, [r8, #100]	; 0x64
   13860:	cmp	r3, #1000	; 0x3e8
   13864:	movlt	r3, #1000	; 0x3e8
   13868:	strlt	r3, [r8, #100]	; 0x64
   1386c:	ldr	r3, [r8, #44]	; 0x2c
   13870:	cmn	r3, #1
   13874:	addeq	ip, ip, r1
   13878:	moveq	r3, #0
   1387c:	streq	r3, [r8, #44]	; 0x2c
   13880:	bne	134c0 <main@@Base+0x808>
   13884:	b	133d0 <main@@Base+0x718>
   13888:	ldr	r1, [pc, #784]	; 13ba0 <main@@Base+0xee8>
   1388c:	mov	r2, #3
   13890:	ldr	r0, [sl, #4]
   13894:	add	r1, pc, r1
   13898:	str	ip, [sp, #28]
   1389c:	add	r1, r1, #32
   138a0:	bl	19230 <raspicli_map_xref@@Base>
   138a4:	ldr	ip, [sp, #28]
   138a8:	cmn	r0, #1
   138ac:	strne	r0, [r8, #84]	; 0x54
   138b0:	moveq	r3, #28
   138b4:	streq	r3, [r8, #84]	; 0x54
   138b8:	b	13480 <main@@Base+0x7c8>
   138bc:	add	r3, r8, #240640	; 0x3ac00
   138c0:	mov	r2, #1
   138c4:	mov	r1, r2
   138c8:	str	r2, [r3, #188]	; 0xbc
   138cc:	b	133d0 <main@@Base+0x718>
   138d0:	add	r3, r8, #240640	; 0x3ac00
   138d4:	mov	r2, #1
   138d8:	mov	r1, r2
   138dc:	strb	r2, [r3, #184]	; 0xb8
   138e0:	b	133d0 <main@@Base+0x718>
   138e4:	ldr	r1, [pc, #696]	; 13ba4 <main@@Base+0xeec>
   138e8:	add	r2, r8, #240640	; 0x3ac00
   138ec:	ldr	r0, [r5, ip, lsl #2]
   138f0:	add	r2, r2, #192	; 0xc0
   138f4:	add	r1, pc, r1
   138f8:	str	ip, [sp, #28]
   138fc:	bl	12bf4 <sscanf@plt>
   13900:	ldr	ip, [sp, #28]
   13904:	cmp	r0, #1
   13908:	bne	133cc <main@@Base+0x714>
   1390c:	add	r3, r8, #240640	; 0x3ac00
   13910:	add	r3, r3, #192	; 0xc0
   13914:	ldr	r3, [r3]
   13918:	cmp	r3, #0
   1391c:	ble	133cc <main@@Base+0x714>
   13920:	mov	r1, r0
   13924:	b	134c0 <main@@Base+0x808>
   13928:	cmp	fp, ip
   1392c:	ldr	r1, [r5, r9]
   13930:	add	r0, r8, #160	; 0xa0
   13934:	ldrgt	sl, [r5, ip, lsl #2]
   13938:	movle	sl, #0
   1393c:	add	r1, r1, #1
   13940:	str	ip, [sp, #28]
   13944:	mov	r2, sl
   13948:	bl	16634 <raspicamcontrol_parse_cmdline@@Base>
   1394c:	cmp	r0, #0
   13950:	beq	139b0 <main@@Base+0xcf8>
   13954:	add	ip, r4, r0
   13958:	mov	r1, #1
   1395c:	b	133d0 <main@@Base+0x718>
   13960:	mov	r1, #1
   13964:	str	r1, [r8, #72]	; 0x48
   13968:	b	133d0 <main@@Base+0x718>
   1396c:	ldr	r0, [r3, #16]
   13970:	mov	r1, #55	; 0x37
   13974:	ldr	r2, [r8, #32]
   13978:	movt	r1, #1
   1397c:	bl	12918 <mmal_port_parameter_set_uint32@plt>
   13980:	subs	r3, r0, #0
   13984:	beq	13aa8 <main@@Base+0xdf0>
   13988:	ldr	ip, [sp, #32]
   1398c:	ldr	r2, [ip]
   13990:	cmp	r2, #1
   13994:	bls	1304c <main@@Base+0x394>
   13998:	ldr	r2, [pc, #520]	; 13ba8 <main@@Base+0xef0>
   1399c:	mov	r0, ip
   139a0:	mov	r1, #2
   139a4:	add	r2, pc, r2
   139a8:	bl	12858 <vcos_log_impl@plt>
   139ac:	b	1304c <main@@Base+0x394>
   139b0:	ldr	r1, [r5, r9]
   139b4:	mov	r0, r8
   139b8:	ldr	r3, [pc, #492]	; 13bac <main@@Base+0xef4>
   139bc:	mov	r2, sl
   139c0:	add	r1, r1, #1
   139c4:	add	r3, pc, r3
   139c8:	bl	1996c <raspicommonsettings_parse_cmdline@@Base>
   139cc:	cmp	r0, #0
   139d0:	bne	13954 <main@@Base+0xc9c>
   139d4:	ldr	r1, [r5, r9]
   139d8:	mov	r2, sl
   139dc:	add	r0, r8, #124	; 0x7c
   139e0:	add	r1, r1, #1
   139e4:	bl	19668 <raspipreview_parse_cmdline@@Base>
   139e8:	ldr	ip, [sp, #28]
   139ec:	cmp	r0, #0
   139f0:	beq	13450 <main@@Base+0x798>
   139f4:	b	13954 <main@@Base+0xc9c>
   139f8:	add	r4, r0, #1
   139fc:	add	sl, r8, #240640	; 0x3ac00
   13a00:	add	sl, sl, #148	; 0x94
   13a04:	mov	r0, r4
   13a08:	bl	12a50 <malloc@plt>
   13a0c:	ldr	ip, [sp, #28]
   13a10:	cmp	r0, #0
   13a14:	str	r0, [sl]
   13a18:	bne	13514 <main@@Base+0x85c>
   13a1c:	ldr	lr, [pc, #396]	; 13bb0 <main@@Base+0xef8>
   13a20:	mov	r2, #884	; 0x374
   13a24:	ldr	r0, [pc, #392]	; 13bb4 <main@@Base+0xefc>
   13a28:	ldr	r3, [pc, #392]	; 13bb8 <main@@Base+0xf00>
   13a2c:	add	lr, pc, lr
   13a30:	ldr	r1, [sp, #56]	; 0x38
   13a34:	add	r0, pc, r0
   13a38:	add	r3, pc, r3
   13a3c:	str	lr, [sp]
   13a40:	b	135e8 <main@@Base+0x930>
   13a44:	ldr	r0, [pc, #368]	; 13bbc <main@@Base+0xf04>
   13a48:	mov	r1, r4
   13a4c:	add	r0, pc, r0
   13a50:	bl	12c60 <strncmp@plt>
   13a54:	ldr	ip, [sp, #28]
   13a58:	cmp	r0, #0
   13a5c:	bne	134bc <main@@Base+0x804>
   13a60:	movw	r3, #12872	; 0x3248
   13a64:	mov	r1, #1
   13a68:	movt	r3, #13366	; 0x3436
   13a6c:	str	r3, [r8, #48]	; 0x30
   13a70:	b	134c0 <main@@Base+0x808>
   13a74:	ldr	r0, [pc, #324]	; 13bc0 <main@@Base+0xf08>
   13a78:	mov	r1, r4
   13a7c:	str	ip, [sp, #28]
   13a80:	add	r0, pc, r0
   13a84:	bl	12c60 <strncmp@plt>
   13a88:	ldr	ip, [sp, #28]
   13a8c:	cmp	r0, #0
   13a90:	bne	134bc <main@@Base+0x804>
   13a94:	movw	r3, #19021	; 0x4a4d
   13a98:	mov	r1, #1
   13a9c:	movt	r3, #18256	; 0x4750
   13aa0:	str	r3, [r8, #48]	; 0x30
   13aa4:	b	134c0 <main@@Base+0x808>
   13aa8:	add	lr, sp, #240640	; 0x3ac00
   13aac:	ldr	r3, [pc, #272]	; 13bc4 <main@@Base+0xf0c>
   13ab0:	add	lr, lr, #528	; 0x210
   13ab4:	ldr	r2, [lr, r5]
   13ab8:	ldr	r1, [r7, r3]
   13abc:	ldr	r3, [r2, #32]
   13ac0:	ldr	r0, [r2, #16]
   13ac4:	ldm	r3, {r5, sl}
   13ac8:	ldr	r3, [r3, #8]
   13acc:	str	r3, [sp, #44]	; 0x2c
   13ad0:	bl	129f0 <mmal_port_enable@plt>
   13ad4:	subs	r3, r0, #0
   13ad8:	beq	13bcc <main@@Base+0xf14>
   13adc:	ldr	ip, [sp, #32]
   13ae0:	ldr	r2, [ip]
   13ae4:	cmp	r2, #1
   13ae8:	bls	1304c <main@@Base+0x394>
   13aec:	ldr	r2, [pc, #212]	; 13bc8 <main@@Base+0xf10>
   13af0:	mov	r0, ip
   13af4:	mov	r1, #2
   13af8:	add	r2, pc, r2
   13afc:	bl	12858 <vcos_log_impl@plt>
   13b00:	b	1304c <main@@Base+0x394>
   13b04:	andeq	pc, r1, r8, lsr #6
   13b08:	muleq	r0, r0, r1
   13b0c:	andeq	r0, r0, ip, lsl #3
   13b10:	andeq	sp, r0, r4, ror #3
   13b14:	andeq	r0, r0, ip, lsr #3
   13b18:	muleq	r1, r8, r8
   13b1c:	andeq	ip, r0, r0, asr r7
   13b20:	andeq	pc, r1, ip, lsl #17
   13b24:	andeq	pc, r1, r4, lsl r8	; <UNPREDICTABLE>
   13b28:	ldrdeq	ip, [r0], -r8
   13b2c:	andeq	sp, r0, r8, asr #32
   13b30:	ldrdeq	sp, [r0], -ip
   13b34:	andeq	ip, r0, ip, lsl #10
   13b38:	andeq	sp, r0, ip, lsl #3
   13b3c:	muleq	r0, r4, r1
   13b40:	andeq	ip, r0, r0, asr #27
   13b44:	andeq	ip, r0, r4, asr lr
   13b48:	andeq	ip, r0, ip, asr #25
   13b4c:	andeq	ip, r0, ip, lsr #25
   13b50:	andeq	ip, r0, r0, ror #25
   13b54:	andeq	ip, r0, ip, lsl sp
   13b58:	andeq	ip, r0, ip, lsr sp
   13b5c:	strdeq	ip, [r0], -r0
   13b60:	andeq	sl, r0, ip, ror #27
   13b64:	andeq	pc, r1, r8, lsl #3
   13b68:	andeq	ip, r0, r4, lsr #18
   13b6c:	andeq	fp, r0, r0, asr #31
   13b70:	andeq	ip, r0, r8, rrx
   13b74:	ldrdeq	sl, [r0], -r4
   13b78:	andeq	sl, r0, r0, ror fp
   13b7c:	andeq	sl, r0, r0, lsr fp
   13b80:	andeq	sl, r0, ip, lsl fp
   13b84:	muleq	r0, ip, r9
   13b88:	andeq	sl, r0, r4, asr #20
   13b8c:	andeq	lr, r1, r8, ror #30
   13b90:	strdeq	sl, [r0], -r8
   13b94:	andeq	sl, r0, ip, asr #19
   13b98:	andeq	sl, r0, ip, lsl #19
   13b9c:	muleq	r0, r8, r3
   13ba0:	andeq	lr, r1, r4, asr #28
   13ba4:			; <UNDEFINED> instruction: 0x0000c7b8
   13ba8:	andeq	ip, r0, r0, lsr r7
   13bac:	andeq	r7, r0, r0, asr ip
   13bb0:	strdeq	ip, [r0], -r8
   13bb4:	andeq	fp, r0, r0, lsl ip
   13bb8:	andeq	sl, r0, r0, lsl #5
   13bbc:	andeq	ip, r0, r8, asr #9
   13bc0:	muleq	r0, ip, r4
   13bc4:	muleq	r0, ip, r1
   13bc8:	andeq	ip, r0, r4, lsl #12
   13bcc:	ldr	r0, [r8, #56]	; 0x38
   13bd0:	add	lr, sp, #240640	; 0x3ac00
   13bd4:	ldr	ip, [r8, #16]
   13bd8:	movw	r1, #21096	; 0x5268
   13bdc:	ldr	r2, [r8, #20]
   13be0:	movt	r1, #65532	; 0xfffc
   13be4:	cmp	r0, #20
   13be8:	add	lr, lr, #528	; 0x210
   13bec:	str	r3, [r9, #16]
   13bf0:	str	r3, [r9, #20]
   13bf4:	movle	r0, #3
   13bf8:	mov	r3, #21
   13bfc:	str	ip, [r9, #8]
   13c00:	movt	r3, #1
   13c04:	str	ip, [r9, #24]
   13c08:	str	r3, [lr, r1]
   13c0c:	mov	r3, #48	; 0x30
   13c10:	str	r2, [r9, #12]
   13c14:	str	r2, [r9, #28]
   13c18:	str	r3, [r9, #4]
   13c1c:	ble	13c30 <main@@Base+0xf78>
   13c20:	sub	r0, r0, #30
   13c24:	mov	r1, #10
   13c28:	bl	1cdc4 <deg_to_str@@Base+0x1cb8>
   13c2c:	add	r0, r0, #3
   13c30:	add	r2, sp, #240640	; 0x3ac00
   13c34:	movw	r3, #21072	; 0x5250
   13c38:	add	r2, r2, #528	; 0x210
   13c3c:	movt	r3, #65532	; 0xfffc
   13c40:	str	r0, [r9, #32]
   13c44:	mov	r1, r9
   13c48:	ldr	r0, [r2, r3]
   13c4c:	mov	r3, #0
   13c50:	mov	r2, #1
   13c54:	str	r3, [r9, #36]	; 0x24
   13c58:	str	r3, [r9, #40]	; 0x28
   13c5c:	ldr	r0, [r0, #16]
   13c60:	str	r2, [r9, #44]	; 0x2c
   13c64:	bl	12b28 <mmal_port_parameter_set@plt>
   13c68:	ldr	r2, [r8, #304]	; 0x130
   13c6c:	movw	r3, #36224	; 0x8d80
   13c70:	ldr	ip, [r5, #20]
   13c74:	movt	r3, #91	; 0x5b
   13c78:	cmp	r2, r3
   13c7c:	movw	r1, #20559	; 0x504f
   13c80:	movw	r3, #13385	; 0x3449
   13c84:	movt	r1, #22097	; 0x5651
   13c88:	movt	r3, #12338	; 0x3032
   13c8c:	str	ip, [sp, #48]	; 0x30
   13c90:	str	r1, [ip, #4]
   13c94:	str	r3, [ip, #8]
   13c98:	bgt	13f90 <main@@Base+0x12d8>
   13c9c:	movw	r3, #16960	; 0x4240
   13ca0:	movt	r3, #15
   13ca4:	cmp	r2, r3
   13ca8:	bgt	13e8c <main@@Base+0x11d4>
   13cac:	ldr	r3, [r8, #304]	; 0x130
   13cb0:	cmp	r3, #0
   13cb4:	beq	13d10 <main@@Base+0x1058>
   13cb8:	vmov	s11, r3
   13cbc:	vldr	d6, [pc, #876]	; 14030 <main@@Base+0x1378>
   13cc0:	vcvt.f64.s32	d7, s11
   13cc4:	vldr	s11, [r8, #56]	; 0x38
   13cc8:	vdiv.f64	d7, d6, d7
   13ccc:	vcvt.f64.s32	d6, s11
   13cd0:	vcmpe.f64	d6, d7
   13cd4:	vmrs	APSR_nzcv, fpscr
   13cd8:	ble	13d10 <main@@Base+0x1058>
   13cdc:	ldr	r3, [r8, #36]	; 0x24
   13ce0:	mov	r2, #0
   13ce4:	str	r2, [r8, #56]	; 0x38
   13ce8:	cmp	r3, r2
   13cec:	beq	13d10 <main@@Base+0x1058>
   13cf0:	ldr	r3, [pc, #1040]	; 14108 <main@@Base+0x1450>
   13cf4:	mov	r1, #1
   13cf8:	ldr	r0, [pc, #824]	; 14038 <main@@Base+0x1380>
   13cfc:	mov	r2, #62	; 0x3e
   13d00:	ldr	r3, [r7, r3]
   13d04:	add	r0, pc, r0
   13d08:	ldr	r3, [r3]
   13d0c:	bl	12a08 <fwrite@plt>
   13d10:	ldr	ip, [sp, #48]	; 0x30
   13d14:	movw	r2, #20559	; 0x504f
   13d18:	ldr	r1, [r8, #16]
   13d1c:	movt	r2, #22097	; 0x5651
   13d20:	ldr	r3, [ip, #12]
   13d24:	add	r0, r1, #31
   13d28:	str	r2, [ip, #4]
   13d2c:	bic	r2, r0, #31
   13d30:	mov	ip, #1
   13d34:	mov	r0, r5
   13d38:	str	r2, [r3]
   13d3c:	mov	r2, #0
   13d40:	ldr	lr, [r8, #20]
   13d44:	str	r1, [r3, #16]
   13d48:	add	r1, lr, #15
   13d4c:	str	ip, [r3, #28]
   13d50:	bic	r1, r1, #15
   13d54:	str	lr, [r3, #20]
   13d58:	stmib	r3, {r1, r2}
   13d5c:	str	r2, [r3, #12]
   13d60:	str	r2, [r3, #24]
   13d64:	bl	129fc <mmal_port_format_commit@plt>
   13d68:	cmp	r0, #0
   13d6c:	beq	13dcc <main@@Base+0x1114>
   13d70:	ldr	ip, [sp, #32]
   13d74:	ldr	r3, [ip]
   13d78:	cmp	r3, #1
   13d7c:	bls	1304c <main@@Base+0x394>
   13d80:	ldr	r2, [pc, #692]	; 1403c <main@@Base+0x1384>
   13d84:	mov	r0, ip
   13d88:	mov	r1, #2
   13d8c:	add	r2, pc, r2
   13d90:	bl	12858 <vcos_log_impl@plt>
   13d94:	b	1304c <main@@Base+0x394>
   13d98:	bl	129a8 <__stack_chk_fail@plt>
   13d9c:	ldr	r3, [pc, #668]	; 14040 <main@@Base+0x1388>
   13da0:	movw	r2, #838	; 0x346
   13da4:	ldr	r1, [pc, #664]	; 14044 <main@@Base+0x138c>
   13da8:	add	r3, pc, r3
   13dac:	ldr	r0, [pc, #660]	; 14048 <main@@Base+0x1390>
   13db0:	str	r3, [sp]
   13db4:	add	r1, pc, r1
   13db8:	ldr	r3, [pc, #652]	; 1404c <main@@Base+0x1394>
   13dbc:	add	r0, pc, r0
   13dc0:	add	r1, r1, #64	; 0x40
   13dc4:	add	r3, pc, r3
   13dc8:	b	135e8 <main@@Base+0x930>
   13dcc:	ldr	r2, [r8, #304]	; 0x130
   13dd0:	movw	r3, #36224	; 0x8d80
   13dd4:	ldr	r5, [sl, #20]
   13dd8:	movt	r3, #91	; 0x5b
   13ddc:	cmp	r2, r3
   13de0:	movw	r3, #13385	; 0x3449
   13de4:	movt	r3, #12338	; 0x3032
   13de8:	str	r3, [r5, #8]
   13dec:	bgt	13fc0 <main@@Base+0x1308>
   13df0:	movw	r3, #16960	; 0x4240
   13df4:	movt	r3, #15
   13df8:	cmp	r2, r3
   13dfc:	bgt	13f60 <main@@Base+0x12a8>
   13e00:	ldr	r0, [r8, #16]
   13e04:	movw	r2, #20559	; 0x504f
   13e08:	ldr	r3, [r5, #12]
   13e0c:	movt	r2, #22097	; 0x5651
   13e10:	add	r1, r0, #31
   13e14:	str	r2, [r5, #4]
   13e18:	bic	r1, r1, #31
   13e1c:	mov	r2, #0
   13e20:	str	r1, [r3]
   13e24:	mov	r1, #1
   13e28:	ldr	lr, [r8, #20]
   13e2c:	str	r0, [r3, #16]
   13e30:	mov	r0, sl
   13e34:	add	ip, lr, #15
   13e38:	str	r2, [r3, #8]
   13e3c:	str	lr, [r3, #20]
   13e40:	bic	ip, ip, #15
   13e44:	str	r2, [r3, #12]
   13e48:	str	ip, [r3, #4]
   13e4c:	ldr	r2, [r8, #56]	; 0x38
   13e50:	str	r1, [r3, #28]
   13e54:	str	r2, [r3, #24]
   13e58:	bl	129fc <mmal_port_format_commit@plt>
   13e5c:	cmp	r0, #0
   13e60:	beq	13ebc <main@@Base+0x1204>
   13e64:	ldr	ip, [sp, #32]
   13e68:	ldr	r3, [ip]
   13e6c:	cmp	r3, #1
   13e70:	bls	1304c <main@@Base+0x394>
   13e74:	ldr	r2, [pc, #468]	; 14050 <main@@Base+0x1398>
   13e78:	mov	r0, ip
   13e7c:	mov	r1, #2
   13e80:	add	r2, pc, r2
   13e84:	bl	12858 <vcos_log_impl@plt>
   13e88:	b	1304c <main@@Base+0x394>
   13e8c:	ldr	lr, [pc, #448]	; 14054 <main@@Base+0x139c>
   13e90:	mov	ip, r9
   13e94:	add	lr, pc, lr
   13e98:	add	lr, lr, #104	; 0x68
   13e9c:	ldm	lr!, {r0, r1, r2, r3}
   13ea0:	stmia	ip!, {r0, r1, r2, r3}
   13ea4:	ldm	lr, {r0, r1}
   13ea8:	stm	ip, {r0, r1}
   13eac:	mov	r0, r5
   13eb0:	mov	r1, r9
   13eb4:	bl	12b28 <mmal_port_parameter_set@plt>
   13eb8:	b	13cac <main@@Base+0xff4>
   13ebc:	ldr	ip, [sp, #44]	; 0x2c
   13ec0:	movw	r0, #20559	; 0x504f
   13ec4:	ldr	r3, [sl, #44]	; 0x2c
   13ec8:	movt	r0, #22097	; 0x5651
   13ecc:	movw	r1, #13385	; 0x3449
   13ed0:	movt	r1, #12338	; 0x3032
   13ed4:	ldr	r2, [ip, #20]
   13ed8:	cmp	r3, #2
   13edc:	ldr	ip, [r8, #16]
   13ee0:	movls	r3, #3
   13ee4:	strls	r3, [sl, #44]	; 0x2c
   13ee8:	ldr	r3, [r2, #12]
   13eec:	add	lr, ip, #31
   13ef0:	stmib	r2, {r0, r1}
   13ef4:	bic	lr, lr, #31
   13ef8:	mov	r2, #0
   13efc:	mov	r0, #1
   13f00:	str	lr, [r3]
   13f04:	ldr	r1, [r8, #20]
   13f08:	str	ip, [r3, #16]
   13f0c:	add	ip, r1, #15
   13f10:	str	r0, [r3, #28]
   13f14:	str	r1, [r3, #20]
   13f18:	bic	r1, ip, #15
   13f1c:	ldr	r0, [sp, #44]	; 0x2c
   13f20:	stmib	r3, {r1, r2}
   13f24:	str	r2, [r3, #12]
   13f28:	str	r2, [r3, #24]
   13f2c:	bl	129fc <mmal_port_format_commit@plt>
   13f30:	cmp	r0, #0
   13f34:	beq	13fd4 <main@@Base+0x131c>
   13f38:	ldr	ip, [sp, #32]
   13f3c:	ldr	r3, [ip]
   13f40:	cmp	r3, #1
   13f44:	bls	1304c <main@@Base+0x394>
   13f48:	ldr	r2, [pc, #264]	; 14058 <main@@Base+0x13a0>
   13f4c:	mov	r0, ip
   13f50:	mov	r1, #2
   13f54:	add	r2, pc, r2
   13f58:	bl	12858 <vcos_log_impl@plt>
   13f5c:	b	1304c <main@@Base+0x394>
   13f60:	ldr	lr, [pc, #244]	; 1405c <main@@Base+0x13a4>
   13f64:	mov	ip, r9
   13f68:	add	lr, pc, lr
   13f6c:	add	lr, lr, #128	; 0x80
   13f70:	ldm	lr!, {r0, r1, r2, r3}
   13f74:	stmia	ip!, {r0, r1, r2, r3}
   13f78:	ldm	lr, {r0, r1}
   13f7c:	stm	ip, {r0, r1}
   13f80:	mov	r0, sl
   13f84:	mov	r1, r9
   13f88:	bl	12b28 <mmal_port_parameter_set@plt>
   13f8c:	b	13e00 <main@@Base+0x1148>
   13f90:	ldr	lr, [pc, #200]	; 14060 <main@@Base+0x13a8>
   13f94:	mov	ip, r9
   13f98:	add	lr, pc, lr
   13f9c:	add	lr, lr, #80	; 0x50
   13fa0:	b	13e9c <main@@Base+0x11e4>
   13fa4:	bl	19eb0 <get_app_name@@Base>
   13fa8:	bl	128a0 <basename@plt>
   13fac:	ldr	r1, [pc, #176]	; 14064 <main@@Base+0x13ac>
   13fb0:	add	r1, pc, r1
   13fb4:	bl	19c8c <display_valid_parameters@@Base>
   13fb8:	mov	r0, #64	; 0x40
   13fbc:	bl	12ad4 <exit@plt>
   13fc0:	ldr	lr, [pc, #160]	; 14068 <main@@Base+0x13b0>
   13fc4:	mov	ip, r9
   13fc8:	add	lr, pc, lr
   13fcc:	add	lr, lr, #80	; 0x50
   13fd0:	b	13f70 <main@@Base+0x12b8>
   13fd4:	ldr	ip, [sp, #44]	; 0x2c
   13fd8:	add	lr, sp, #240640	; 0x3ac00
   13fdc:	add	lr, lr, #528	; 0x210
   13fe0:	movw	r5, #21072	; 0x5250
   13fe4:	movt	r5, #65532	; 0xfffc
   13fe8:	ldr	r3, [ip, #44]	; 0x2c
   13fec:	ldr	r0, [lr, r5]
   13ff0:	cmp	r3, #2
   13ff4:	movls	r3, #3
   13ff8:	strls	r3, [ip, #44]	; 0x2c
   13ffc:	bl	12b64 <mmal_component_enable@plt>
   14000:	cmp	r0, #0
   14004:	beq	14120 <main@@Base+0x1468>
   14008:	ldr	ip, [sp, #32]
   1400c:	ldr	r3, [ip]
   14010:	cmp	r3, #1
   14014:	bls	1304c <main@@Base+0x394>
   14018:	ldr	r2, [pc, #76]	; 1406c <main@@Base+0x13b4>
   1401c:	mov	r0, ip
   14020:	mov	r1, #2
   14024:	add	r2, pc, r2
   14028:	bl	12858 <vcos_log_impl@plt>
   1402c:	b	1304c <main@@Base+0x394>
   14030:	andeq	r0, r0, r0
   14034:	smlawbmi	lr, r0, r4, r8
   14038:	andeq	ip, r0, r4, lsr #8
   1403c:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   14040:	andeq	ip, r0, r8, asr r1
   14044:	andeq	fp, r0, r0, ror #15
   14048:	andeq	fp, r0, r8, lsl #17
   1404c:	strdeq	r9, [r0], -r4
   14050:	andeq	ip, r0, r4, lsl r3
   14054:	andeq	fp, r0, r0, lsl #14
   14058:	andeq	ip, r0, r4, ror #4
   1405c:	andeq	fp, r0, ip, lsr #12
   14060:	strdeq	fp, [r0], -ip
   14064:	andeq	r7, r0, r4, ror #12
   14068:	andeq	fp, r0, ip, asr #11
   1406c:			; <UNDEFINED> instruction: 0x0000c1b8
   14070:	muleq	r0, r8, r0
   14074:	andeq	fp, r0, ip, ror #7
   14078:	muleq	r0, r8, r0
   1407c:	andeq	ip, r0, r4, lsl #1
   14080:	andeq	ip, r0, r4, rrx
   14084:	andeq	fp, r0, r8, lsr #6
   14088:	andeq	ip, r0, ip, ror #7
   1408c:			; <UNDEFINED> instruction: 0x0000bfbc
   14090:	andeq	fp, r0, r0, ror #30
   14094:	muleq	r0, r4, r0
   14098:	andeq	ip, r0, r8, asr r1
   1409c:	andeq	fp, r0, r8, asr #28
   140a0:	andeq	fp, r0, r4, lsr #28
   140a4:	andeq	fp, r0, ip, ror #26
   140a8:			; <UNDEFINED> instruction: 0x0000bdb8
   140ac:	muleq	r0, r8, sp
   140b0:	andeq	fp, r0, r8, lsl #27
   140b4:	andeq	fp, r0, r0, lsr sp
   140b8:	andeq	fp, r0, r0, asr #26
   140bc:	andeq	fp, r0, r4, lsr ip
   140c0:	andeq	fp, r0, r0, lsr #28
   140c4:	andeq	ip, r0, r0, rrx
   140c8:	andeq	ip, r0, r0, lsr r0
   140cc:	andeq	sl, r0, ip, asr #24
   140d0:	ldrdeq	ip, [r0], -r8
   140d4:	ldrdeq	sl, [r0], -r8
   140d8:	andeq	fp, r0, r0, ror #25
   140dc:	andeq	sl, r0, ip, asr #16
   140e0:	andeq	fp, r0, ip, asr fp
   140e4:	andeq	fp, r0, r0, lsr r9
   140e8:	andeq	fp, r0, r0, ror sl
   140ec:	muleq	r0, ip, r7
   140f0:	andeq	fp, r0, r0, lsr #20
   140f4:	strdeq	fp, [r0], -ip
   140f8:	andeq	fp, r0, r8, asr #31
   140fc:	muleq	r0, ip, r9
   14100:	andeq	sl, r0, ip, lsl #13
   14104:	muleq	r0, ip, r9
   14108:	muleq	r0, r4, r1
   1410c:	andeq	fp, r0, r8, ror sl
   14110:	muleq	r0, ip, r2
   14114:	andeq	sl, r0, r8, ror #11
   14118:	andeq	fp, r0, r8, asr #20
   1411c:	andeq	r0, r0, r4, lsr #3
   14120:	add	lr, sp, #240640	; 0x3ac00
   14124:	add	r1, r8, #160	; 0xa0
   14128:	add	lr, lr, #528	; 0x210
   1412c:	ldr	r0, [lr, r5]
   14130:	bl	18a34 <raspicamcontrol_set_all_parameters@@Base>
   14134:	add	r0, sp, #240640	; 0x3ac00
   14138:	add	r0, r0, #528	; 0x210
   1413c:	ldr	r3, [r0, r5]
   14140:	mov	r0, r8
   14144:	str	r3, [r8, #640]	; 0x280
   14148:	bl	1b3f0 <deg_to_str@@Base+0x2e4>
   1414c:	ldr	r3, [r8, #36]	; 0x24
   14150:	cmp	r3, #0
   14154:	beq	14178 <main@@Base+0x14c0>
   14158:	ldr	r3, [pc, #-88]	; 14108 <main@@Base+0x1450>
   1415c:	mov	r1, #1
   14160:	ldr	r0, [pc, #-248]	; 14070 <main@@Base+0x13b8>
   14164:	mov	r2, #22
   14168:	ldr	r3, [r7, r3]
   1416c:	add	r0, pc, r0
   14170:	ldr	r3, [r3]
   14174:	bl	12a08 <fwrite@plt>
   14178:	add	r0, r8, #124	; 0x7c
   1417c:	bl	192e0 <raspipreview_create@@Base>
   14180:	subs	r3, r0, #0
   14184:	beq	141d4 <main@@Base+0x151c>
   14188:	ldr	ip, [sp, #32]
   1418c:	ldr	r3, [ip]
   14190:	cmp	r3, #1
   14194:	bls	141b8 <main@@Base+0x1500>
   14198:	ldr	r3, [pc, #-300]	; 14074 <main@@Base+0x13bc>
   1419c:	mov	r0, ip
   141a0:	ldr	r2, [pc, #-304]	; 14078 <main@@Base+0x13c0>
   141a4:	mov	r1, #2
   141a8:	add	r3, pc, r3
   141ac:	add	r2, pc, r2
   141b0:	add	r3, r3, #152	; 0x98
   141b4:	bl	12858 <vcos_log_impl@plt>
   141b8:	ldr	r0, [r8, #640]	; 0x280
   141bc:	cmp	r0, #0
   141c0:	beq	1309c <main@@Base+0x3e4>
   141c4:	bl	1299c <mmal_component_destroy@plt>
   141c8:	mov	r3, #0
   141cc:	str	r3, [r8, #640]	; 0x280
   141d0:	b	1309c <main@@Base+0x3e4>
   141d4:	ldr	r0, [pc, #-352]	; 1407c <main@@Base+0x13c4>
   141d8:	add	lr, sp, #240640	; 0x3ac00
   141dc:	add	lr, lr, #528	; 0x210
   141e0:	movw	r5, #21068	; 0x524c
   141e4:	movt	r5, #65532	; 0xfffc
   141e8:	add	r0, pc, r0
   141ec:	sub	r1, r6, #436	; 0x1b4
   141f0:	str	r3, [lr, r5]
   141f4:	bl	128b8 <mmal_component_create@plt>
   141f8:	cmp	r0, #0
   141fc:	beq	142b0 <main@@Base+0x15f8>
   14200:	ldr	ip, [sp, #32]
   14204:	ldr	r3, [ip]
   14208:	cmp	r3, #1
   1420c:	bls	14224 <main@@Base+0x156c>
   14210:	ldr	r2, [pc, #-408]	; 14080 <main@@Base+0x13c8>
   14214:	mov	r0, ip
   14218:	mov	r1, #2
   1421c:	add	r2, pc, r2
   14220:	bl	12858 <vcos_log_impl@plt>
   14224:	add	r1, sp, #240640	; 0x3ac00
   14228:	movw	r3, #21068	; 0x524c
   1422c:	add	r1, r1, #528	; 0x210
   14230:	movt	r3, #65532	; 0xfffc
   14234:	ldr	r0, [r1, r3]
   14238:	cmp	r0, #0
   1423c:	beq	14244 <main@@Base+0x158c>
   14240:	bl	1299c <mmal_component_destroy@plt>
   14244:	ldr	ip, [sp, #32]
   14248:	mov	r2, #0
   1424c:	str	r2, [r8, #648]	; 0x288
   14250:	ldr	r3, [ip]
   14254:	cmp	r3, #1
   14258:	bls	1427c <main@@Base+0x15c4>
   1425c:	ldr	r3, [pc, #-480]	; 14084 <main@@Base+0x13cc>
   14260:	mov	r0, ip
   14264:	ldr	r2, [pc, #-484]	; 14088 <main@@Base+0x13d0>
   14268:	mov	r1, #2
   1426c:	add	r3, pc, r3
   14270:	add	r2, pc, r2
   14274:	add	r3, r3, #152	; 0x98
   14278:	bl	12858 <vcos_log_impl@plt>
   1427c:	add	r0, r8, #124	; 0x7c
   14280:	add	ip, sp, #320	; 0x140
   14284:	str	ip, [sp, #36]	; 0x24
   14288:	bl	19540 <raspipreview_destroy@@Base>
   1428c:	ldr	ip, [sp, #36]	; 0x24
   14290:	ldr	r0, [ip, #640]	; 0x280
   14294:	cmp	r0, #0
   14298:	beq	1309c <main@@Base+0x3e4>
   1429c:	bl	1299c <mmal_component_destroy@plt>
   142a0:	ldr	ip, [sp, #36]	; 0x24
   142a4:	mov	r3, #0
   142a8:	str	r3, [ip, #640]	; 0x280
   142ac:	b	1309c <main@@Base+0x3e4>
   142b0:	add	lr, sp, #240640	; 0x3ac00
   142b4:	add	lr, lr, #528	; 0x210
   142b8:	ldr	r3, [lr, r5]
   142bc:	ldr	r2, [r3, #20]
   142c0:	cmp	r2, #0
   142c4:	beq	142d4 <main@@Base+0x161c>
   142c8:	ldr	r2, [r3, #28]
   142cc:	cmp	r2, #0
   142d0:	bne	142fc <main@@Base+0x1644>
   142d4:	ldr	ip, [sp, #32]
   142d8:	ldr	r3, [ip]
   142dc:	cmp	r3, #1
   142e0:	bls	14224 <main@@Base+0x156c>
   142e4:	ldr	r2, [pc, #-608]	; 1408c <main@@Base+0x13d4>
   142e8:	mov	r0, ip
   142ec:	mov	r1, #2
   142f0:	add	r2, pc, r2
   142f4:	bl	12858 <vcos_log_impl@plt>
   142f8:	b	14224 <main@@Base+0x156c>
   142fc:	ldr	r2, [r3, #24]
   14300:	ldr	r3, [r3, #32]
   14304:	ldr	r2, [r2]
   14308:	ldr	r5, [r3]
   1430c:	ldr	r1, [r2, #20]
   14310:	ldr	r0, [r5, #20]
   14314:	str	r2, [sp, #44]	; 0x2c
   14318:	bl	12b70 <mmal_format_copy@plt>
   1431c:	ldr	r2, [r8, #48]	; 0x30
   14320:	movw	r1, #12872	; 0x3248
   14324:	ldr	r3, [r5, #20]
   14328:	movt	r1, #13366	; 0x3436
   1432c:	cmp	r2, r1
   14330:	str	r2, [r3, #4]
   14334:	beq	1448c <main@@Base+0x17d4>
   14338:	movw	r1, #19021	; 0x4a4d
   1433c:	movt	r1, #18256	; 0x4750
   14340:	cmp	r2, r1
   14344:	beq	1454c <main@@Base+0x1894>
   14348:	ldr	r0, [r8, #48]	; 0x30
   1434c:	movw	r2, #12872	; 0x3248
   14350:	movt	r2, #13366	; 0x3436
   14354:	ldr	r1, [r8, #52]	; 0x34
   14358:	cmp	r0, r2
   1435c:	mov	r0, r5
   14360:	ldreq	r2, [r5, #40]	; 0x28
   14364:	movne	r2, #262144	; 0x40000
   14368:	str	r1, [r3, #16]
   1436c:	ldr	r3, [r3, #12]
   14370:	str	r2, [r5, #48]	; 0x30
   14374:	ldr	r2, [r5, #28]
   14378:	ldr	r1, [r5, #48]	; 0x30
   1437c:	cmp	r1, r2
   14380:	ldr	r1, [r5, #36]	; 0x24
   14384:	strcc	r2, [r5, #48]	; 0x30
   14388:	ldr	r2, [r5, #24]
   1438c:	str	r1, [r5, #44]	; 0x2c
   14390:	cmp	r1, r2
   14394:	mov	r1, #0
   14398:	strcc	r2, [r5, #44]	; 0x2c
   1439c:	mov	r2, #1
   143a0:	str	r1, [r3, #24]
   143a4:	str	r2, [r3, #28]
   143a8:	bl	129fc <mmal_port_format_commit@plt>
   143ac:	cmp	r0, #0
   143b0:	beq	143dc <main@@Base+0x1724>
   143b4:	ldr	ip, [sp, #32]
   143b8:	ldr	r3, [ip]
   143bc:	cmp	r3, #1
   143c0:	bls	14224 <main@@Base+0x156c>
   143c4:	ldr	r2, [pc, #-828]	; 14090 <main@@Base+0x13d8>
   143c8:	mov	r0, ip
   143cc:	mov	r1, #2
   143d0:	add	r2, pc, r2
   143d4:	bl	12858 <vcos_log_impl@plt>
   143d8:	b	14224 <main@@Base+0x156c>
   143dc:	ldr	sl, [r8, #48]	; 0x30
   143e0:	movw	r3, #12872	; 0x3248
   143e4:	movt	r3, #13366	; 0x3436
   143e8:	cmp	sl, r3
   143ec:	beq	144d8 <main@@Base+0x1820>
   143f0:	ldr	r0, [sp, #44]	; 0x2c
   143f4:	mov	r1, #13
   143f8:	ldr	r2, [r8, #80]	; 0x50
   143fc:	movt	r1, #2
   14400:	bl	12c9c <mmal_port_parameter_set_boolean@plt>
   14404:	cmp	r0, #0
   14408:	beq	14430 <main@@Base+0x1778>
   1440c:	ldr	ip, [sp, #32]
   14410:	ldr	r3, [ip]
   14414:	cmp	r3, #1
   14418:	bls	14430 <main@@Base+0x1778>
   1441c:	ldr	r2, [pc, #-912]	; 14094 <main@@Base+0x13dc>
   14420:	mov	r0, ip
   14424:	mov	r1, #2
   14428:	add	r2, pc, r2
   1442c:	bl	12858 <vcos_log_impl@plt>
   14430:	ldr	r2, [r8, #48]	; 0x30
   14434:	movw	r3, #12872	; 0x3248
   14438:	movt	r3, #13366	; 0x3436
   1443c:	cmp	r2, r3
   14440:	beq	161a0 <main@@Base+0x34e8>
   14444:	add	lr, sp, #240640	; 0x3ac00
   14448:	movw	r3, #21068	; 0x524c
   1444c:	add	lr, lr, #528	; 0x210
   14450:	movt	r3, #65532	; 0xfffc
   14454:	ldr	r0, [lr, r3]
   14458:	bl	12b64 <mmal_component_enable@plt>
   1445c:	cmp	r0, #0
   14460:	beq	147d0 <main@@Base+0x1b18>
   14464:	ldr	ip, [sp, #32]
   14468:	ldr	r3, [ip]
   1446c:	cmp	r3, #1
   14470:	bls	14224 <main@@Base+0x156c>
   14474:	ldr	r2, [pc, #-996]	; 14098 <main@@Base+0x13e0>
   14478:	mov	r0, ip
   1447c:	mov	r1, #2
   14480:	add	r2, pc, r2
   14484:	bl	12858 <vcos_log_impl@plt>
   14488:	b	14224 <main@@Base+0x156c>
   1448c:	ldr	r2, [r8, #88]	; 0x58
   14490:	cmp	r2, #28
   14494:	beq	1454c <main@@Base+0x1894>
   14498:	ldr	r2, [r8, #52]	; 0x34
   1449c:	movw	sl, #44192	; 0xaca0
   144a0:	movt	sl, #953	; 0x3b9
   144a4:	cmp	r2, sl
   144a8:	ble	14348 <main@@Base+0x1690>
   144ac:	ldr	r0, [pc, #-1048]	; 1409c <main@@Base+0x13e4>
   144b0:	mov	r1, #1
   144b4:	ldr	r3, [pc, #-948]	; 14108 <main@@Base+0x1450>
   144b8:	mov	r2, #41	; 0x29
   144bc:	add	r0, pc, r0
   144c0:	ldr	r3, [r7, r3]
   144c4:	ldr	r3, [r3]
   144c8:	bl	12a08 <fwrite@plt>
   144cc:	str	sl, [r8, #52]	; 0x34
   144d0:	ldr	r3, [r5, #20]
   144d4:	b	14348 <main@@Base+0x1690>
   144d8:	ldr	r3, [r8, #60]	; 0x3c
   144dc:	cmn	r3, #1
   144e0:	beq	14584 <main@@Base+0x18cc>
   144e4:	str	r3, [r9, #8]
   144e8:	add	lr, sp, #240640	; 0x3ac00
   144ec:	mov	r3, #12
   144f0:	str	r3, [r9, #4]
   144f4:	sub	r9, r6, #408	; 0x198
   144f8:	add	lr, lr, #528	; 0x210
   144fc:	movw	r3, #21096	; 0x5268
   14500:	movt	r3, #65532	; 0xfffc
   14504:	mov	r1, r9
   14508:	mov	r0, r5
   1450c:	mov	r2, #3
   14510:	movt	r2, #2
   14514:	str	r2, [lr, r3]
   14518:	bl	12b28 <mmal_port_parameter_set@plt>
   1451c:	cmp	r0, #0
   14520:	beq	14578 <main@@Base+0x18c0>
   14524:	ldr	ip, [sp, #32]
   14528:	ldr	r3, [ip]
   1452c:	cmp	r3, #1
   14530:	bls	14224 <main@@Base+0x156c>
   14534:	ldr	r2, [pc, #-1180]	; 140a0 <main@@Base+0x13e8>
   14538:	mov	r0, ip
   1453c:	mov	r1, #2
   14540:	add	r2, pc, r2
   14544:	bl	12858 <vcos_log_impl@plt>
   14548:	b	14224 <main@@Base+0x156c>
   1454c:	ldr	r2, [r8, #52]	; 0x34
   14550:	movw	sl, #30784	; 0x7840
   14554:	movt	sl, #381	; 0x17d
   14558:	cmp	r2, sl
   1455c:	ble	14348 <main@@Base+0x1690>
   14560:	ldr	r0, [pc, #-1220]	; 140a4 <main@@Base+0x13ec>
   14564:	mov	r1, #1
   14568:	ldr	r3, [pc, #-1128]	; 14108 <main@@Base+0x1450>
   1456c:	mov	r2, #39	; 0x27
   14570:	add	r0, pc, r0
   14574:	b	144c0 <main@@Base+0x1808>
   14578:	ldr	r3, [r8, #48]	; 0x30
   1457c:	cmp	r3, sl
   14580:	bne	143f0 <main@@Base+0x1738>
   14584:	movw	r3, #44224	; 0xacc0
   14588:	movt	r3, #3
   1458c:	ldr	r3, [r8, r3]
   14590:	cmp	r3, #1
   14594:	ble	14660 <main@@Base+0x19a8>
   14598:	ldr	r2, [r8, #16]
   1459c:	cmp	r2, #1280	; 0x500
   145a0:	bgt	14660 <main@@Base+0x19a8>
   145a4:	ldr	sl, [r8, #20]
   145a8:	add	sl, sl, #15
   145ac:	asr	sl, sl, #4
   145b0:	cmp	r3, sl
   145b4:	ble	145dc <main@@Base+0x1924>
   145b8:	ldr	r0, [pc, #-1208]	; 14108 <main@@Base+0x1450>
   145bc:	mov	r1, #1
   145c0:	ldr	r2, [pc, #-1312]	; 140a8 <main@@Base+0x13f0>
   145c4:	ldr	r0, [r7, r0]
   145c8:	add	r2, pc, r2
   145cc:	str	sl, [sp]
   145d0:	str	sl, [sp, #4]
   145d4:	ldr	r0, [r0]
   145d8:	bl	12b94 <__fprintf_chk@plt>
   145dc:	movw	r3, #44224	; 0xacc0
   145e0:	movt	r3, #3
   145e4:	mov	r0, sl
   145e8:	ldr	r3, [r8, r3]
   145ec:	mov	r1, r3
   145f0:	str	r3, [sp, #28]
   145f4:	bl	1cdc4 <deg_to_str@@Base+0x1cb8>
   145f8:	ldr	r3, [sp, #28]
   145fc:	mov	r1, #7
   14600:	movt	r1, #2
   14604:	mul	r3, r0, r3
   14608:	mov	r2, r0
   1460c:	cmp	sl, r3
   14610:	addne	r2, r0, #1
   14614:	mov	r0, r5
   14618:	bl	12918 <mmal_port_parameter_set_uint32@plt>
   1461c:	cmp	r0, #0
   14620:	beq	1464c <main@@Base+0x1994>
   14624:	ldr	ip, [sp, #32]
   14628:	ldr	r3, [ip]
   1462c:	cmp	r3, #1
   14630:	bls	14224 <main@@Base+0x156c>
   14634:	ldr	r2, [pc, #-1424]	; 140ac <main@@Base+0x13f4>
   14638:	mov	r0, ip
   1463c:	mov	r1, #2
   14640:	add	r2, pc, r2
   14644:	bl	12858 <vcos_log_impl@plt>
   14648:	b	14224 <main@@Base+0x156c>
   1464c:	ldr	r2, [r8, #48]	; 0x30
   14650:	movw	r3, #12872	; 0x3248
   14654:	movt	r3, #13366	; 0x3436
   14658:	cmp	r2, r3
   1465c:	bne	143f0 <main@@Base+0x1738>
   14660:	ldr	r2, [r8, #64]	; 0x40
   14664:	cmp	r2, #0
   14668:	bne	1476c <main@@Base+0x1ab4>
   1466c:	ldr	r3, [r8, #16]
   14670:	add	lr, sp, #240640	; 0x3ac00
   14674:	ldr	r2, [r8, #20]
   14678:	add	r4, sp, #168	; 0xa8
   1467c:	add	r3, r3, #15
   14680:	ldr	r0, [r8, #56]	; 0x38
   14684:	add	r2, r2, #15
   14688:	ldr	ip, [r8, #84]	; 0x54
   1468c:	asr	r3, r3, #4
   14690:	movw	r1, #21144	; 0x5298
   14694:	asr	r2, r2, #4
   14698:	movt	r1, #65532	; 0xfffc
   1469c:	add	lr, lr, #528	; 0x210
   146a0:	mul	r2, r2, r3
   146a4:	mov	r3, #2
   146a8:	bfi	r3, r3, #16, #16
   146ac:	str	r3, [lr, r1]
   146b0:	mov	r3, #16
   146b4:	str	ip, [r4, #8]
   146b8:	str	r3, [r4, #4]
   146bc:	mul	r2, r0, r2
   146c0:	cmp	r2, #245760	; 0x3c000
   146c4:	ble	14728 <main@@Base+0x1a70>
   146c8:	mov	r3, #63488	; 0xf800
   146cc:	movt	r3, #7
   146d0:	cmp	r2, r3
   146d4:	ble	14700 <main@@Base+0x1a48>
   146d8:	ldr	ip, [sp, #32]
   146dc:	ldr	r3, [ip]
   146e0:	cmp	r3, #1
   146e4:	bls	14224 <main@@Base+0x156c>
   146e8:	ldr	r2, [pc, #-1600]	; 140b0 <main@@Base+0x13f8>
   146ec:	mov	r0, ip
   146f0:	mov	r1, #2
   146f4:	add	r2, pc, r2
   146f8:	bl	12858 <vcos_log_impl@plt>
   146fc:	b	14224 <main@@Base+0x156c>
   14700:	ldr	r3, [pc, #-1536]	; 14108 <main@@Base+0x1450>
   14704:	mov	r1, #1
   14708:	ldr	r0, [pc, #-1628]	; 140b4 <main@@Base+0x13fc>
   1470c:	mov	r2, #53	; 0x35
   14710:	ldr	r3, [r7, r3]
   14714:	add	r0, pc, r0
   14718:	ldr	r3, [r3]
   1471c:	bl	12a08 <fwrite@plt>
   14720:	mov	r3, #30
   14724:	str	r3, [r8, #88]	; 0x58
   14728:	ldr	r3, [r8, #88]	; 0x58
   1472c:	mov	r0, r5
   14730:	sub	r1, r6, #360	; 0x168
   14734:	str	r3, [r4, #12]
   14738:	bl	12b28 <mmal_port_parameter_set@plt>
   1473c:	cmp	r0, #0
   14740:	beq	143f0 <main@@Base+0x1738>
   14744:	ldr	ip, [sp, #32]
   14748:	ldr	r3, [ip]
   1474c:	cmp	r3, #1
   14750:	bls	14224 <main@@Base+0x156c>
   14754:	ldr	r2, [pc, #-1700]	; 140b8 <main@@Base+0x1400>
   14758:	mov	r0, ip
   1475c:	mov	r1, #2
   14760:	add	r2, pc, r2
   14764:	bl	12858 <vcos_log_impl@plt>
   14768:	b	14224 <main@@Base+0x156c>
   1476c:	add	lr, sp, #240640	; 0x3ac00
   14770:	movw	r3, #21072	; 0x5250
   14774:	add	lr, lr, #528	; 0x210
   14778:	movt	r3, #65532	; 0xfffc
   1477c:	mov	r0, r5
   14780:	sub	r1, r6, #432	; 0x1b0
   14784:	str	r2, [r4, #8]
   14788:	mov	sl, #12
   1478c:	mov	r2, #23
   14790:	str	sl, [r4, #4]
   14794:	movt	r2, #2
   14798:	str	r2, [lr, r3]
   1479c:	bl	12b28 <mmal_port_parameter_set@plt>
   147a0:	cmp	r0, #0
   147a4:	beq	16348 <main@@Base+0x3690>
   147a8:	ldr	ip, [sp, #32]
   147ac:	ldr	r3, [ip]
   147b0:	cmp	r3, #1
   147b4:	bls	14224 <main@@Base+0x156c>
   147b8:	ldr	r2, [pc, #-1796]	; 140bc <main@@Base+0x1404>
   147bc:	mov	r0, ip
   147c0:	mov	r1, #2
   147c4:	add	r2, pc, r2
   147c8:	bl	12858 <vcos_log_impl@plt>
   147cc:	b	14224 <main@@Base+0x156c>
   147d0:	mov	r0, r5
   147d4:	ldr	r1, [r5, #44]	; 0x2c
   147d8:	ldr	r2, [r5, #48]	; 0x30
   147dc:	bl	1290c <mmal_port_pool_create@plt>
   147e0:	subs	r4, r0, #0
   147e4:	beq	15f24 <main@@Base+0x326c>
   147e8:	add	lr, sp, #240640	; 0x3ac00
   147ec:	movw	r3, #21068	; 0x524c
   147f0:	add	lr, lr, #528	; 0x210
   147f4:	movt	r3, #65532	; 0xfffc
   147f8:	ldr	r2, [r8, #36]	; 0x24
   147fc:	ldr	r3, [lr, r3]
   14800:	cmp	r2, #0
   14804:	str	r4, [r8, #668]	; 0x29c
   14808:	str	r3, [r8, #648]	; 0x288
   1480c:	beq	14830 <main@@Base+0x1b78>
   14810:	ldr	r3, [pc, #-1808]	; 14108 <main@@Base+0x1450>
   14814:	mov	r1, #1
   14818:	ldr	r0, [pc, #-1888]	; 140c0 <main@@Base+0x1408>
   1481c:	mov	r2, #23
   14820:	ldr	r3, [r7, r3]
   14824:	add	r0, pc, r0
   14828:	ldr	r3, [r3]
   1482c:	bl	12a08 <fwrite@plt>
   14830:	movw	r3, #44172	; 0xac8c
   14834:	movt	r3, #3
   14838:	ldr	r3, [r8, r3]
   1483c:	cmp	r3, #0
   14840:	bne	14d5c <main@@Base+0x20a4>
   14844:	ldr	r3, [r8, #36]	; 0x24
   14848:	cmp	r3, #0
   1484c:	bne	14e98 <main@@Base+0x21e0>
   14850:	movw	r3, #44172	; 0xac8c
   14854:	movt	r3, #3
   14858:	ldr	ip, [r8, #640]	; 0x280
   1485c:	ldr	r2, [r8, #648]	; 0x288
   14860:	ldr	r0, [r8, #152]	; 0x98
   14864:	ldr	r1, [r8, r3]
   14868:	ldr	r3, [ip, #32]
   1486c:	ldr	r0, [r0, #24]
   14870:	cmp	r1, #0
   14874:	ldr	r1, [r2, #24]
   14878:	ldm	r3, {r5, ip}
   1487c:	ldr	r2, [r2, #32]
   14880:	ldr	r3, [r3, #8]
   14884:	ldr	r0, [r0]
   14888:	ldr	r1, [r1]
   1488c:	str	ip, [sp, #56]	; 0x38
   14890:	str	r3, [sp, #52]	; 0x34
   14894:	str	r0, [sp, #48]	; 0x30
   14898:	str	r1, [sp, #60]	; 0x3c
   1489c:	ldr	fp, [r2]
   148a0:	bne	14cd0 <main@@Base+0x2018>
   148a4:	ldr	r3, [r8, #124]	; 0x7c
   148a8:	cmp	r3, #0
   148ac:	streq	r3, [sp, #44]	; 0x2c
   148b0:	beq	14c70 <main@@Base+0x1fb8>
   148b4:	ldr	r3, [r8, #36]	; 0x24
   148b8:	cmp	r3, #0
   148bc:	beq	148f8 <main@@Base+0x1c40>
   148c0:	ldr	r3, [pc, #-1984]	; 14108 <main@@Base+0x1450>
   148c4:	mov	r1, #1
   148c8:	ldr	r0, [pc, #-2060]	; 140c4 <main@@Base+0x140c>
   148cc:	mov	r2, #53	; 0x35
   148d0:	ldr	r4, [r7, r3]
   148d4:	add	r0, pc, r0
   148d8:	ldr	r3, [r4]
   148dc:	bl	12a08 <fwrite@plt>
   148e0:	ldr	r0, [pc, #-2080]	; 140c8 <main@@Base+0x1410>
   148e4:	ldr	r3, [r4]
   148e8:	mov	r1, #1
   148ec:	add	r0, pc, r0
   148f0:	mov	r2, #23
   148f4:	bl	12a08 <fwrite@plt>
   148f8:	mov	r0, r5
   148fc:	ldr	r1, [sp, #48]	; 0x30
   14900:	add	r2, r6, #444	; 0x1bc
   14904:	mov	ip, #0
   14908:	str	ip, [sp, #44]	; 0x2c
   1490c:	bl	19ec0 <connect_ports@@Base>
   14910:	mov	sl, r0
   14914:	cmp	sl, #0
   14918:	beq	14c70 <main@@Base+0x1fb8>
   1491c:	mov	r0, sl
   14920:	mov	r3, #0
   14924:	str	r3, [r8, #652]	; 0x28c
   14928:	bl	19f74 <mmal_status_to_int@@Base>
   1492c:	ldr	ip, [sp, #32]
   14930:	ldr	r3, [ip]
   14934:	cmp	r3, #1
   14938:	bls	1495c <main@@Base+0x1ca4>
   1493c:	ldr	r3, [pc, #-2168]	; 140cc <main@@Base+0x1414>
   14940:	mov	r1, #2
   14944:	ldr	r2, [pc, #-2172]	; 140d0 <main@@Base+0x1418>
   14948:	add	r3, pc, r3
   1494c:	ldr	r0, [sp, #32]
   14950:	add	r2, pc, r2
   14954:	add	r3, r3, #152	; 0x98
   14958:	bl	12858 <vcos_log_impl@plt>
   1495c:	movw	r3, #44160	; 0xac80
   14960:	movt	r3, #3
   14964:	movw	r2, #21296	; 0x5330
   14968:	movt	r2, #65532	; 0xfffc
   1496c:	ldr	r3, [r8, r3]
   14970:	cmp	r3, #0
   14974:	beq	14a54 <main@@Base+0x1d9c>
   14978:	movw	r1, #44100	; 0xac44
   1497c:	movt	r1, #3
   14980:	ldr	r3, [r8, #696]	; 0x2b8
   14984:	add	ip, sp, #240640	; 0x3ac00
   14988:	ldr	r1, [r8, r1]
   1498c:	add	ip, ip, #528	; 0x210
   14990:	cmp	r3, #0
   14994:	ldr	r5, [r8, #688]	; 0x2b0
   14998:	add	r1, r1, #176	; 0xb0
   1499c:	ldr	r4, [r8, #692]	; 0x2b4
   149a0:	moveq	r5, r3
   149a4:	add	r1, ip, r1, lsl #2
   149a8:	ldr	r2, [r1, r2]
   149ac:	beq	149bc <main@@Base+0x1d04>
   149b0:	rsb	r5, r2, r5
   149b4:	cmp	r4, r2
   149b8:	movge	r4, r2
   149bc:	add	lr, sp, #237568	; 0x3a000
   149c0:	add	r0, r8, #240640	; 0x3ac00
   149c4:	mov	r1, #1
   149c8:	ldr	r3, [sp, #992]	; 0x3e0
   149cc:	ldr	r2, [lr, #3496]	; 0xda8
   149d0:	add	r0, r0, #72	; 0x48
   149d4:	add	ip, sp, #320	; 0x140
   149d8:	str	ip, [sp, #36]	; 0x24
   149dc:	bl	12a08 <fwrite@plt>
   149e0:	ldr	ip, [sp, #36]	; 0x24
   149e4:	movw	r1, #44100	; 0xac44
   149e8:	movt	r1, #3
   149ec:	add	lr, sp, #240640	; 0x3ac00
   149f0:	movw	r8, #21296	; 0x5330
   149f4:	ldr	r0, [ip, #684]	; 0x2ac
   149f8:	add	lr, lr, #528	; 0x210
   149fc:	ldr	r3, [ip, #672]	; 0x2a0
   14a00:	movt	r8, #65532	; 0xfffc
   14a04:	ldr	ip, [ip, r1]
   14a08:	mov	r2, r5
   14a0c:	mov	r1, #1
   14a10:	add	ip, ip, #176	; 0xb0
   14a14:	add	ip, lr, ip, lsl #2
   14a18:	ldr	ip, [ip, r8]
   14a1c:	add	r0, r0, ip
   14a20:	bl	12a08 <fwrite@plt>
   14a24:	ldr	ip, [sp, #36]	; 0x24
   14a28:	mov	r2, r4
   14a2c:	mov	r1, #1
   14a30:	ldr	r3, [ip, #672]	; 0x2a0
   14a34:	ldr	r0, [ip, #684]	; 0x2ac
   14a38:	bl	12a08 <fwrite@plt>
   14a3c:	ldr	ip, [sp, #36]	; 0x24
   14a40:	movw	r3, #44148	; 0xac74
   14a44:	movt	r3, #3
   14a48:	ldr	r3, [ip, r3]
   14a4c:	cmp	r3, #0
   14a50:	bne	15584 <main@@Base+0x28cc>
   14a54:	mov	r0, sl
   14a58:	bl	19f74 <mmal_status_to_int@@Base>
   14a5c:	ldr	ip, [sp, #36]	; 0x24
   14a60:	ldr	r3, [ip, #36]	; 0x24
   14a64:	cmp	r3, #0
   14a68:	bne	14e74 <main@@Base+0x21bc>
   14a6c:	ldr	r0, [sp, #52]	; 0x34
   14a70:	bl	19f10 <check_disable_port@@Base>
   14a74:	mov	r0, fp
   14a78:	bl	19f10 <check_disable_port@@Base>
   14a7c:	ldr	r0, [sp, #44]	; 0x2c
   14a80:	bl	19f10 <check_disable_port@@Base>
   14a84:	ldr	ip, [sp, #36]	; 0x24
   14a88:	ldr	r3, [ip, #124]	; 0x7c
   14a8c:	cmp	r3, #0
   14a90:	beq	14aa4 <main@@Base+0x1dec>
   14a94:	ldr	r0, [ip, #652]	; 0x28c
   14a98:	cmp	r0, #0
   14a9c:	beq	14aa4 <main@@Base+0x1dec>
   14aa0:	bl	12a8c <mmal_connection_destroy@plt>
   14aa4:	ldr	ip, [sp, #36]	; 0x24
   14aa8:	ldr	r0, [ip, #660]	; 0x294
   14aac:	cmp	r0, #0
   14ab0:	beq	14ab8 <main@@Base+0x1e00>
   14ab4:	bl	12a8c <mmal_connection_destroy@plt>
   14ab8:	ldr	ip, [sp, #36]	; 0x24
   14abc:	ldr	r0, [ip, #656]	; 0x290
   14ac0:	cmp	r0, #0
   14ac4:	beq	14acc <main@@Base+0x1e14>
   14ac8:	bl	12a8c <mmal_connection_destroy@plt>
   14acc:	ldr	ip, [sp, #36]	; 0x24
   14ad0:	ldr	r0, [ip, #672]	; 0x2a0
   14ad4:	cmp	r0, #0
   14ad8:	beq	14af4 <main@@Base+0x1e3c>
   14adc:	ldr	r3, [pc, #-2504]	; 1411c <main@@Base+0x1464>
   14ae0:	ldr	r3, [r7, r3]
   14ae4:	ldr	r3, [r3]
   14ae8:	cmp	r0, r3
   14aec:	beq	14af4 <main@@Base+0x1e3c>
   14af0:	bl	12ba0 <fclose@plt>
   14af4:	ldr	ip, [sp, #36]	; 0x24
   14af8:	movw	r3, #44140	; 0xac6c
   14afc:	movt	r3, #3
   14b00:	ldr	r0, [ip, r3]
   14b04:	cmp	r0, #0
   14b08:	beq	14b24 <main@@Base+0x1e6c>
   14b0c:	ldr	r3, [pc, #-2552]	; 1411c <main@@Base+0x1464>
   14b10:	ldr	r3, [r7, r3]
   14b14:	ldr	r3, [r3]
   14b18:	cmp	r0, r3
   14b1c:	beq	14b24 <main@@Base+0x1e6c>
   14b20:	bl	12ba0 <fclose@plt>
   14b24:	ldr	ip, [sp, #36]	; 0x24
   14b28:	movw	r3, #44152	; 0xac78
   14b2c:	movt	r3, #3
   14b30:	ldr	r0, [ip, r3]
   14b34:	cmp	r0, #0
   14b38:	beq	14b54 <main@@Base+0x1e9c>
   14b3c:	ldr	r3, [pc, #-2600]	; 1411c <main@@Base+0x1464>
   14b40:	ldr	r3, [r7, r3]
   14b44:	ldr	r3, [r3]
   14b48:	cmp	r0, r3
   14b4c:	beq	14b54 <main@@Base+0x1e9c>
   14b50:	bl	12ba0 <fclose@plt>
   14b54:	ldr	ip, [sp, #36]	; 0x24
   14b58:	movw	r3, #44144	; 0xac70
   14b5c:	movt	r3, #3
   14b60:	ldr	r0, [ip, r3]
   14b64:	cmp	r0, #0
   14b68:	beq	14b84 <main@@Base+0x1ecc>
   14b6c:	ldr	r3, [pc, #-2648]	; 1411c <main@@Base+0x1464>
   14b70:	ldr	r3, [r7, r3]
   14b74:	ldr	r3, [r3]
   14b78:	cmp	r0, r3
   14b7c:	beq	14b84 <main@@Base+0x1ecc>
   14b80:	bl	12ba0 <fclose@plt>
   14b84:	ldr	ip, [sp, #36]	; 0x24
   14b88:	ldr	r0, [ip, #648]	; 0x288
   14b8c:	cmp	r0, #0
   14b90:	beq	14b98 <main@@Base+0x1ee0>
   14b94:	bl	12c24 <mmal_component_disable@plt>
   14b98:	ldr	ip, [sp, #36]	; 0x24
   14b9c:	ldr	r0, [ip, #152]	; 0x98
   14ba0:	cmp	r0, #0
   14ba4:	beq	14bac <main@@Base+0x1ef4>
   14ba8:	bl	12c24 <mmal_component_disable@plt>
   14bac:	ldr	ip, [sp, #36]	; 0x24
   14bb0:	ldr	r0, [ip, #644]	; 0x284
   14bb4:	cmp	r0, #0
   14bb8:	beq	14bc0 <main@@Base+0x1f08>
   14bbc:	bl	12c24 <mmal_component_disable@plt>
   14bc0:	ldr	ip, [sp, #36]	; 0x24
   14bc4:	ldr	r0, [ip, #640]	; 0x280
   14bc8:	cmp	r0, #0
   14bcc:	beq	14bd4 <main@@Base+0x1f1c>
   14bd0:	bl	12c24 <mmal_component_disable@plt>
   14bd4:	ldr	ip, [sp, #36]	; 0x24
   14bd8:	add	r0, r6, #440	; 0x1b8
   14bdc:	ldr	r1, [ip, #668]	; 0x29c
   14be0:	bl	1cadc <deg_to_str@@Base+0x19d0>
   14be4:	ldr	ip, [sp, #36]	; 0x24
   14be8:	add	r0, ip, #124	; 0x7c
   14bec:	bl	19540 <raspipreview_destroy@@Base>
   14bf0:	ldr	ip, [sp, #36]	; 0x24
   14bf4:	ldr	r1, [ip, #664]	; 0x298
   14bf8:	cmp	r1, #0
   14bfc:	beq	14c10 <main@@Base+0x1f58>
   14c00:	ldr	r3, [ip, #644]	; 0x284
   14c04:	ldr	r3, [r3, #32]
   14c08:	ldr	r0, [r3]
   14c0c:	bl	128f4 <mmal_port_pool_destroy@plt>
   14c10:	ldr	ip, [sp, #36]	; 0x24
   14c14:	ldr	r0, [ip, #644]	; 0x284
   14c18:	cmp	r0, #0
   14c1c:	beq	14c30 <main@@Base+0x1f78>
   14c20:	bl	1299c <mmal_component_destroy@plt>
   14c24:	ldr	ip, [sp, #36]	; 0x24
   14c28:	mov	r3, #0
   14c2c:	str	r3, [ip, #644]	; 0x284
   14c30:	ldr	ip, [sp, #36]	; 0x24
   14c34:	ldr	r0, [ip, #640]	; 0x280
   14c38:	cmp	r0, #0
   14c3c:	beq	14c50 <main@@Base+0x1f98>
   14c40:	bl	1299c <mmal_component_destroy@plt>
   14c44:	ldr	ip, [sp, #36]	; 0x24
   14c48:	mov	r3, #0
   14c4c:	str	r3, [ip, #640]	; 0x280
   14c50:	ldr	ip, [sp, #36]	; 0x24
   14c54:	ldr	r3, [ip, #36]	; 0x24
   14c58:	cmp	r3, #0
   14c5c:	bne	14e50 <main@@Base+0x2198>
   14c60:	cmp	sl, #0
   14c64:	beq	130a8 <main@@Base+0x3f0>
   14c68:	mov	sl, #0
   14c6c:	b	130a0 <main@@Base+0x3e8>
   14c70:	ldr	r3, [r8, #36]	; 0x24
   14c74:	cmp	r3, #0
   14c78:	bne	15300 <main@@Base+0x2648>
   14c7c:	ldr	r1, [sp, #60]	; 0x3c
   14c80:	add	r2, r6, #452	; 0x1c4
   14c84:	ldr	r0, [sp, #56]	; 0x38
   14c88:	bl	19ec0 <connect_ports@@Base>
   14c8c:	subs	sl, r0, #0
   14c90:	beq	14f1c <main@@Base+0x2264>
   14c94:	ldr	ip, [sp, #32]
   14c98:	mov	r2, #0
   14c9c:	str	r2, [r8, #660]	; 0x294
   14ca0:	ldr	r3, [ip]
   14ca4:	cmp	r3, #1
   14ca8:	bls	14a54 <main@@Base+0x1d9c>
   14cac:	ldr	r3, [pc, #-3040]	; 140d4 <main@@Base+0x141c>
   14cb0:	mov	r0, ip
   14cb4:	ldr	r2, [pc, #-3044]	; 140d8 <main@@Base+0x1420>
   14cb8:	mov	r1, #2
   14cbc:	add	r3, pc, r3
   14cc0:	add	r2, pc, r2
   14cc4:	add	r3, r3, #152	; 0x98
   14cc8:	bl	12858 <vcos_log_impl@plt>
   14ccc:	b	14a54 <main@@Base+0x1d9c>
   14cd0:	ldr	r3, [r8, #644]	; 0x284
   14cd4:	ldr	r1, [r8, #124]	; 0x7c
   14cd8:	ldr	r2, [r3, #24]
   14cdc:	cmp	r1, #0
   14ce0:	ldr	r3, [r3, #32]
   14ce4:	ldr	r4, [r2]
   14ce8:	ldr	ip, [r3]
   14cec:	ldr	r3, [r3, #4]
   14cf0:	str	ip, [sp, #44]	; 0x2c
   14cf4:	str	r3, [sp, #64]	; 0x40
   14cf8:	beq	14ebc <main@@Base+0x2204>
   14cfc:	ldr	r3, [r8, #36]	; 0x24
   14d00:	cmp	r3, #0
   14d04:	bne	15560 <main@@Base+0x28a8>
   14d08:	mov	r0, r5
   14d0c:	mov	r1, r4
   14d10:	add	r2, r6, #448	; 0x1c0
   14d14:	bl	19ec0 <connect_ports@@Base>
   14d18:	subs	sl, r0, #0
   14d1c:	beq	1527c <main@@Base+0x25c4>
   14d20:	ldr	ip, [sp, #32]
   14d24:	mov	r2, #0
   14d28:	str	r2, [r8, #656]	; 0x290
   14d2c:	ldr	r3, [ip]
   14d30:	cmp	r3, #1
   14d34:	bls	14a54 <main@@Base+0x1d9c>
   14d38:	ldr	r3, [pc, #-3172]	; 140dc <main@@Base+0x1424>
   14d3c:	mov	r0, ip
   14d40:	ldr	r2, [pc, #-3176]	; 140e0 <main@@Base+0x1428>
   14d44:	mov	r1, #2
   14d48:	add	r3, pc, r3
   14d4c:	add	r2, pc, r2
   14d50:	add	r3, r3, #152	; 0x98
   14d54:	bl	12858 <vcos_log_impl@plt>
   14d58:	b	14a54 <main@@Base+0x1d9c>
   14d5c:	ldr	r2, [r8, #640]	; 0x280
   14d60:	add	lr, sp, #240640	; 0x3ac00
   14d64:	mov	r3, #0
   14d68:	movw	r4, #21096	; 0x5268
   14d6c:	add	lr, lr, #528	; 0x210
   14d70:	movt	r4, #65532	; 0xfffc
   14d74:	cmp	r2, r3
   14d78:	str	r3, [lr, r4]
   14d7c:	beq	15324 <main@@Base+0x266c>
   14d80:	ldr	r0, [pc, #-3236]	; 140e4 <main@@Base+0x142c>
   14d84:	mov	r1, r9
   14d88:	add	r0, pc, r0
   14d8c:	bl	128b8 <mmal_component_create@plt>
   14d90:	cmp	r0, #0
   14d94:	beq	152a0 <main@@Base+0x25e8>
   14d98:	ldr	ip, [sp, #32]
   14d9c:	ldr	r3, [ip]
   14da0:	cmp	r3, #1
   14da4:	bls	14dbc <main@@Base+0x2104>
   14da8:	ldr	r2, [pc, #-3272]	; 140e8 <main@@Base+0x1430>
   14dac:	mov	r0, ip
   14db0:	mov	r1, #2
   14db4:	add	r2, pc, r2
   14db8:	bl	12858 <vcos_log_impl@plt>
   14dbc:	add	r1, sp, #240640	; 0x3ac00
   14dc0:	movw	r3, #21096	; 0x5268
   14dc4:	add	r1, r1, #528	; 0x210
   14dc8:	movt	r3, #65532	; 0xfffc
   14dcc:	ldr	r0, [r1, r3]
   14dd0:	cmp	r0, #0
   14dd4:	beq	14ddc <main@@Base+0x2124>
   14dd8:	bl	1299c <mmal_component_destroy@plt>
   14ddc:	ldr	ip, [sp, #32]
   14de0:	ldr	r3, [ip]
   14de4:	cmp	r3, #1
   14de8:	bls	14e0c <main@@Base+0x2154>
   14dec:	ldr	r3, [pc, #-3336]	; 140ec <main@@Base+0x1434>
   14df0:	mov	r1, #2
   14df4:	ldr	r2, [pc, #-3340]	; 140f0 <main@@Base+0x1438>
   14df8:	add	r3, pc, r3
   14dfc:	ldr	r0, [sp, #32]
   14e00:	add	r2, pc, r2
   14e04:	add	r3, r3, #152	; 0x98
   14e08:	bl	12858 <vcos_log_impl@plt>
   14e0c:	add	r0, r8, #124	; 0x7c
   14e10:	add	ip, sp, #320	; 0x140
   14e14:	str	ip, [sp, #36]	; 0x24
   14e18:	bl	19540 <raspipreview_destroy@@Base>
   14e1c:	ldr	ip, [sp, #36]	; 0x24
   14e20:	ldr	r0, [ip, #640]	; 0x280
   14e24:	cmp	r0, #0
   14e28:	beq	14e3c <main@@Base+0x2184>
   14e2c:	bl	1299c <mmal_component_destroy@plt>
   14e30:	ldr	ip, [sp, #36]	; 0x24
   14e34:	mov	r3, #0
   14e38:	str	r3, [ip, #640]	; 0x280
   14e3c:	ldr	ip, [sp, #36]	; 0x24
   14e40:	add	r0, r6, #440	; 0x1b8
   14e44:	ldr	r1, [ip, #668]	; 0x29c
   14e48:	bl	1cadc <deg_to_str@@Base+0x19d0>
   14e4c:	b	1309c <main@@Base+0x3e4>
   14e50:	ldr	r3, [pc, #-3408]	; 14108 <main@@Base+0x1450>
   14e54:	mov	r1, #1
   14e58:	ldr	r0, [pc, #-3436]	; 140f4 <main@@Base+0x143c>
   14e5c:	mov	r2, #75	; 0x4b
   14e60:	ldr	r3, [r7, r3]
   14e64:	add	r0, pc, r0
   14e68:	ldr	r3, [r3]
   14e6c:	bl	12a08 <fwrite@plt>
   14e70:	b	14c60 <main@@Base+0x1fa8>
   14e74:	ldr	r3, [pc, #-3444]	; 14108 <main@@Base+0x1450>
   14e78:	mov	r1, #1
   14e7c:	ldr	r0, [pc, #-3468]	; 140f8 <main@@Base+0x1440>
   14e80:	mov	r2, #13
   14e84:	ldr	r3, [r7, r3]
   14e88:	add	r0, pc, r0
   14e8c:	ldr	r3, [r3]
   14e90:	bl	12a08 <fwrite@plt>
   14e94:	b	14a6c <main@@Base+0x1db4>
   14e98:	ldr	r3, [pc, #-3480]	; 14108 <main@@Base+0x1450>
   14e9c:	mov	r1, #1
   14ea0:	ldr	r0, [pc, #-3500]	; 140fc <main@@Base+0x1444>
   14ea4:	mov	r2, #36	; 0x24
   14ea8:	ldr	r3, [r7, r3]
   14eac:	add	r0, pc, r0
   14eb0:	ldr	r3, [r3]
   14eb4:	bl	12a08 <fwrite@plt>
   14eb8:	b	14850 <main@@Base+0x1b98>
   14ebc:	ldr	r3, [r8, #36]	; 0x24
   14ec0:	cmp	r3, #0
   14ec4:	bne	154a0 <main@@Base+0x27e8>
   14ec8:	mov	r0, r5
   14ecc:	mov	r1, r4
   14ed0:	add	r2, r6, #448	; 0x1c0
   14ed4:	bl	19ec0 <connect_ports@@Base>
   14ed8:	subs	sl, r0, #0
   14edc:	beq	14c70 <main@@Base+0x1fb8>
   14ee0:	ldr	ip, [sp, #32]
   14ee4:	mov	r2, #0
   14ee8:	str	r2, [r8, #656]	; 0x290
   14eec:	ldr	r3, [ip]
   14ef0:	cmp	r3, #1
   14ef4:	bls	14a54 <main@@Base+0x1d9c>
   14ef8:	ldr	r3, [pc, #-3584]	; 14100 <main@@Base+0x1448>
   14efc:	mov	r0, ip
   14f00:	ldr	r2, [pc, #-3588]	; 14104 <main@@Base+0x144c>
   14f04:	mov	r1, #2
   14f08:	add	r3, pc, r3
   14f0c:	add	r2, pc, r2
   14f10:	add	r3, r3, #152	; 0x98
   14f14:	bl	12858 <vcos_log_impl@plt>
   14f18:	b	14a54 <main@@Base+0x1d9c>
   14f1c:	movw	r3, #44172	; 0xac8c
   14f20:	movt	r3, #3
   14f24:	str	r8, [r8, #676]	; 0x2a4
   14f28:	ldr	r3, [r8, r3]
   14f2c:	str	sl, [r8, #680]	; 0x2a8
   14f30:	cmp	r3, #0
   14f34:	beq	14fc4 <main@@Base+0x230c>
   14f38:	ldr	r3, [r8, #36]	; 0x24
   14f3c:	add	r2, r6, #464	; 0x1d0
   14f40:	ldr	ip, [sp, #44]	; 0x2c
   14f44:	cmp	r3, #0
   14f48:	str	r2, [ip, #56]	; 0x38
   14f4c:	beq	14f70 <main@@Base+0x22b8>
   14f50:	ldr	r3, [pc, #-3664]	; 14108 <main@@Base+0x1450>
   14f54:	mov	r1, #1
   14f58:	ldr	r0, [pc, #-3668]	; 1410c <main@@Base+0x1454>
   14f5c:	mov	r2, #30
   14f60:	ldr	r3, [r7, r3]
   14f64:	add	r0, pc, r0
   14f68:	ldr	r3, [r3]
   14f6c:	bl	12a08 <fwrite@plt>
   14f70:	ldr	r1, [pc, #-3688]	; 14110 <main@@Base+0x1458>
   14f74:	ldr	r0, [sp, #44]	; 0x2c
   14f78:	add	r1, pc, r1
   14f7c:	bl	129f0 <mmal_port_enable@plt>
   14f80:	subs	ip, r0, #0
   14f84:	beq	14fc4 <main@@Base+0x230c>
   14f88:	ldr	lr, [sp, #32]
   14f8c:	ldr	r3, [lr]
   14f90:	cmp	r3, #1
   14f94:	movls	sl, ip
   14f98:	bls	14a54 <main@@Base+0x1d9c>
   14f9c:	ldr	r3, [pc, #-3728]	; 14114 <main@@Base+0x145c>
   14fa0:	mov	r0, lr
   14fa4:	ldr	r2, [pc, #-3732]	; 14118 <main@@Base+0x1460>
   14fa8:	mov	r1, #2
   14fac:	add	r3, pc, r3
   14fb0:	mov	sl, ip
   14fb4:	add	r2, pc, r2
   14fb8:	add	r3, r3, #152	; 0x98
   14fbc:	bl	12858 <vcos_log_impl@plt>
   14fc0:	b	14a54 <main@@Base+0x1d9c>
   14fc4:	ldr	r1, [r8, #24]
   14fc8:	mov	r3, #0
   14fcc:	str	r3, [r8, #672]	; 0x2a0
   14fd0:	cmp	r1, r3
   14fd4:	beq	15000 <main@@Base+0x2348>
   14fd8:	ldrb	r3, [r1]
   14fdc:	cmp	r3, #45	; 0x2d
   14fe0:	bne	152e0 <main@@Base+0x2628>
   14fe4:	ldr	r3, [pc, #-3792]	; 1411c <main@@Base+0x1464>
   14fe8:	ldr	r3, [r7, r3]
   14fec:	ldr	r3, [r3]
   14ff0:	str	r3, [r8, #672]	; 0x2a0
   14ff4:	ldr	r3, [r8, #672]	; 0x2a0
   14ff8:	cmp	r3, #0
   14ffc:	beq	15cc8 <main@@Base+0x3010>
   15000:	movw	r2, #44168	; 0xac88
   15004:	movt	r2, #3
   15008:	movw	r3, #44140	; 0xac6c
   1500c:	movt	r3, #3
   15010:	ldr	r1, [r8, r2]
   15014:	mov	r2, #0
   15018:	add	r4, r8, #240640	; 0x3ac00
   1501c:	str	r2, [r8, r3]
   15020:	cmp	r1, r2
   15024:	add	r4, r4, #108	; 0x6c
   15028:	beq	1505c <main@@Base+0x23a4>
   1502c:	ldrb	r3, [r1]
   15030:	cmp	r3, #45	; 0x2d
   15034:	bne	152f0 <main@@Base+0x2638>
   15038:	ldr	r3, [pc, #-3876]	; 1411c <main@@Base+0x1464>
   1503c:	ldr	r3, [r7, r3]
   15040:	ldr	r3, [r3]
   15044:	str	r3, [r4]
   15048:	movw	r3, #44140	; 0xac6c
   1504c:	movt	r3, #3
   15050:	ldr	r4, [r8, r3]
   15054:	cmp	r4, #0
   15058:	beq	15590 <main@@Base+0x28d8>
   1505c:	movw	r2, #44192	; 0xaca0
   15060:	movt	r2, #3
   15064:	movw	r3, #44152	; 0xac78
   15068:	movt	r3, #3
   1506c:	ldr	r1, [r8, r2]
   15070:	mov	r2, #0
   15074:	add	r4, r8, #240640	; 0x3ac00
   15078:	str	r2, [r8, r3]
   1507c:	cmp	r1, r2
   15080:	add	r4, r4, #120	; 0x78
   15084:	beq	150b8 <main@@Base+0x2400>
   15088:	ldrb	r3, [r1]
   1508c:	cmp	r3, #45	; 0x2d
   15090:	bne	1523c <main@@Base+0x2584>
   15094:	ldr	r3, [pc, #-3968]	; 1411c <main@@Base+0x1464>
   15098:	ldr	r3, [r7, r3]
   1509c:	ldr	r3, [r3]
   150a0:	str	r3, [r4]
   150a4:	movw	r3, #44152	; 0xac78
   150a8:	movt	r3, #3
   150ac:	ldr	r3, [r8, r3]
   150b0:	cmp	r3, #0
   150b4:	beq	155c8 <main@@Base+0x2910>
   150b8:	movw	r2, #44180	; 0xac94
   150bc:	movt	r2, #3
   150c0:	movw	r3, #44144	; 0xac70
   150c4:	movt	r3, #3
   150c8:	ldr	r1, [r8, r2]
   150cc:	mov	r2, #0
   150d0:	add	r4, r8, #240640	; 0x3ac00
   150d4:	str	r2, [r8, r3]
   150d8:	cmp	r1, r2
   150dc:	add	r4, r4, #112	; 0x70
   150e0:	beq	15114 <main@@Base+0x245c>
   150e4:	ldrb	r3, [r1]
   150e8:	cmp	r3, #45	; 0x2d
   150ec:	bne	1526c <main@@Base+0x25b4>
   150f0:	ldr	r3, [pc, #-4060]	; 1411c <main@@Base+0x1464>
   150f4:	ldr	r3, [r7, r3]
   150f8:	ldr	r3, [r3]
   150fc:	str	r3, [r4]
   15100:	movw	r3, #44144	; 0xac70
   15104:	movt	r3, #3
   15108:	ldr	r4, [r8, r3]
   1510c:	cmp	r4, #0
   15110:	beq	15d5c <main@@Base+0x30a4>
   15114:	movw	r3, #44160	; 0xac80
   15118:	movt	r3, #3
   1511c:	ldr	r3, [r8, r3]
   15120:	cmp	r3, #0
   15124:	beq	151e8 <main@@Base+0x2530>
   15128:	ldr	r4, [r8, #52]	; 0x34
   1512c:	cmp	r4, #0
   15130:	bne	154c4 <main@@Base+0x280c>
   15134:	ldr	ip, [sp, #32]
   15138:	ldr	r3, [ip]
   1513c:	cmp	r3, #1
   15140:	bls	14a54 <main@@Base+0x1d9c>
   15144:	ldr	r3, [pc, #3924]	; 160a0 <main@@Base+0x33e8>
   15148:	mov	r0, ip
   1514c:	ldr	r2, [pc, #3920]	; 160a4 <main@@Base+0x33ec>
   15150:	mov	r1, #2
   15154:	add	r3, pc, r3
   15158:	add	r2, pc, r2
   1515c:	add	r3, r3, #152	; 0x98
   15160:	bl	12858 <vcos_log_impl@plt>
   15164:	b	14a54 <main@@Base+0x1d9c>
   15168:	ldr	r3, [r8, #672]	; 0x2a0
   1516c:	cmp	r3, #0
   15170:	beq	16064 <main@@Base+0x33ac>
   15174:	mov	r1, #1000	; 0x3e8
   15178:	bl	1cdc4 <deg_to_str@@Base+0x1cb8>
   1517c:	mul	r3, r0, r4
   15180:	mov	r2, r0
   15184:	str	r2, [sp, #28]
   15188:	cmp	r3, #0
   1518c:	add	r1, r3, #7
   15190:	movlt	r3, r1
   15194:	asr	r5, r3, #3
   15198:	mov	r0, r5
   1519c:	bl	12a50 <malloc@plt>
   151a0:	ldr	r2, [sp, #28]
   151a4:	cmp	r0, #0
   151a8:	str	r0, [r8, #684]	; 0x2ac
   151ac:	beq	16018 <main@@Base+0x3360>
   151b0:	movw	r0, #44096	; 0xac40
   151b4:	movw	r1, #44100	; 0xac44
   151b8:	movt	r0, #3
   151bc:	movt	r1, #3
   151c0:	movw	r2, #44136	; 0xac68
   151c4:	movt	r2, #3
   151c8:	mov	r3, #0
   151cc:	str	r5, [r8, #688]	; 0x2b0
   151d0:	str	r3, [r8, r0]
   151d4:	str	r3, [r8, #692]	; 0x2b4
   151d8:	str	r3, [r8, #696]	; 0x2b8
   151dc:	str	r3, [r8, #700]	; 0x2bc
   151e0:	str	r3, [r8, r1]
   151e4:	str	r3, [r8, r2]
   151e8:	ldr	r3, [r8, #36]	; 0x24
   151ec:	add	r2, r6, #464	; 0x1d0
   151f0:	str	r2, [fp, #56]	; 0x38
   151f4:	cmp	r3, #0
   151f8:	bne	15604 <main@@Base+0x294c>
   151fc:	ldr	r1, [pc, #3748]	; 160a8 <main@@Base+0x33f0>
   15200:	mov	r0, fp
   15204:	add	r1, pc, r1
   15208:	bl	129f0 <mmal_port_enable@plt>
   1520c:	subs	sl, r0, #0
   15210:	beq	15504 <main@@Base+0x284c>
   15214:	ldr	ip, [sp, #32]
   15218:	ldr	r3, [ip]
   1521c:	cmp	r3, #1
   15220:	bls	14a54 <main@@Base+0x1d9c>
   15224:	ldr	r2, [pc, #3712]	; 160ac <main@@Base+0x33f4>
   15228:	mov	r0, ip
   1522c:	mov	r1, #2
   15230:	add	r2, pc, r2
   15234:	bl	12858 <vcos_log_impl@plt>
   15238:	b	14a54 <main@@Base+0x1d9c>
   1523c:	mov	r0, r8
   15240:	bl	1bb7c <deg_to_str@@Base+0xa70>
   15244:	cmp	r0, #0
   15248:	mov	r3, r0
   1524c:	str	r0, [r4]
   15250:	beq	155c8 <main@@Base+0x2910>
   15254:	ldr	r0, [pc, #3668]	; 160b0 <main@@Base+0x33f8>
   15258:	mov	r1, #1
   1525c:	mov	r2, #21
   15260:	add	r0, pc, r0
   15264:	bl	12a08 <fwrite@plt>
   15268:	b	150a4 <main@@Base+0x23ec>
   1526c:	mov	r0, r8
   15270:	bl	1bb7c <deg_to_str@@Base+0xa70>
   15274:	str	r0, [r4]
   15278:	b	15100 <main@@Base+0x2448>
   1527c:	ldr	r3, [r8, #36]	; 0x24
   15280:	cmp	r3, #0
   15284:	bne	15c8c <main@@Base+0x2fd4>
   15288:	ldr	r0, [sp, #64]	; 0x40
   1528c:	add	r2, r6, #444	; 0x1bc
   15290:	ldr	r1, [sp, #48]	; 0x30
   15294:	bl	19ec0 <connect_ports@@Base>
   15298:	mov	sl, r0
   1529c:	b	14914 <main@@Base+0x1c5c>
   152a0:	add	lr, sp, #240640	; 0x3ac00
   152a4:	add	lr, lr, #528	; 0x210
   152a8:	ldr	r3, [lr, r4]
   152ac:	ldr	r2, [r3, #20]
   152b0:	cmp	r2, #0
   152b4:	bne	1534c <main@@Base+0x2694>
   152b8:	ldr	ip, [sp, #32]
   152bc:	ldr	r3, [ip]
   152c0:	cmp	r3, #1
   152c4:	bls	14dbc <main@@Base+0x2104>
   152c8:	ldr	r2, [pc, #3556]	; 160b4 <main@@Base+0x33fc>
   152cc:	mov	r0, ip
   152d0:	mov	r1, #2
   152d4:	add	r2, pc, r2
   152d8:	bl	12858 <vcos_log_impl@plt>
   152dc:	b	14dbc <main@@Base+0x2104>
   152e0:	mov	r0, r8
   152e4:	bl	1bb7c <deg_to_str@@Base+0xa70>
   152e8:	str	r0, [r8, #672]	; 0x2a0
   152ec:	b	14ff4 <main@@Base+0x233c>
   152f0:	mov	r0, r8
   152f4:	bl	1bb7c <deg_to_str@@Base+0xa70>
   152f8:	str	r0, [r4]
   152fc:	b	15048 <main@@Base+0x2390>
   15300:	ldr	r3, [pc, #3504]	; 160b8 <main@@Base+0x3400>
   15304:	mov	r1, #1
   15308:	ldr	r0, [pc, #3500]	; 160bc <main@@Base+0x3404>
   1530c:	mov	r2, #51	; 0x33
   15310:	ldr	r3, [r7, r3]
   15314:	add	r0, pc, r0
   15318:	ldr	r3, [r3]
   1531c:	bl	12a08 <fwrite@plt>
   15320:	b	14c7c <main@@Base+0x1fc4>
   15324:	ldr	ip, [sp, #32]
   15328:	ldr	r3, [ip]
   1532c:	cmp	r3, #1
   15330:	bls	14ddc <main@@Base+0x2124>
   15334:	ldr	r2, [pc, #3460]	; 160c0 <main@@Base+0x3408>
   15338:	mov	r0, ip
   1533c:	mov	r1, #2
   15340:	add	r2, pc, r2
   15344:	bl	12858 <vcos_log_impl@plt>
   15348:	b	14dbc <main@@Base+0x2104>
   1534c:	ldr	r2, [r3, #28]
   15350:	cmp	r2, #1
   15354:	bls	15d94 <main@@Base+0x30dc>
   15358:	ldr	r1, [r8, #640]	; 0x280
   1535c:	ldr	r2, [r3, #24]
   15360:	ldr	r3, [r1, #32]
   15364:	ldr	r2, [r2]
   15368:	ldr	r3, [r3]
   1536c:	ldr	r0, [r2, #20]
   15370:	ldr	r1, [r3, #20]
   15374:	bl	12b70 <mmal_format_copy@plt>
   15378:	add	lr, sp, #240640	; 0x3ac00
   1537c:	add	lr, lr, #528	; 0x210
   15380:	ldr	r3, [lr, r4]
   15384:	ldr	r3, [r3, #24]
   15388:	ldr	r0, [r3]
   1538c:	ldr	r3, [r0, #44]	; 0x2c
   15390:	cmp	r3, #2
   15394:	movls	r3, #3
   15398:	strls	r3, [r0, #44]	; 0x2c
   1539c:	bl	129fc <mmal_port_format_commit@plt>
   153a0:	cmp	r0, #0
   153a4:	bne	15d34 <main@@Base+0x307c>
   153a8:	add	r2, r8, #240640	; 0x3ac00
   153ac:	movw	sl, #21096	; 0x5268
   153b0:	movt	sl, #65532	; 0xfffc
   153b4:	add	r2, r2, #144	; 0x90
   153b8:	movw	r3, #18242	; 0x4742
   153bc:	str	r2, [sp, #44]	; 0x2c
   153c0:	movt	r3, #13138	; 0x3352
   153c4:	movw	r2, #18258	; 0x4752
   153c8:	movt	r2, #13122	; 0x3342
   153cc:	mov	r1, sl
   153d0:	movw	fp, #13385	; 0x3449
   153d4:	movt	fp, #12338	; 0x3032
   153d8:	str	r7, [sp, #52]	; 0x34
   153dc:	mov	sl, r9
   153e0:	str	r6, [sp, #48]	; 0x30
   153e4:	mov	r7, r0
   153e8:	mov	r5, r3
   153ec:	mov	r6, r2
   153f0:	mov	r9, r1
   153f4:	add	lr, sp, #240640	; 0x3ac00
   153f8:	movw	r4, #21096	; 0x5268
   153fc:	add	lr, lr, #528	; 0x210
   15400:	movt	r4, #65532	; 0xfffc
   15404:	ldr	r0, [lr, r9]
   15408:	ldr	r2, [r0, #28]
   1540c:	cmp	r7, r2
   15410:	bcs	15ee4 <main@@Base+0x322c>
   15414:	ldr	r1, [r0, #32]
   15418:	lsl	r4, r7, #2
   1541c:	ldr	r2, [r0, #24]
   15420:	ldr	r1, [r1, r7, lsl #2]
   15424:	ldr	r2, [r2]
   15428:	ldr	r0, [r1, #20]
   1542c:	ldr	r1, [r2, #20]
   15430:	bl	12b70 <mmal_format_copy@plt>
   15434:	cmp	r7, #0
   15438:	bne	15d0c <main@@Base+0x3054>
   1543c:	add	lr, sp, #240640	; 0x3ac00
   15440:	ldr	r3, [sp, #44]	; 0x2c
   15444:	add	lr, lr, #528	; 0x210
   15448:	ldr	r2, [lr, r9]
   1544c:	ldr	r1, [r3]
   15450:	ldr	r2, [r2, #32]
   15454:	cmp	r1, #2
   15458:	ldr	r2, [r2, r7, lsl #2]
   1545c:	ldr	r2, [r2, #20]
   15460:	beq	15dec <main@@Base+0x3134>
   15464:	cmp	r1, #3
   15468:	beq	15d04 <main@@Base+0x304c>
   1546c:	cmp	r1, #1
   15470:	beq	15d04 <main@@Base+0x304c>
   15474:	ldr	ip, [sp, #32]
   15478:	ldr	r6, [sp, #48]	; 0x30
   1547c:	ldr	r3, [ip]
   15480:	cmp	r3, #1
   15484:	bls	14dbc <main@@Base+0x2104>
   15488:	ldr	r2, [pc, #3124]	; 160c4 <main@@Base+0x340c>
   1548c:	mov	r0, ip
   15490:	mov	r1, #2
   15494:	add	r2, pc, r2
   15498:	bl	12858 <vcos_log_impl@plt>
   1549c:	b	14dbc <main@@Base+0x2104>
   154a0:	ldr	r3, [pc, #3088]	; 160b8 <main@@Base+0x3400>
   154a4:	mov	r1, #1
   154a8:	ldr	r0, [pc, #3096]	; 160c8 <main@@Base+0x3410>
   154ac:	mov	r2, #54	; 0x36
   154b0:	ldr	r3, [r7, r3]
   154b4:	add	r0, pc, r0
   154b8:	ldr	r3, [r3]
   154bc:	bl	12a08 <fwrite@plt>
   154c0:	b	14ec8 <main@@Base+0x2210>
   154c4:	ldr	r0, [r8, #44]	; 0x2c
   154c8:	cmp	r0, #0
   154cc:	bne	15628 <main@@Base+0x2970>
   154d0:	ldr	ip, [sp, #32]
   154d4:	ldr	r3, [ip]
   154d8:	cmp	r3, #1
   154dc:	bls	14a54 <main@@Base+0x1d9c>
   154e0:	ldr	r3, [pc, #3044]	; 160cc <main@@Base+0x3414>
   154e4:	mov	r0, ip
   154e8:	ldr	r2, [pc, #3040]	; 160d0 <main@@Base+0x3418>
   154ec:	mov	r1, #2
   154f0:	add	r3, pc, r3
   154f4:	add	r2, pc, r2
   154f8:	add	r3, r3, #152	; 0x98
   154fc:	bl	12858 <vcos_log_impl@plt>
   15500:	b	14a54 <main@@Base+0x1d9c>
   15504:	ldr	r3, [r8, #72]	; 0x48
   15508:	cmp	r3, #0
   1550c:	beq	1566c <main@@Base+0x29b4>
   15510:	ldr	r0, [r8, #44]	; 0x2c
   15514:	ldr	r1, [r8, #76]	; 0x4c
   15518:	bl	1cdc4 <deg_to_str@@Base+0x1cb8>
   1551c:	ldr	r3, [r8, #36]	; 0x24
   15520:	cmp	r3, #0
   15524:	mov	r4, r0
   15528:	bne	15fc8 <main@@Base+0x3310>
   1552c:	mov	r5, #0
   15530:	b	15548 <main@@Base+0x2890>
   15534:	ldr	r0, [r8, #640]	; 0x280
   15538:	add	r5, r5, #1
   1553c:	bl	17c54 <raspicamcontrol_cycle_test@@Base>
   15540:	ldr	r0, [r8, #76]	; 0x4c
   15544:	bl	1b59c <deg_to_str@@Base+0x490>
   15548:	ldr	r3, [r8, #44]	; 0x2c
   1554c:	cmp	r3, #0
   15550:	beq	15534 <main@@Base+0x287c>
   15554:	cmp	r5, r4
   15558:	blt	15534 <main@@Base+0x287c>
   1555c:	b	1495c <main@@Base+0x1ca4>
   15560:	ldr	r3, [pc, #2896]	; 160b8 <main@@Base+0x3400>
   15564:	mov	r1, #1
   15568:	ldr	r0, [pc, #2916]	; 160d4 <main@@Base+0x341c>
   1556c:	mov	r2, #54	; 0x36
   15570:	ldr	r3, [r7, r3]
   15574:	add	r0, pc, r0
   15578:	ldr	r3, [r3]
   1557c:	bl	12a08 <fwrite@plt>
   15580:	b	14d08 <main@@Base+0x2050>
   15584:	ldr	r0, [ip, #672]	; 0x2a0
   15588:	bl	128d0 <fflush@plt>
   1558c:	b	14a54 <main@@Base+0x1d9c>
   15590:	ldr	r0, [pc, #2848]	; 160b8 <main@@Base+0x3400>
   15594:	movw	r3, #44168	; 0xac88
   15598:	ldr	r2, [pc, #2872]	; 160d8 <main@@Base+0x3420>
   1559c:	movt	r3, #3
   155a0:	mov	r1, #1
   155a4:	ldr	r0, [r7, r0]
   155a8:	add	r2, pc, r2
   155ac:	ldr	r3, [r8, r3]
   155b0:	ldr	r0, [r0]
   155b4:	bl	12b94 <__fprintf_chk@plt>
   155b8:	movw	r3, #44164	; 0xac84
   155bc:	movt	r3, #3
   155c0:	str	r4, [r8, r3]
   155c4:	b	1505c <main@@Base+0x23a4>
   155c8:	ldr	r0, [pc, #2792]	; 160b8 <main@@Base+0x3400>
   155cc:	movw	r3, #44192	; 0xaca0
   155d0:	ldr	r2, [pc, #2820]	; 160dc <main@@Base+0x3424>
   155d4:	movt	r3, #3
   155d8:	mov	r1, #1
   155dc:	ldr	r0, [r7, r0]
   155e0:	add	r2, pc, r2
   155e4:	ldr	r3, [r8, r3]
   155e8:	ldr	r0, [r0]
   155ec:	bl	12b94 <__fprintf_chk@plt>
   155f0:	movw	r3, #44196	; 0xaca4
   155f4:	movt	r3, #3
   155f8:	mov	r2, #0
   155fc:	str	r2, [r8, r3]
   15600:	b	150b8 <main@@Base+0x2400>
   15604:	ldr	r3, [pc, #2732]	; 160b8 <main@@Base+0x3400>
   15608:	mov	r1, #1
   1560c:	ldr	r0, [pc, #2764]	; 160e0 <main@@Base+0x3428>
   15610:	mov	r2, #29
   15614:	ldr	r3, [r7, r3]
   15618:	add	r0, pc, r0
   1561c:	ldr	r3, [r3]
   15620:	bl	12a08 <fwrite@plt>
   15624:	b	151fc <main@@Base+0x2544>
   15628:	ldr	r3, [r8, #92]	; 0x5c
   1562c:	sub	r3, r3, #2
   15630:	cmp	r3, #1
   15634:	bls	15168 <main@@Base+0x24b0>
   15638:	ldr	ip, [sp, #32]
   1563c:	ldr	r3, [ip]
   15640:	cmp	r3, #1
   15644:	bls	14a54 <main@@Base+0x1d9c>
   15648:	ldr	r3, [pc, #2708]	; 160e4 <main@@Base+0x342c>
   1564c:	mov	r0, ip
   15650:	ldr	r2, [pc, #2704]	; 160e8 <main@@Base+0x3430>
   15654:	mov	r1, #2
   15658:	add	r3, pc, r3
   1565c:	add	r2, pc, r2
   15660:	add	r3, r3, #152	; 0x98
   15664:	bl	12858 <vcos_log_impl@plt>
   15668:	b	14a54 <main@@Base+0x1d9c>
   1566c:	ldr	r3, [r8, #672]	; 0x2a0
   15670:	cmp	r3, #0
   15674:	beq	15e4c <main@@Base+0x3194>
   15678:	ldr	r3, [r8, #668]	; 0x29c
   1567c:	mov	r5, sl
   15680:	ldr	ip, [pc, #2660]	; 160ec <main@@Base+0x3434>
   15684:	ldr	r4, [sp, #32]
   15688:	add	ip, pc, ip
   1568c:	str	ip, [sp, #60]	; 0x3c
   15690:	ldr	ip, [pc, #2648]	; 160f0 <main@@Base+0x3438>
   15694:	ldr	r0, [r3]
   15698:	add	ip, pc, ip
   1569c:	str	ip, [sp, #64]	; 0x40
   156a0:	bl	12a14 <mmal_queue_length@plt>
   156a4:	str	r0, [sp, #48]	; 0x30
   156a8:	b	156fc <main@@Base+0x2a44>
   156ac:	ldr	r3, [r8, #668]	; 0x29c
   156b0:	ldr	r0, [r3]
   156b4:	bl	12bc4 <mmal_queue_get@plt>
   156b8:	subs	ip, r0, #0
   156bc:	beq	15c5c <main@@Base+0x2fa4>
   156c0:	mov	r1, ip
   156c4:	mov	r0, fp
   156c8:	bl	12888 <mmal_port_send_buffer@plt>
   156cc:	cmp	r0, #0
   156d0:	beq	156f8 <main@@Base+0x2a40>
   156d4:	ldr	ip, [sp, #32]
   156d8:	ldr	r3, [ip]
   156dc:	cmp	r3, #1
   156e0:	bls	156f8 <main@@Base+0x2a40>
   156e4:	mov	r0, r4
   156e8:	mov	r1, #2
   156ec:	ldr	r2, [sp, #64]	; 0x40
   156f0:	mov	r3, r5
   156f4:	bl	12858 <vcos_log_impl@plt>
   156f8:	add	r5, r5, #1
   156fc:	ldr	ip, [sp, #48]	; 0x30
   15700:	cmp	r5, ip
   15704:	blt	156ac <main@@Base+0x29f4>
   15708:	movw	r3, #44144	; 0xac70
   1570c:	movt	r3, #3
   15710:	ldr	r3, [r8, r3]
   15714:	cmp	r3, #0
   15718:	beq	157ac <main@@Base+0x2af4>
   1571c:	ldr	r3, [r8, #664]	; 0x298
   15720:	mov	r5, #0
   15724:	ldr	ip, [pc, #2504]	; 160f4 <main@@Base+0x343c>
   15728:	ldr	r4, [sp, #32]
   1572c:	add	ip, pc, ip
   15730:	str	ip, [sp, #60]	; 0x3c
   15734:	ldr	ip, [pc, #2492]	; 160f8 <main@@Base+0x3440>
   15738:	ldr	r0, [r3]
   1573c:	add	ip, pc, ip
   15740:	str	ip, [sp, #64]	; 0x40
   15744:	bl	12a14 <mmal_queue_length@plt>
   15748:	str	r0, [sp, #48]	; 0x30
   1574c:	b	157a0 <main@@Base+0x2ae8>
   15750:	ldr	r3, [r8, #664]	; 0x298
   15754:	ldr	r0, [r3]
   15758:	bl	12bc4 <mmal_queue_get@plt>
   1575c:	subs	ip, r0, #0
   15760:	beq	15c2c <main@@Base+0x2f74>
   15764:	mov	r1, ip
   15768:	ldr	r0, [sp, #44]	; 0x2c
   1576c:	bl	12888 <mmal_port_send_buffer@plt>
   15770:	cmp	r0, #0
   15774:	beq	1579c <main@@Base+0x2ae4>
   15778:	ldr	ip, [sp, #32]
   1577c:	ldr	r3, [ip]
   15780:	cmp	r3, #1
   15784:	bls	1579c <main@@Base+0x2ae4>
   15788:	mov	r0, r4
   1578c:	mov	r1, #2
   15790:	ldr	r2, [sp, #64]	; 0x40
   15794:	mov	r3, r5
   15798:	bl	12858 <vcos_log_impl@plt>
   1579c:	add	r5, r5, #1
   157a0:	ldr	ip, [sp, #48]	; 0x30
   157a4:	cmp	r5, ip
   157a8:	blt	15750 <main@@Base+0x2a98>
   157ac:	ldr	ip, [pc, #2376]	; 160fc <main@@Base+0x3444>
   157b0:	movw	r3, #44156	; 0xac7c
   157b4:	movt	r3, #3
   157b8:	ldr	r5, [pc, #2368]	; 16100 <main@@Base+0x3448>
   157bc:	add	ip, pc, ip
   157c0:	str	ip, [sp, #68]	; 0x44
   157c4:	ldr	ip, [pc, #2360]	; 16104 <main@@Base+0x344c>
   157c8:	add	r5, pc, r5
   157cc:	ldr	r3, [r8, r3]
   157d0:	add	ip, pc, ip
   157d4:	str	ip, [sp, #72]	; 0x48
   157d8:	ldr	ip, [pc, #2344]	; 16108 <main@@Base+0x3450>
   157dc:	str	r3, [sp, #60]	; 0x3c
   157e0:	add	ip, pc, ip
   157e4:	str	ip, [sp, #76]	; 0x4c
   157e8:	ldr	ip, [pc, #2332]	; 1610c <main@@Base+0x3454>
   157ec:	str	sl, [sp, #48]	; 0x30
   157f0:	add	ip, pc, ip
   157f4:	str	ip, [sp, #80]	; 0x50
   157f8:	ldr	ip, [pc, #2320]	; 16110 <main@@Base+0x3458>
   157fc:	add	ip, pc, ip
   15800:	str	ip, [sp, #84]	; 0x54
   15804:	add	r4, r8, #240640	; 0x3ac00
   15808:	mov	r1, #17
   1580c:	ldr	r0, [sp, #56]	; 0x38
   15810:	movt	r1, #1
   15814:	ldr	r2, [r4, #124]	; 0x7c
   15818:	add	r4, r4, #124	; 0x7c
   1581c:	rsbs	r2, r2, #1
   15820:	movcc	r2, #0
   15824:	str	r2, [r4]
   15828:	bl	12c9c <mmal_port_parameter_set_boolean@plt>
   1582c:	add	r3, r8, #240640	; 0x3ac00
   15830:	add	r3, r3, #128	; 0x80
   15834:	ldr	r3, [r3]
   15838:	cmp	r3, #0
   1583c:	beq	1584c <main@@Base+0x2b94>
   15840:	ldr	r3, [r4]
   15844:	cmp	r3, #0
   15848:	beq	15a4c <main@@Base+0x2d94>
   1584c:	ldr	r3, [r8, #36]	; 0x24
   15850:	cmp	r3, #0
   15854:	beq	1588c <main@@Base+0x2bd4>
   15858:	add	r3, r8, #240640	; 0x3ac00
   1585c:	add	r3, r3, #124	; 0x7c
   15860:	ldr	r3, [r3]
   15864:	cmp	r3, #0
   15868:	ldr	r3, [pc, #2120]	; 160b8 <main@@Base+0x3400>
   1586c:	beq	15b54 <main@@Base+0x2e9c>
   15870:	ldr	r3, [r7, r3]
   15874:	mov	r1, #1
   15878:	ldr	r0, [pc, #2196]	; 16114 <main@@Base+0x345c>
   1587c:	mov	r2, #23
   15880:	add	r0, pc, r0
   15884:	ldr	r3, [r3]
   15888:	bl	12a08 <fwrite@plt>
   1588c:	ldr	r3, [r8, #120]	; 0x78
   15890:	cmp	r3, #0
   15894:	beq	158c0 <main@@Base+0x2c08>
   15898:	add	r3, r8, #240640	; 0x3ac00
   1589c:	add	r3, r3, #124	; 0x7c
   158a0:	ldr	r3, [r3]
   158a4:	cmp	r3, #0
   158a8:	bne	15b7c <main@@Base+0x2ec4>
   158ac:	ldr	ip, [sp, #60]	; 0x3c
   158b0:	cmp	ip, #0
   158b4:	bne	15b70 <main@@Base+0x2eb8>
   158b8:	mov	r3, #1
   158bc:	str	r3, [r8, #116]	; 0x74
   158c0:	bl	1a2a8 <get_microseconds64@@Base>
   158c4:	mov	r2, #1000	; 0x3e8
   158c8:	mov	r3, #0
   158cc:	bl	1d04c <deg_to_str@@Base+0x1f40>
   158d0:	mvn	r2, #0
   158d4:	mvn	r3, #0
   158d8:	strd	r0, [sp, #16]
   158dc:	ldrd	r0, [r5, #24]
   158e0:	cmp	r1, r3
   158e4:	cmpeq	r0, r2
   158e8:	beq	15b3c <main@@Base+0x2e84>
   158ec:	ldr	ip, [sp, #76]	; 0x4c
   158f0:	ldrd	r0, [sp, #16]
   158f4:	ldrd	r2, [ip, #24]
   158f8:	cmp	r0, r2
   158fc:	sbcs	r1, r1, r3
   15900:	movlt	sl, #1
   15904:	blt	15914 <main@@Base+0x2c5c>
   15908:	ldr	r3, [r8, #44]	; 0x2c
   1590c:	rsbs	sl, r3, #1
   15910:	movcc	sl, #0
   15914:	ldr	r3, [r8, #92]	; 0x5c
   15918:	cmp	r3, #4
   1591c:	addls	pc, pc, r3, lsl #2
   15920:	b	15a44 <main@@Base+0x2d8c>
   15924:	b	15a88 <main@@Base+0x2dd0>
   15928:	b	15a54 <main@@Base+0x2d9c>
   1592c:	b	15aa4 <main@@Base+0x2dec>
   15930:	b	159c0 <main@@Base+0x2d08>
   15934:	b	15938 <main@@Base+0x2c80>
   15938:	movw	r3, #21096	; 0x5268
   1593c:	mov	r5, #57600	; 0xe100
   15940:	movt	r3, #65532	; 0xfffc
   15944:	movt	r5, #1525	; 0x5f5
   15948:	sub	r4, r6, #408	; 0x198
   1594c:	str	r6, [sp, #32]
   15950:	ldr	sl, [sp, #48]	; 0x30
   15954:	mov	r6, r5
   15958:	mov	r5, r3
   1595c:	b	15980 <main@@Base+0x2cc8>
   15960:	add	r3, sp, #240640	; 0x3ac00
   15964:	mov	r1, r2
   15968:	add	r3, r3, #528	; 0x210
   1596c:	mov	r0, r4
   15970:	str	r6, [r9, #4]
   15974:	mov	r9, r4
   15978:	str	r2, [r3, r5]
   1597c:	bl	12930 <nanosleep@plt>
   15980:	ldr	r2, [r8, #680]	; 0x2a8
   15984:	cmp	r2, #0
   15988:	beq	15960 <main@@Base+0x2ca8>
   1598c:	ldr	r6, [sp, #32]
   15990:	ldr	r3, [r8, #36]	; 0x24
   15994:	cmp	r3, #0
   15998:	beq	1495c <main@@Base+0x1ca4>
   1599c:	ldr	r3, [pc, #1812]	; 160b8 <main@@Base+0x3400>
   159a0:	mov	r1, #1
   159a4:	ldr	r0, [pc, #1900]	; 16118 <main@@Base+0x3460>
   159a8:	mov	r2, #17
   159ac:	ldr	r3, [r7, r3]
   159b0:	add	r0, pc, r0
   159b4:	ldr	r3, [r3]
   159b8:	bl	12a08 <fwrite@plt>
   159bc:	b	1495c <main@@Base+0x1ca4>
   159c0:	sub	r4, r6, #360	; 0x168
   159c4:	mov	r0, r4
   159c8:	bl	12bb8 <sigemptyset@plt>
   159cc:	mov	r1, #10
   159d0:	mov	r0, r4
   159d4:	bl	12a5c <sigaddset@plt>
   159d8:	mov	r0, #0
   159dc:	mov	r1, r4
   159e0:	mov	r2, r0
   159e4:	bl	12a2c <pthread_sigmask@plt>
   159e8:	ldr	r3, [r8, #36]	; 0x24
   159ec:	cmp	r3, #0
   159f0:	beq	15a24 <main@@Base+0x2d6c>
   159f4:	add	r3, r8, #240640	; 0x3ac00
   159f8:	ldr	r1, [pc, #1720]	; 160b8 <main@@Base+0x3400>
   159fc:	ldr	r2, [r3, #124]	; 0x7c
   15a00:	ldr	r3, [r7, r1]
   15a04:	cmp	r2, #0
   15a08:	ldr	r0, [r3]
   15a0c:	beq	15bd4 <main@@Base+0x2f1c>
   15a10:	ldr	r3, [pc, #1796]	; 1611c <main@@Base+0x3464>
   15a14:	add	r3, pc, r3
   15a18:	mov	r1, #1
   15a1c:	ldr	r2, [sp, #84]	; 0x54
   15a20:	bl	12b94 <__fprintf_chk@plt>
   15a24:	mov	r0, r4
   15a28:	mov	r1, r9
   15a2c:	bl	12960 <sigwait@plt>
   15a30:	ldr	r3, [r8, #36]	; 0x24
   15a34:	cmp	r3, #0
   15a38:	beq	15a44 <main@@Base+0x2d8c>
   15a3c:	cmp	r0, #0
   15a40:	bne	15e20 <main@@Base+0x3168>
   15a44:	cmp	sl, #0
   15a48:	bne	15804 <main@@Base+0x2b4c>
   15a4c:	ldr	sl, [sp, #48]	; 0x30
   15a50:	b	15990 <main@@Base+0x2cd8>
   15a54:	add	r3, r8, #240640	; 0x3ac00
   15a58:	add	r3, r3, #124	; 0x7c
   15a5c:	ldr	r3, [r3]
   15a60:	cmp	r3, #0
   15a64:	beq	15bc4 <main@@Base+0x2f0c>
   15a68:	ldr	r1, [r8, #96]	; 0x60
   15a6c:	cmp	r1, #0
   15a70:	beq	15a44 <main@@Base+0x2d8c>
   15a74:	add	r0, r6, #472	; 0x1d8
   15a78:	bl	1cb18 <deg_to_str@@Base+0x1a0c>
   15a7c:	cmp	r0, #0
   15a80:	bne	15a4c <main@@Base+0x2d94>
   15a84:	b	15a44 <main@@Base+0x2d8c>
   15a88:	ldr	r1, [r8, #44]	; 0x2c
   15a8c:	ldr	sl, [sp, #48]	; 0x30
   15a90:	cmp	r1, #0
   15a94:	beq	15990 <main@@Base+0x2cd8>
   15a98:	add	r0, r6, #472	; 0x1d8
   15a9c:	bl	1cb18 <deg_to_str@@Base+0x1a0c>
   15aa0:	b	15990 <main@@Base+0x2cd8>
   15aa4:	ldr	r3, [r8, #36]	; 0x24
   15aa8:	cmp	r3, #0
   15aac:	beq	15ae4 <main@@Base+0x2e2c>
   15ab0:	add	r3, r8, #240640	; 0x3ac00
   15ab4:	ldr	r1, [pc, #1532]	; 160b8 <main@@Base+0x3400>
   15ab8:	ldr	r2, [r3, #124]	; 0x7c
   15abc:	ldr	r3, [r7, r1]
   15ac0:	cmp	r2, #0
   15ac4:	ldr	r0, [r3]
   15ac8:	beq	15c20 <main@@Base+0x2f68>
   15acc:	ldr	r3, [pc, #1612]	; 16120 <main@@Base+0x3468>
   15ad0:	add	r3, pc, r3
   15ad4:	ldr	r2, [pc, #1608]	; 16124 <main@@Base+0x346c>
   15ad8:	mov	r1, #1
   15adc:	add	r2, pc, r2
   15ae0:	bl	12b94 <__fprintf_chk@plt>
   15ae4:	ldr	r3, [pc, #1596]	; 16128 <main@@Base+0x3470>
   15ae8:	ldr	r3, [r7, r3]
   15aec:	ldr	r0, [r3]
   15af0:	bl	12984 <_IO_getc@plt>
   15af4:	and	r0, r0, #223	; 0xdf
   15af8:	cmp	r0, #88	; 0x58
   15afc:	beq	15a4c <main@@Base+0x2d94>
   15b00:	cmp	r0, #73	; 0x49
   15b04:	bne	15be0 <main@@Base+0x2f28>
   15b08:	ldr	r3, [r8, #36]	; 0x24
   15b0c:	cmp	r3, #0
   15b10:	bne	15eb8 <main@@Base+0x3200>
   15b14:	ldr	r0, [r8, #640]	; 0x280
   15b18:	mov	r1, #0
   15b1c:	add	r2, r6, #64	; 0x40
   15b20:	bl	18340 <raspicamcontrol_zoom_in_zoom_out@@Base>
   15b24:	ldr	r3, [r8, #36]	; 0x24
   15b28:	cmp	r3, #0
   15b2c:	beq	15a44 <main@@Base+0x2d8c>
   15b30:	mov	r0, r8
   15b34:	bl	1b80c <deg_to_str@@Base+0x700>
   15b38:	b	15a44 <main@@Base+0x2d8c>
   15b3c:	ldr	ip, [r8, #44]	; 0x2c
   15b40:	ldrd	r2, [sp, #16]
   15b44:	adds	r2, r2, ip
   15b48:	adc	r3, r3, ip, asr #31
   15b4c:	strd	r2, [r5, #24]
   15b50:	b	158ec <main@@Base+0x2c34>
   15b54:	ldr	r3, [r7, r3]
   15b58:	mov	r1, #1
   15b5c:	ldr	r0, [sp, #68]	; 0x44
   15b60:	mov	r2, #22
   15b64:	ldr	r3, [r3]
   15b68:	bl	12a08 <fwrite@plt>
   15b6c:	b	1588c <main@@Base+0x2bd4>
   15b70:	mov	ip, #0
   15b74:	str	ip, [sp, #60]	; 0x3c
   15b78:	b	158c0 <main@@Base+0x2c08>
   15b7c:	mov	r1, #11
   15b80:	mov	r0, fp
   15b84:	movt	r1, #2
   15b88:	mov	r2, #1
   15b8c:	bl	12c9c <mmal_port_parameter_set_boolean@plt>
   15b90:	cmp	r0, #0
   15b94:	beq	15b70 <main@@Base+0x2eb8>
   15b98:	ldr	ip, [sp, #32]
   15b9c:	ldr	r3, [ip]
   15ba0:	cmp	r3, #1
   15ba4:	bls	15b70 <main@@Base+0x2eb8>
   15ba8:	mov	r0, ip
   15bac:	mov	r1, #2
   15bb0:	ldr	r2, [sp, #72]	; 0x48
   15bb4:	mov	ip, #0
   15bb8:	str	ip, [sp, #60]	; 0x3c
   15bbc:	bl	12858 <vcos_log_impl@plt>
   15bc0:	b	158c0 <main@@Base+0x2c08>
   15bc4:	ldr	r1, [r8, #100]	; 0x64
   15bc8:	cmp	r1, #0
   15bcc:	beq	15a44 <main@@Base+0x2d8c>
   15bd0:	b	15a74 <main@@Base+0x2dbc>
   15bd4:	ldr	r3, [pc, #1360]	; 1612c <main@@Base+0x3474>
   15bd8:	add	r3, pc, r3
   15bdc:	b	15a18 <main@@Base+0x2d60>
   15be0:	cmp	r0, #79	; 0x4f
   15be4:	bne	15e78 <main@@Base+0x31c0>
   15be8:	ldr	r3, [r8, #36]	; 0x24
   15bec:	cmp	r3, #0
   15bf0:	beq	15c14 <main@@Base+0x2f5c>
   15bf4:	ldr	r3, [pc, #1212]	; 160b8 <main@@Base+0x3400>
   15bf8:	mov	r1, #1
   15bfc:	ldr	r0, [pc, #1324]	; 16130 <main@@Base+0x3478>
   15c00:	mov	r2, #18
   15c04:	ldr	r3, [r7, r3]
   15c08:	add	r0, pc, r0
   15c0c:	ldr	r3, [r3]
   15c10:	bl	12a08 <fwrite@plt>
   15c14:	ldr	r0, [r8, #640]	; 0x280
   15c18:	mov	r1, #1
   15c1c:	b	15b1c <main@@Base+0x2e64>
   15c20:	ldr	r3, [pc, #1292]	; 16134 <main@@Base+0x347c>
   15c24:	add	r3, pc, r3
   15c28:	b	15ad4 <main@@Base+0x2e1c>
   15c2c:	ldr	lr, [sp, #32]
   15c30:	ldr	r3, [lr]
   15c34:	cmp	r3, #1
   15c38:	bls	15764 <main@@Base+0x2aac>
   15c3c:	mov	r0, r4
   15c40:	mov	r1, #2
   15c44:	ldr	r2, [sp, #60]	; 0x3c
   15c48:	mov	r3, r5
   15c4c:	str	ip, [sp, #28]
   15c50:	bl	12858 <vcos_log_impl@plt>
   15c54:	ldr	ip, [sp, #28]
   15c58:	b	15764 <main@@Base+0x2aac>
   15c5c:	ldr	lr, [sp, #32]
   15c60:	ldr	r3, [lr]
   15c64:	cmp	r3, #1
   15c68:	bls	156c0 <main@@Base+0x2a08>
   15c6c:	mov	r0, r4
   15c70:	mov	r1, #2
   15c74:	ldr	r2, [sp, #60]	; 0x3c
   15c78:	mov	r3, r5
   15c7c:	str	ip, [sp, #28]
   15c80:	bl	12858 <vcos_log_impl@plt>
   15c84:	ldr	ip, [sp, #28]
   15c88:	b	156c0 <main@@Base+0x2a08>
   15c8c:	ldr	r3, [pc, #1060]	; 160b8 <main@@Base+0x3400>
   15c90:	mov	r1, #1
   15c94:	ldr	r0, [pc, #1180]	; 16138 <main@@Base+0x3480>
   15c98:	mov	r2, #55	; 0x37
   15c9c:	ldr	r4, [r7, r3]
   15ca0:	add	r0, pc, r0
   15ca4:	ldr	r3, [r4]
   15ca8:	bl	12a08 <fwrite@plt>
   15cac:	ldr	r0, [pc, #1160]	; 1613c <main@@Base+0x3484>
   15cb0:	ldr	r3, [r4]
   15cb4:	mov	r1, #1
   15cb8:	mov	r2, #23
   15cbc:	add	r0, pc, r0
   15cc0:	bl	12a08 <fwrite@plt>
   15cc4:	b	15288 <main@@Base+0x25d0>
   15cc8:	ldr	ip, [sp, #32]
   15ccc:	ldr	r3, [ip]
   15cd0:	cmp	r3, #1
   15cd4:	bls	15000 <main@@Base+0x2348>
   15cd8:	ldr	ip, [r8, #24]
   15cdc:	mov	r1, #2
   15ce0:	ldr	r3, [pc, #1112]	; 16140 <main@@Base+0x3488>
   15ce4:	ldr	r2, [pc, #1112]	; 16144 <main@@Base+0x348c>
   15ce8:	add	r3, pc, r3
   15cec:	ldr	r0, [sp, #32]
   15cf0:	add	r2, pc, r2
   15cf4:	str	ip, [sp]
   15cf8:	add	r3, r3, #152	; 0x98
   15cfc:	bl	12858 <vcos_log_impl@plt>
   15d00:	b	15000 <main@@Base+0x2348>
   15d04:	str	fp, [r2, #4]
   15d08:	str	fp, [r2, #8]
   15d0c:	add	lr, sp, #240640	; 0x3ac00
   15d10:	add	lr, lr, #528	; 0x210
   15d14:	ldr	r2, [lr, r9]
   15d18:	ldr	r2, [r2, #32]
   15d1c:	ldr	r0, [r2, r4]
   15d20:	bl	129fc <mmal_port_format_commit@plt>
   15d24:	cmp	r0, #0
   15d28:	bne	15dbc <main@@Base+0x3104>
   15d2c:	add	r7, r7, #1
   15d30:	b	153f4 <main@@Base+0x273c>
   15d34:	ldr	ip, [sp, #32]
   15d38:	ldr	r3, [ip]
   15d3c:	cmp	r3, #1
   15d40:	bls	14dbc <main@@Base+0x2104>
   15d44:	ldr	r2, [pc, #1020]	; 16148 <main@@Base+0x3490>
   15d48:	mov	r0, ip
   15d4c:	mov	r1, #2
   15d50:	add	r2, pc, r2
   15d54:	bl	12858 <vcos_log_impl@plt>
   15d58:	b	14dbc <main@@Base+0x2104>
   15d5c:	ldr	r0, [pc, #852]	; 160b8 <main@@Base+0x3400>
   15d60:	movw	r3, #44180	; 0xac94
   15d64:	ldr	r2, [pc, #992]	; 1614c <main@@Base+0x3494>
   15d68:	movt	r3, #3
   15d6c:	mov	r1, #1
   15d70:	ldr	r0, [r7, r0]
   15d74:	add	r2, pc, r2
   15d78:	ldr	r3, [r8, r3]
   15d7c:	ldr	r0, [r0]
   15d80:	bl	12b94 <__fprintf_chk@plt>
   15d84:	movw	r3, #44172	; 0xac8c
   15d88:	movt	r3, #3
   15d8c:	str	r4, [r8, r3]
   15d90:	b	15114 <main@@Base+0x245c>
   15d94:	ldr	ip, [sp, #32]
   15d98:	ldr	r3, [ip]
   15d9c:	cmp	r3, #1
   15da0:	bls	14dbc <main@@Base+0x2104>
   15da4:	ldr	r2, [pc, #932]	; 16150 <main@@Base+0x3498>
   15da8:	mov	r0, ip
   15dac:	mov	r1, #2
   15db0:	add	r2, pc, r2
   15db4:	bl	12858 <vcos_log_impl@plt>
   15db8:	b	14dbc <main@@Base+0x2104>
   15dbc:	ldr	ip, [sp, #32]
   15dc0:	ldr	r6, [sp, #48]	; 0x30
   15dc4:	ldr	r3, [ip]
   15dc8:	cmp	r3, #1
   15dcc:	bls	14dbc <main@@Base+0x2104>
   15dd0:	ldr	r2, [pc, #892]	; 16154 <main@@Base+0x349c>
   15dd4:	mov	r3, r7
   15dd8:	mov	r0, ip
   15ddc:	mov	r1, #2
   15de0:	add	r2, pc, r2
   15de4:	bl	12858 <vcos_log_impl@plt>
   15de8:	b	14dbc <main@@Base+0x2104>
   15dec:	ldr	r1, [r8, #640]	; 0x280
   15df0:	ldr	r1, [r1, #32]
   15df4:	ldr	r0, [r1, #8]
   15df8:	str	r2, [sp, #28]
   15dfc:	bl	12b7c <mmal_util_rgb_order_fixed@plt>
   15e00:	ldr	r2, [sp, #28]
   15e04:	mov	ip, #0
   15e08:	str	ip, [r2, #8]
   15e0c:	cmp	r0, ip
   15e10:	moveq	r1, r5
   15e14:	movne	r1, r6
   15e18:	str	r1, [r2, #4]
   15e1c:	b	15d0c <main@@Base+0x3054>
   15e20:	ldr	r3, [pc, #656]	; 160b8 <main@@Base+0x3400>
   15e24:	ldr	r3, [r7, r3]
   15e28:	ldr	r4, [r3]
   15e2c:	bl	12b1c <__errno_location@plt>
   15e30:	mov	r1, #1
   15e34:	ldr	r2, [sp, #80]	; 0x50
   15e38:	mov	r3, r0
   15e3c:	mov	r0, r4
   15e40:	ldr	r3, [r3]
   15e44:	bl	12b94 <__fprintf_chk@plt>
   15e48:	b	15a44 <main@@Base+0x2d8c>
   15e4c:	movw	r3, #44144	; 0xac70
   15e50:	movt	r3, #3
   15e54:	ldr	r3, [r8, r3]
   15e58:	cmp	r3, #0
   15e5c:	bne	1571c <main@@Base+0x2a64>
   15e60:	ldr	r0, [r8, #44]	; 0x2c
   15e64:	cmp	r0, #0
   15e68:	bne	15edc <main@@Base+0x3224>
   15e6c:	mov	r0, #100	; 0x64
   15e70:	bl	1b59c <deg_to_str@@Base+0x490>
   15e74:	b	15e6c <main@@Base+0x31b4>
   15e78:	cmp	r0, #82	; 0x52
   15e7c:	bne	15a44 <main@@Base+0x2d8c>
   15e80:	ldr	r3, [r8, #36]	; 0x24
   15e84:	cmp	r3, #0
   15e88:	beq	15eac <main@@Base+0x31f4>
   15e8c:	ldr	r3, [pc, #548]	; 160b8 <main@@Base+0x3400>
   15e90:	mov	r1, #1
   15e94:	ldr	r0, [pc, #700]	; 16158 <main@@Base+0x34a0>
   15e98:	mov	r2, #20
   15e9c:	ldr	r3, [r7, r3]
   15ea0:	add	r0, pc, r0
   15ea4:	ldr	r3, [r3]
   15ea8:	bl	12a08 <fwrite@plt>
   15eac:	ldr	r0, [r8, #640]	; 0x280
   15eb0:	mov	r1, #2
   15eb4:	b	15b1c <main@@Base+0x2e64>
   15eb8:	ldr	r3, [pc, #504]	; 160b8 <main@@Base+0x3400>
   15ebc:	mov	r1, #1
   15ec0:	ldr	r0, [pc, #660]	; 1615c <main@@Base+0x34a4>
   15ec4:	mov	r2, #17
   15ec8:	ldr	r3, [r7, r3]
   15ecc:	add	r0, pc, r0
   15ed0:	ldr	r3, [r3]
   15ed4:	bl	12a08 <fwrite@plt>
   15ed8:	b	15b14 <main@@Base+0x2e5c>
   15edc:	bl	1b59c <deg_to_str@@Base+0x490>
   15ee0:	b	1495c <main@@Base+0x1ca4>
   15ee4:	ldr	r7, [sp, #52]	; 0x34
   15ee8:	mov	r9, sl
   15eec:	ldr	r6, [sp, #48]	; 0x30
   15ef0:	bl	12b64 <mmal_component_enable@plt>
   15ef4:	cmp	r0, #0
   15ef8:	beq	15f50 <main@@Base+0x3298>
   15efc:	ldr	ip, [sp, #32]
   15f00:	ldr	r3, [ip]
   15f04:	cmp	r3, #1
   15f08:	bls	14dbc <main@@Base+0x2104>
   15f0c:	ldr	r2, [pc, #588]	; 16160 <main@@Base+0x34a8>
   15f10:	mov	r0, ip
   15f14:	mov	r1, #2
   15f18:	add	r2, pc, r2
   15f1c:	bl	12858 <vcos_log_impl@plt>
   15f20:	b	14dbc <main@@Base+0x2104>
   15f24:	ldr	ip, [sp, #32]
   15f28:	ldr	r3, [ip]
   15f2c:	cmp	r3, #1
   15f30:	bls	147e8 <main@@Base+0x1b30>
   15f34:	ldr	r2, [pc, #552]	; 16164 <main@@Base+0x34ac>
   15f38:	mov	r0, ip
   15f3c:	ldr	r3, [r5, #4]
   15f40:	mov	r1, #2
   15f44:	add	r2, pc, r2
   15f48:	bl	12858 <vcos_log_impl@plt>
   15f4c:	b	147e8 <main@@Base+0x1b30>
   15f50:	add	lr, sp, #240640	; 0x3ac00
   15f54:	add	lr, lr, #528	; 0x210
   15f58:	ldr	r3, [lr, r4]
   15f5c:	ldr	r3, [r3, #32]
   15f60:	ldr	r4, [r3]
   15f64:	mov	r0, r4
   15f68:	ldr	r1, [r4, #44]	; 0x2c
   15f6c:	ldr	r2, [r4, #48]	; 0x30
   15f70:	bl	1290c <mmal_port_pool_create@plt>
   15f74:	subs	r5, r0, #0
   15f78:	beq	15fec <main@@Base+0x3334>
   15f7c:	add	lr, sp, #240640	; 0x3ac00
   15f80:	movw	r3, #21096	; 0x5268
   15f84:	add	lr, lr, #528	; 0x210
   15f88:	movt	r3, #65532	; 0xfffc
   15f8c:	ldr	r2, [r8, #36]	; 0x24
   15f90:	ldr	r3, [lr, r3]
   15f94:	cmp	r2, #0
   15f98:	str	r5, [r8, #664]	; 0x298
   15f9c:	str	r3, [r8, #644]	; 0x284
   15fa0:	beq	14844 <main@@Base+0x1b8c>
   15fa4:	ldr	r3, [pc, #268]	; 160b8 <main@@Base+0x3400>
   15fa8:	mov	r1, #1
   15fac:	ldr	r0, [pc, #436]	; 16168 <main@@Base+0x34b0>
   15fb0:	mov	r2, #24
   15fb4:	ldr	r3, [r7, r3]
   15fb8:	add	r0, pc, r0
   15fbc:	ldr	r3, [r3]
   15fc0:	bl	12a08 <fwrite@plt>
   15fc4:	b	14844 <main@@Base+0x1b8c>
   15fc8:	ldr	r3, [pc, #232]	; 160b8 <main@@Base+0x3400>
   15fcc:	mov	r1, #1
   15fd0:	ldr	r0, [pc, #404]	; 1616c <main@@Base+0x34b4>
   15fd4:	mov	r2, #21
   15fd8:	ldr	r3, [r7, r3]
   15fdc:	add	r0, pc, r0
   15fe0:	ldr	r3, [r3]
   15fe4:	bl	12a08 <fwrite@plt>
   15fe8:	b	1552c <main@@Base+0x2874>
   15fec:	ldr	ip, [sp, #32]
   15ff0:	ldr	r3, [ip]
   15ff4:	cmp	r3, #1
   15ff8:	bls	15f7c <main@@Base+0x32c4>
   15ffc:	ldr	r2, [pc, #364]	; 16170 <main@@Base+0x34b8>
   16000:	mov	r0, ip
   16004:	ldr	r3, [r4, #4]
   16008:	mov	r1, #2
   1600c:	add	r2, pc, r2
   16010:	bl	12858 <vcos_log_impl@plt>
   16014:	b	15f7c <main@@Base+0x32c4>
   16018:	ldr	ip, [sp, #32]
   1601c:	ldr	r3, [ip]
   16020:	cmp	r3, #1
   16024:	bls	14a54 <main@@Base+0x1d9c>
   16028:	vmov	s11, r4
   1602c:	vldr	d7, [pc, #100]	; 16098 <main@@Base+0x33e0>
   16030:	ldr	r3, [pc, #316]	; 16174 <main@@Base+0x34bc>
   16034:	mov	r0, ip
   16038:	vcvt.f64.s32	d6, s11
   1603c:	str	r2, [sp]
   16040:	ldr	r2, [pc, #304]	; 16178 <main@@Base+0x34c0>
   16044:	add	r3, pc, r3
   16048:	mov	r1, #2
   1604c:	add	r3, r3, #152	; 0x98
   16050:	add	r2, pc, r2
   16054:	vdiv.f64	d7, d6, d7
   16058:	vstr	d7, [sp, #8]
   1605c:	bl	12858 <vcos_log_impl@plt>
   16060:	b	14a54 <main@@Base+0x1d9c>
   16064:	ldr	ip, [sp, #32]
   16068:	ldr	r3, [ip]
   1606c:	cmp	r3, #1
   16070:	bls	14a54 <main@@Base+0x1d9c>
   16074:	ldr	r3, [pc, #256]	; 1617c <main@@Base+0x34c4>
   16078:	mov	r0, ip
   1607c:	ldr	r2, [pc, #252]	; 16180 <main@@Base+0x34c8>
   16080:	mov	r1, #2
   16084:	add	r3, pc, r3
   16088:	add	r2, pc, r2
   1608c:	add	r3, r3, #152	; 0x98
   16090:	bl	12858 <vcos_log_impl@plt>
   16094:	b	14a54 <main@@Base+0x1d9c>
   16098:	andeq	r0, r0, r0
   1609c:	smlawbmi	lr, r0, r4, r8
   160a0:	andeq	sl, r0, r0, asr #8
   160a4:	andeq	fp, r0, ip, lsr #18
   160a8:	andeq	r7, r0, r8, asr #32
   160ac:	strdeq	fp, [r0], -r8
   160b0:	andeq	fp, r0, ip, lsl #16
   160b4:	strdeq	fp, [r0], -ip
   160b8:	muleq	r0, r4, r1
   160bc:	andeq	fp, r0, r8, asr r6
   160c0:	andeq	fp, r0, r4, asr #6
   160c4:			; <UNDEFINED> instruction: 0x0000b2bc
   160c8:			; <UNDEFINED> instruction: 0x0000b3bc
   160cc:	andeq	sl, r0, r4, lsr #1
   160d0:	ldrdeq	fp, [r0], -ip
   160d4:	strdeq	fp, [r0], -ip
   160d8:	andeq	fp, r0, r4, lsl #9
   160dc:	andeq	fp, r0, ip, asr #8
   160e0:	strdeq	fp, [r0], -r0
   160e4:	andeq	r9, r0, ip, lsr pc
   160e8:	andeq	fp, r0, r4, asr #9
   160ec:	ldrdeq	fp, [r0], -r8
   160f0:	strdeq	fp, [r0], -ip
   160f4:	andeq	fp, r0, r4, lsr r5
   160f8:	andeq	fp, r0, ip, lsl #11
   160fc:	andeq	fp, r0, ip, asr r5
   16100:	strdeq	ip, [r1], -r0
   16104:	andeq	fp, r0, r0, ror #10
   16108:	ldrdeq	ip, [r1], -r8
   1610c:	andeq	fp, r0, r4, lsl #12
   16110:	ldrdeq	fp, [r0], -ip
   16114:	andeq	fp, r0, r0, lsl #9
   16118:	andeq	fp, r0, r4, ror #8
   1611c:			; <UNDEFINED> instruction: 0x0000a4bc
   16120:	andeq	sl, r0, r0, lsl #8
   16124:	andeq	fp, r0, r0, ror r2
   16128:	andeq	r0, r0, r0, lsr #3
   1612c:	andeq	sl, r0, r0, lsl #6
   16130:	andeq	fp, r0, r4, lsr #3
   16134:			; <UNDEFINED> instruction: 0x0000a2b4
   16138:	andeq	sl, r0, r4, asr #24
   1613c:	andeq	sl, r0, r0, ror #24
   16140:	andeq	r9, r0, ip, lsr #17
   16144:	andeq	sl, r0, r8, lsr sp
   16148:	ldrdeq	sl, [r0], -r4
   1614c:			; <UNDEFINED> instruction: 0x0000acb8
   16150:	andeq	sl, r0, r8, asr #18
   16154:	andeq	sl, r0, ip, lsl #19
   16158:	andeq	sl, r0, r0, lsr #30
   1615c:	andeq	sl, r0, ip, asr #29
   16160:	andeq	sl, r0, r4, lsl #17
   16164:	andeq	sl, r0, r0, asr #13
   16168:	andeq	sl, r0, ip, asr #16
   1616c:	andeq	sl, r0, ip, ror #24
   16170:			; <UNDEFINED> instruction: 0x0000a7b8
   16174:	andeq	r9, r0, r0, asr r5
   16178:	andeq	sl, r0, r0, ror fp
   1617c:	andeq	r9, r0, r0, lsl r5
   16180:	strdeq	sl, [r0], -r4
   16184:	andeq	sl, r0, r8, lsl #6
   16188:	andeq	sl, r0, ip, ror #5
   1618c:	ldrdeq	sl, [r0], -r0
   16190:	andeq	sl, r0, r4, lsl #5
   16194:	andeq	sl, r0, r4, ror r2
   16198:	andeq	sl, r0, r4, ror r0
   1619c:	andeq	sl, r0, r4, lsr #32
   161a0:	mov	r1, #42	; 0x2a
   161a4:	mov	r0, r5
   161a8:	movt	r1, #2
   161ac:	ldr	r2, [r8, #68]	; 0x44
   161b0:	bl	12c9c <mmal_port_parameter_set_boolean@plt>
   161b4:	cmp	r0, #0
   161b8:	beq	161e0 <main@@Base+0x3528>
   161bc:	ldr	ip, [sp, #32]
   161c0:	ldr	r3, [ip]
   161c4:	cmp	r3, #1
   161c8:	bls	161e0 <main@@Base+0x3528>
   161cc:	ldr	r2, [pc, #-80]	; 16184 <main@@Base+0x34cc>
   161d0:	mov	r0, ip
   161d4:	mov	r1, #2
   161d8:	add	r2, pc, r2
   161dc:	bl	12858 <vcos_log_impl@plt>
   161e0:	movw	r3, #44220	; 0xacbc
   161e4:	movt	r3, #3
   161e8:	mov	r1, #48	; 0x30
   161ec:	mov	r0, r5
   161f0:	ldr	r2, [r8, r3]
   161f4:	movt	r1, #2
   161f8:	bl	12c9c <mmal_port_parameter_set_boolean@plt>
   161fc:	cmp	r0, #0
   16200:	beq	16228 <main@@Base+0x3570>
   16204:	ldr	ip, [sp, #32]
   16208:	ldr	r3, [ip]
   1620c:	cmp	r3, #1
   16210:	bls	16228 <main@@Base+0x3570>
   16214:	ldr	r2, [pc, #-148]	; 16188 <main@@Base+0x34d0>
   16218:	mov	r0, ip
   1621c:	mov	r1, #2
   16220:	add	r2, pc, r2
   16224:	bl	12858 <vcos_log_impl@plt>
   16228:	movw	r3, #44164	; 0xac84
   1622c:	movt	r3, #3
   16230:	mov	r1, #44	; 0x2c
   16234:	mov	r0, r5
   16238:	ldr	r2, [r8, r3]
   1623c:	movt	r1, #2
   16240:	bl	12c9c <mmal_port_parameter_set_boolean@plt>
   16244:	cmp	r0, #0
   16248:	beq	16270 <main@@Base+0x35b8>
   1624c:	ldr	ip, [sp, #32]
   16250:	ldr	r3, [ip]
   16254:	cmp	r3, #1
   16258:	bls	16270 <main@@Base+0x35b8>
   1625c:	ldr	r2, [pc, #-216]	; 1618c <main@@Base+0x34d4>
   16260:	mov	r0, ip
   16264:	mov	r1, #2
   16268:	add	r2, pc, r2
   1626c:	bl	12858 <vcos_log_impl@plt>
   16270:	movw	r3, #44184	; 0xac98
   16274:	movt	r3, #3
   16278:	ldr	r3, [r8, r3]
   1627c:	cmn	r3, #1
   16280:	beq	14444 <main@@Base+0x178c>
   16284:	mov	r3, #28
   16288:	add	lr, sp, #240640	; 0x3ac00
   1628c:	str	r3, [r9, #4]
   16290:	sub	r9, r6, #408	; 0x198
   16294:	add	lr, lr, #528	; 0x210
   16298:	movw	r3, #21096	; 0x5268
   1629c:	movt	r3, #65532	; 0xfffc
   162a0:	mov	r0, r5
   162a4:	mov	r1, r9
   162a8:	mov	r2, #12
   162ac:	movt	r2, #2
   162b0:	str	r2, [lr, r3]
   162b4:	bl	12c3c <mmal_port_parameter_get@plt>
   162b8:	cmp	r0, #0
   162bc:	beq	162f8 <main@@Base+0x3640>
   162c0:	ldr	ip, [sp, #32]
   162c4:	ldr	r3, [ip]
   162c8:	cmp	r3, #2
   162cc:	bls	162e4 <main@@Base+0x362c>
   162d0:	ldr	r2, [pc, #-328]	; 16190 <main@@Base+0x34d8>
   162d4:	mov	r0, ip
   162d8:	mov	r1, #3
   162dc:	add	r2, pc, r2
   162e0:	bl	12858 <vcos_log_impl@plt>
   162e4:	mov	r3, #0
   162e8:	str	r3, [r9, #24]
   162ec:	str	r3, [r9, #20]
   162f0:	str	r3, [r9, #16]
   162f4:	str	r3, [r9, #12]
   162f8:	movw	r3, #44184	; 0xac98
   162fc:	movt	r3, #3
   16300:	mov	r0, r5
   16304:	ldr	r3, [r8, r3]
   16308:	str	r3, [r9, #8]
   1630c:	sub	r9, r6, #408	; 0x198
   16310:	mov	r1, r9
   16314:	bl	12b28 <mmal_port_parameter_set@plt>
   16318:	cmp	r0, #0
   1631c:	beq	14444 <main@@Base+0x178c>
   16320:	ldr	ip, [sp, #32]
   16324:	ldr	r3, [ip]
   16328:	cmp	r3, #1
   1632c:	bls	14224 <main@@Base+0x156c>
   16330:	ldr	r2, [pc, #-420]	; 16194 <main@@Base+0x34dc>
   16334:	mov	r0, ip
   16338:	mov	r1, #2
   1633c:	add	r2, pc, r2
   16340:	bl	12858 <vcos_log_impl@plt>
   16344:	b	14224 <main@@Base+0x156c>
   16348:	ldr	r1, [r8, #64]	; 0x40
   1634c:	add	lr, sp, #240640	; 0x3ac00
   16350:	add	lr, lr, #528	; 0x210
   16354:	movw	r3, #21084	; 0x525c
   16358:	movt	r3, #65532	; 0xfffc
   1635c:	mov	r0, r5
   16360:	str	r1, [fp, #8]
   16364:	sub	r1, r6, #420	; 0x1a4
   16368:	str	sl, [fp, #4]
   1636c:	mov	r2, #16
   16370:	movt	r2, #2
   16374:	str	r2, [lr, r3]
   16378:	bl	12b28 <mmal_port_parameter_set@plt>
   1637c:	cmp	r0, #0
   16380:	beq	163ac <main@@Base+0x36f4>
   16384:	ldr	ip, [sp, #32]
   16388:	ldr	r3, [ip]
   1638c:	cmp	r3, #1
   16390:	bls	14224 <main@@Base+0x156c>
   16394:	ldr	r2, [pc, #-516]	; 16198 <main@@Base+0x34e0>
   16398:	mov	r0, ip
   1639c:	mov	r1, #2
   163a0:	add	r2, pc, r2
   163a4:	bl	12858 <vcos_log_impl@plt>
   163a8:	b	14224 <main@@Base+0x156c>
   163ac:	ldr	r1, [r8, #64]	; 0x40
   163b0:	add	lr, sp, #240640	; 0x3ac00
   163b4:	str	sl, [r9, #4]
   163b8:	add	lr, lr, #528	; 0x210
   163bc:	movw	r3, #21096	; 0x5268
   163c0:	movt	r3, #65532	; 0xfffc
   163c4:	str	r1, [r9, #8]
   163c8:	sub	r9, r6, #408	; 0x198
   163cc:	mov	r0, r5
   163d0:	mov	r2, #17
   163d4:	mov	r1, r9
   163d8:	movt	r2, #2
   163dc:	str	r2, [lr, r3]
   163e0:	bl	12b28 <mmal_port_parameter_set@plt>
   163e4:	cmp	r0, #0
   163e8:	beq	16414 <main@@Base+0x375c>
   163ec:	ldr	ip, [sp, #32]
   163f0:	ldr	r3, [ip]
   163f4:	cmp	r3, #1
   163f8:	bls	14224 <main@@Base+0x156c>
   163fc:	ldr	r2, [pc, #-616]	; 1619c <main@@Base+0x34e4>
   16400:	mov	r0, ip
   16404:	mov	r1, #2
   16408:	add	r2, pc, r2
   1640c:	bl	12858 <vcos_log_impl@plt>
   16410:	b	14224 <main@@Base+0x156c>
   16414:	ldr	r2, [r8, #48]	; 0x30
   16418:	movw	r3, #12872	; 0x3248
   1641c:	movt	r3, #13366	; 0x3436
   16420:	cmp	r2, r3
   16424:	beq	1466c <main@@Base+0x19b4>
   16428:	b	143f0 <main@@Base+0x1738>

0001642c <_start@@Base>:
   1642c:	mov	fp, #0
   16430:	mov	lr, #0
   16434:	pop	{r1}		; (ldr r1, [sp], #4)
   16438:	mov	r2, sp
   1643c:	push	{r2}		; (str r2, [sp, #-4]!)
   16440:	push	{r0}		; (str r0, [sp, #-4]!)
   16444:	ldr	ip, [pc, #16]	; 1645c <_start@@Base+0x30>
   16448:	push	{ip}		; (str ip, [sp, #-4]!)
   1644c:	ldr	r0, [pc, #12]	; 16460 <_start@@Base+0x34>
   16450:	ldr	r3, [pc, #12]	; 16464 <_start@@Base+0x38>
   16454:	bl	12a68 <__libc_start_main@plt>
   16458:	bl	12c6c <abort@plt>
   1645c:	andeq	sp, r1, r0, lsr sl
   16460:			; <UNDEFINED> instruction: 0x00012cb8
   16464:	andeq	sp, r1, ip, asr #19
   16468:	ldr	r3, [pc, #20]	; 16484 <_start@@Base+0x58>
   1646c:	ldr	r2, [pc, #20]	; 16488 <_start@@Base+0x5c>
   16470:	add	r3, pc, r3
   16474:	ldr	r2, [r3, r2]
   16478:	cmp	r2, #0
   1647c:	bxeq	lr
   16480:	b	12abc <__gmon_start__@plt>
   16484:	andeq	fp, r1, r8, lsl #23
   16488:	muleq	r0, r8, r1
   1648c:	push	{r3, lr}
   16490:	movw	r0, #10652	; 0x299c
   16494:	ldr	r3, [pc, #36]	; 164c0 <_start@@Base+0x94>
   16498:	movt	r0, #3
   1649c:	rsb	r3, r0, r3
   164a0:	cmp	r3, #6
   164a4:	popls	{r3, pc}
   164a8:	movw	r3, #0
   164ac:	movt	r3, #0
   164b0:	cmp	r3, #0
   164b4:	popeq	{r3, pc}
   164b8:	blx	r3
   164bc:	pop	{r3, pc}
   164c0:	muleq	r3, pc, r9	; <UNPREDICTABLE>
   164c4:	push	{r3, lr}
   164c8:	movw	r0, #10652	; 0x299c
   164cc:	movw	r3, #10652	; 0x299c
   164d0:	movt	r0, #3
   164d4:	movt	r3, #3
   164d8:	rsb	r3, r0, r3
   164dc:	asr	r3, r3, #2
   164e0:	add	r3, r3, r3, lsr #31
   164e4:	asrs	r1, r3, #1
   164e8:	popeq	{r3, pc}
   164ec:	movw	r2, #0
   164f0:	movt	r2, #0
   164f4:	cmp	r2, #0
   164f8:	popeq	{r3, pc}
   164fc:	blx	r2
   16500:	pop	{r3, pc}
   16504:	push	{r4, lr}
   16508:	movw	r4, #10656	; 0x29a0
   1650c:	movt	r4, #3
   16510:	ldrb	r3, [r4]
   16514:	cmp	r3, #0
   16518:	popne	{r4, pc}
   1651c:	bl	1648c <_start@@Base+0x60>
   16520:	mov	r3, #1
   16524:	strb	r3, [r4]
   16528:	pop	{r4, pc}
   1652c:	movw	r0, #7812	; 0x1e84
   16530:	movt	r0, #3
   16534:	push	{r3, lr}
   16538:	ldr	r3, [r0]
   1653c:	cmp	r3, #0
   16540:	beq	16558 <_start@@Base+0x12c>
   16544:	movw	r3, #0
   16548:	movt	r3, #0
   1654c:	cmp	r3, #0
   16550:	beq	16558 <_start@@Base+0x12c>
   16554:	blx	r3
   16558:	pop	{r3, lr}
   1655c:	b	164c4 <_start@@Base+0x98>
   16560:	ldr	r3, [pc, #80]	; 165b8 <_start@@Base+0x18c>
   16564:	movw	ip, #31073	; 0x7961
   16568:	movt	ip, #65534	; 0xfffe
   1656c:	add	r3, pc, r3
   16570:	ldr	r3, [r3]
   16574:	cmp	r3, ip
   16578:	rsbeq	r3, r2, r0
   1657c:	add	r3, r2, r3
   16580:	cmp	r3, r1
   16584:	ble	165a4 <_start@@Base+0x178>
   16588:	ldr	r2, [pc, #44]	; 165bc <_start@@Base+0x190>
   1658c:	mov	r0, #0
   16590:	movw	r3, #31073	; 0x7961
   16594:	movt	r3, #65534	; 0xfffe
   16598:	add	r2, pc, r2
   1659c:	str	r3, [r2]
   165a0:	bx	lr
   165a4:	ldr	r2, [pc, #20]	; 165c0 <_start@@Base+0x194>
   165a8:	mov	r0, #1
   165ac:	add	r2, pc, r2
   165b0:	str	r3, [r2]
   165b4:	bx	lr
   165b8:	andeq	fp, r1, r0, asr #24
   165bc:	andeq	fp, r1, r4, lsl ip
   165c0:	andeq	fp, r1, r0, lsl #24

000165c4 <imagefx_mode_from_string@@Base>:
   165c4:	ldr	r1, [pc, #88]	; 16624 <imagefx_mode_from_string@@Base+0x60>
   165c8:	mov	r2, #20
   165cc:	push	{r4, lr}
   165d0:	add	r1, pc, r1
   165d4:	mov	r4, r0
   165d8:	bl	19230 <raspicli_map_xref@@Base>
   165dc:	ldr	r2, [pc, #68]	; 16628 <imagefx_mode_from_string@@Base+0x64>
   165e0:	add	r2, pc, r2
   165e4:	cmn	r0, #1
   165e8:	popne	{r4, pc}
   165ec:	ldr	r3, [pc, #56]	; 1662c <imagefx_mode_from_string@@Base+0x68>
   165f0:	ldr	r0, [r2, r3]
   165f4:	ldr	r3, [r0]
   165f8:	cmp	r3, #1
   165fc:	bls	1661c <imagefx_mode_from_string@@Base+0x58>
   16600:	ldr	r2, [pc, #40]	; 16630 <imagefx_mode_from_string@@Base+0x6c>
   16604:	mov	r3, r4
   16608:	mov	r1, #2
   1660c:	add	r2, pc, r2
   16610:	bl	12858 <vcos_log_impl@plt>
   16614:	mov	r0, #0
   16618:	pop	{r4, pc}
   1661c:	mov	r0, #0
   16620:	pop	{r4, pc}
   16624:	andeq	fp, r1, r0, ror #23
   16628:	andeq	fp, r1, r8, lsl sl
   1662c:	andeq	r0, r0, ip, lsl #3
   16630:	andeq	r7, r0, ip, ror #9

00016634 <raspicamcontrol_parse_cmdline@@Base>:
   16634:	push	{r4, r5, r6, r7, lr}
   16638:	cmp	r1, #0
   1663c:	ldr	r4, [pc, #1284]	; 16b48 <raspicamcontrol_parse_cmdline@@Base+0x514>
   16640:	sub	sp, sp, #68	; 0x44
   16644:	ldr	ip, [pc, #1280]	; 16b4c <raspicamcontrol_parse_cmdline@@Base+0x518>
   16648:	mov	r7, r0
   1664c:	add	r4, pc, r4
   16650:	mov	r6, r2
   16654:	ldr	r5, [r4, ip]
   16658:	ldr	ip, [r5]
   1665c:	str	ip, [sp, #60]	; 0x3c
   16660:	beq	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   16664:	ldr	r0, [pc, #1252]	; 16b50 <raspicamcontrol_parse_cmdline@@Base+0x51c>
   16668:	mov	r2, r1
   1666c:	add	r3, sp, #20
   16670:	mov	r1, #29
   16674:	add	r0, pc, r0
   16678:	add	r0, r0, #160	; 0xa0
   1667c:	bl	19000 <raspicli_get_command_id@@Base>
   16680:	cmn	r0, #1
   16684:	beq	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   16688:	ldr	r3, [sp, #20]
   1668c:	cmp	r3, #0
   16690:	ble	1669c <raspicamcontrol_parse_cmdline@@Base+0x68>
   16694:	cmp	r6, #0
   16698:	beq	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   1669c:	cmp	r0, #28
   166a0:	addls	pc, pc, r0, lsl #2
   166a4:	b	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   166a8:	b	16c6c <raspicamcontrol_parse_cmdline@@Base+0x638>
   166ac:	b	16c50 <raspicamcontrol_parse_cmdline@@Base+0x61c>
   166b0:	b	16c88 <raspicamcontrol_parse_cmdline@@Base+0x654>
   166b4:	b	16bf0 <raspicamcontrol_parse_cmdline@@Base+0x5bc>
   166b8:	b	16c18 <raspicamcontrol_parse_cmdline@@Base+0x5e4>
   166bc:	b	16c0c <raspicamcontrol_parse_cmdline@@Base+0x5d8>
   166c0:	b	16c34 <raspicamcontrol_parse_cmdline@@Base+0x600>
   166c4:	b	16bc4 <raspicamcontrol_parse_cmdline@@Base+0x590>
   166c8:	b	16b14 <raspicamcontrol_parse_cmdline@@Base+0x4e0>
   166cc:	b	16b00 <raspicamcontrol_parse_cmdline@@Base+0x4cc>
   166d0:	b	16ad8 <raspicamcontrol_parse_cmdline@@Base+0x4a4>
   166d4:	b	16aac <raspicamcontrol_parse_cmdline@@Base+0x478>
   166d8:	b	16a90 <raspicamcontrol_parse_cmdline@@Base+0x45c>
   166dc:	b	16a84 <raspicamcontrol_parse_cmdline@@Base+0x450>
   166e0:	b	16a78 <raspicamcontrol_parse_cmdline@@Base+0x444>
   166e4:	b	169b8 <raspicamcontrol_parse_cmdline@@Base+0x384>
   166e8:	b	1699c <raspicamcontrol_parse_cmdline@@Base+0x368>
   166ec:	b	16940 <raspicamcontrol_parse_cmdline@@Base+0x30c>
   166f0:	b	16914 <raspicamcontrol_parse_cmdline@@Base+0x2e0>
   166f4:	b	16908 <raspicamcontrol_parse_cmdline@@Base+0x2d4>
   166f8:	b	16874 <raspicamcontrol_parse_cmdline@@Base+0x240>
   166fc:	b	16848 <raspicamcontrol_parse_cmdline@@Base+0x214>
   16700:	b	1683c <raspicamcontrol_parse_cmdline@@Base+0x208>
   16704:	b	16830 <raspicamcontrol_parse_cmdline@@Base+0x1fc>
   16708:	b	167f4 <raspicamcontrol_parse_cmdline@@Base+0x1c0>
   1670c:	b	167c8 <raspicamcontrol_parse_cmdline@@Base+0x194>
   16710:	b	16788 <raspicamcontrol_parse_cmdline@@Base+0x154>
   16714:	b	16748 <raspicamcontrol_parse_cmdline@@Base+0x114>
   16718:	b	1673c <raspicamcontrol_parse_cmdline@@Base+0x108>
   1671c:	mov	r3, #0
   16720:	ldr	r2, [sp, #60]	; 0x3c
   16724:	mov	r0, r3
   16728:	ldr	r3, [r5]
   1672c:	cmp	r2, r3
   16730:	bne	16dfc <raspicamcontrol_parse_cmdline@@Base+0x7c8>
   16734:	add	sp, sp, #68	; 0x44
   16738:	pop	{r4, r5, r6, r7, pc}
   1673c:	mov	r3, #1
   16740:	str	r3, [r7, #476]	; 0x1dc
   16744:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16748:	ldr	r1, [pc, #1028]	; 16b54 <raspicamcontrol_parse_cmdline@@Base+0x520>
   1674c:	mov	r0, r6
   16750:	add	r2, sp, #48	; 0x30
   16754:	add	r1, pc, r1
   16758:	bl	12bf4 <sscanf@plt>
   1675c:	cmp	r0, #1
   16760:	bne	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   16764:	vldr	d7, [sp, #48]	; 0x30
   16768:	vldr	d6, [pc, #976]	; 16b40 <raspicamcontrol_parse_cmdline@@Base+0x50c>
   1676c:	vcmpe.f64	d7, d6
   16770:	vmrs	APSR_nzcv, fpscr
   16774:	bgt	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   16778:	vcvt.f32.f64	s14, d7
   1677c:	mov	r3, #2
   16780:	vstr	s14, [r7, #472]	; 0x1d8
   16784:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16788:	ldr	r1, [pc, #968]	; 16b58 <raspicamcontrol_parse_cmdline@@Base+0x524>
   1678c:	mov	r0, r6
   16790:	add	r2, sp, #48	; 0x30
   16794:	add	r1, pc, r1
   16798:	bl	12bf4 <sscanf@plt>
   1679c:	cmp	r0, #1
   167a0:	bne	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   167a4:	vmov.f64	d6, #48	; 0x41800000  16.0
   167a8:	vldr	d7, [sp, #48]	; 0x30
   167ac:	vcmpe.f64	d7, d6
   167b0:	vmrs	APSR_nzcv, fpscr
   167b4:	bgt	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   167b8:	vcvt.f32.f64	s14, d7
   167bc:	mov	r3, #2
   167c0:	vstr	s14, [r7, #468]	; 0x1d4
   167c4:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   167c8:	ldr	r1, [pc, #908]	; 16b5c <raspicamcontrol_parse_cmdline@@Base+0x528>
   167cc:	mov	r0, r6
   167d0:	mov	r2, #4
   167d4:	add	r1, pc, r1
   167d8:	add	r1, r1, #844	; 0x34c
   167dc:	bl	19230 <raspicli_map_xref@@Base>
   167e0:	cmn	r0, #1
   167e4:	beq	16db4 <raspicamcontrol_parse_cmdline@@Base+0x780>
   167e8:	str	r0, [r7, #96]	; 0x60
   167ec:	mov	r3, #2
   167f0:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   167f4:	ldr	r1, [pc, #868]	; 16b60 <raspicamcontrol_parse_cmdline@@Base+0x52c>
   167f8:	add	r2, r7, #432	; 0x1b0
   167fc:	add	r3, r7, #436	; 0x1b4
   16800:	mov	r0, r6
   16804:	stm	sp, {r2, r3}
   16808:	add	r1, pc, r1
   1680c:	add	r2, r7, #440	; 0x1b8
   16810:	add	r3, r7, #444	; 0x1bc
   16814:	str	r2, [sp, #8]
   16818:	add	r2, r7, #424	; 0x1a8
   1681c:	str	r3, [sp, #12]
   16820:	add	r3, r7, #428	; 0x1ac
   16824:	bl	12bf4 <sscanf@plt>
   16828:	mov	r3, #2
   1682c:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16830:	mov	r3, #1
   16834:	str	r3, [r7, #464]	; 0x1d0
   16838:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   1683c:	mov	r3, #1
   16840:	str	r3, [r7, #460]	; 0x1cc
   16844:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16848:	ldr	r1, [pc, #788]	; 16b64 <raspicamcontrol_parse_cmdline@@Base+0x530>
   1684c:	mov	r0, r6
   16850:	mov	r2, #3
   16854:	add	r1, pc, r1
   16858:	add	r1, r1, #1020	; 0x3fc
   1685c:	bl	19230 <raspicli_map_xref@@Base>
   16860:	cmn	r0, #1
   16864:	beq	16d80 <raspicamcontrol_parse_cmdline@@Base+0x74c>
   16868:	str	r0, [r7, #456]	; 0x1c8
   1686c:	mov	r3, #2
   16870:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16874:	ldr	r1, [pc, #748]	; 16b68 <raspicamcontrol_parse_cmdline@@Base+0x534>
   16878:	mov	r0, r6
   1687c:	add	r2, sp, #48	; 0x30
   16880:	add	r3, sp, #40	; 0x28
   16884:	add	r1, pc, r1
   16888:	bl	12bf4 <sscanf@plt>
   1688c:	cmp	r0, #1
   16890:	beq	16de8 <raspicamcontrol_parse_cmdline@@Base+0x7b4>
   16894:	ldr	r3, [r7, #164]	; 0xa4
   16898:	add	r1, r7, #168	; 0xa8
   1689c:	add	r2, r6, #1
   168a0:	orr	r3, r3, #1
   168a4:	str	r3, [r7, #164]	; 0xa4
   168a8:	ldrb	r3, [r6]
   168ac:	cmp	r3, #0
   168b0:	beq	16ca4 <raspicamcontrol_parse_cmdline@@Base+0x670>
   168b4:	add	r7, r7, #420	; 0x1a4
   168b8:	add	r7, r7, #3
   168bc:	b	168e4 <raspicamcontrol_parse_cmdline@@Base+0x2b0>
   168c0:	strb	r3, [r1], #1
   168c4:	add	r0, r2, #1
   168c8:	ldrb	r3, [r2]
   168cc:	cmp	r3, #0
   168d0:	beq	16ca4 <raspicamcontrol_parse_cmdline@@Base+0x670>
   168d4:	cmp	r1, r7
   168d8:	beq	16ca4 <raspicamcontrol_parse_cmdline@@Base+0x670>
   168dc:	mov	r6, r2
   168e0:	mov	r2, r0
   168e4:	cmp	r3, #92	; 0x5c
   168e8:	bne	168c0 <raspicamcontrol_parse_cmdline@@Base+0x28c>
   168ec:	ldrb	r0, [r6, #1]
   168f0:	cmp	r0, #0
   168f4:	beq	168c0 <raspicamcontrol_parse_cmdline@@Base+0x28c>
   168f8:	cmp	r0, #110	; 0x6e
   168fc:	addeq	r2, r6, #2
   16900:	moveq	r3, #10
   16904:	b	168c0 <raspicamcontrol_parse_cmdline@@Base+0x28c>
   16908:	mov	r3, #1
   1690c:	str	r3, [r7, #160]	; 0xa0
   16910:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16914:	ldr	r1, [pc, #592]	; 16b6c <raspicamcontrol_parse_cmdline@@Base+0x538>
   16918:	mov	r0, r6
   1691c:	mov	r2, #4
   16920:	add	r1, pc, r1
   16924:	add	r1, r1, #988	; 0x3dc
   16928:	bl	19230 <raspicli_map_xref@@Base>
   1692c:	cmn	r0, #1
   16930:	beq	16ce4 <raspicamcontrol_parse_cmdline@@Base+0x6b0>
   16934:	str	r0, [r7, #156]	; 0x9c
   16938:	mov	r3, #2
   1693c:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16940:	ldr	r1, [pc, #552]	; 16b70 <raspicamcontrol_parse_cmdline@@Base+0x53c>
   16944:	mov	r0, r6
   16948:	add	r2, sp, #40	; 0x28
   1694c:	add	r3, sp, #48	; 0x30
   16950:	add	r1, pc, r1
   16954:	bl	12bf4 <sscanf@plt>
   16958:	cmp	r0, #2
   1695c:	bne	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   16960:	vmov.f64	d7, #32	; 0x41000000  8.0
   16964:	vldr	d6, [sp, #40]	; 0x28
   16968:	vcmpe.f64	d6, d7
   1696c:	vmrs	APSR_nzcv, fpscr
   16970:	bgt	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   16974:	vldr	d5, [sp, #48]	; 0x30
   16978:	vcmpe.f64	d5, d7
   1697c:	vmrs	APSR_nzcv, fpscr
   16980:	bgt	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   16984:	vcvt.f32.f64	s12, d6
   16988:	mov	r3, r0
   1698c:	vcvt.f32.f64	s10, d5
   16990:	vstr	s12, [r7, #148]	; 0x94
   16994:	vstr	s10, [r7, #152]	; 0x98
   16998:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   1699c:	ldr	r1, [pc, #464]	; 16b74 <raspicamcontrol_parse_cmdline@@Base+0x540>
   169a0:	mov	r0, r6
   169a4:	add	r2, r7, #144	; 0x90
   169a8:	add	r1, pc, r1
   169ac:	bl	12bf4 <sscanf@plt>
   169b0:	mov	r3, #2
   169b4:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   169b8:	ldr	r1, [pc, #440]	; 16b78 <raspicamcontrol_parse_cmdline@@Base+0x544>
   169bc:	add	r3, sp, #40	; 0x28
   169c0:	mov	r0, r6
   169c4:	str	r3, [sp]
   169c8:	add	r2, sp, #24
   169cc:	add	r3, sp, #48	; 0x30
   169d0:	add	r1, pc, r1
   169d4:	str	r3, [sp, #4]
   169d8:	add	r3, sp, #32
   169dc:	bl	12bf4 <sscanf@plt>
   169e0:	cmp	r0, #4
   169e4:	bne	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   169e8:	vmov.f64	d7, #112	; 0x3f800000  1.0
   169ec:	vldr	d6, [sp, #24]
   169f0:	vcmpe.f64	d6, d7
   169f4:	vmrs	APSR_nzcv, fpscr
   169f8:	bgt	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   169fc:	vldr	d5, [sp, #32]
   16a00:	vcmpe.f64	d5, d7
   16a04:	vmrs	APSR_nzcv, fpscr
   16a08:	bgt	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   16a0c:	vldr	d3, [sp, #40]	; 0x28
   16a10:	vcmpe.f64	d3, d7
   16a14:	vmrs	APSR_nzcv, fpscr
   16a18:	bgt	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   16a1c:	vldr	d4, [sp, #48]	; 0x30
   16a20:	vcmpe.f64	d4, d7
   16a24:	vmrs	APSR_nzcv, fpscr
   16a28:	bgt	1671c <raspicamcontrol_parse_cmdline@@Base+0xe8>
   16a2c:	vadd.f64	d2, d6, d3
   16a30:	vstr	d6, [r7, #112]	; 0x70
   16a34:	vstr	d5, [r7, #120]	; 0x78
   16a38:	mov	r3, #2
   16a3c:	vcmpe.f64	d2, d7
   16a40:	vmrs	APSR_nzcv, fpscr
   16a44:	vsubgt.f64	d7, d7, d6
   16a48:	vadd.f64	d2, d5, d4
   16a4c:	vstrgt	d7, [sp, #40]	; 0x28
   16a50:	vmovgt.f64	d3, d7
   16a54:	vstr	d3, [r7, #128]	; 0x80
   16a58:	vmov.f64	d7, #112	; 0x3f800000  1.0
   16a5c:	vcmpe.f64	d2, d7
   16a60:	vmrs	APSR_nzcv, fpscr
   16a64:	vsubgt.f64	d7, d7, d5
   16a68:	vmovgt.f64	d4, d7
   16a6c:	vstrgt	d7, [sp, #48]	; 0x30
   16a70:	vstr	d4, [r7, #136]	; 0x88
   16a74:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16a78:	mov	r3, #1
   16a7c:	str	r3, [r7, #108]	; 0x6c
   16a80:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16a84:	mov	r3, #1
   16a88:	str	r3, [r7, #104]	; 0x68
   16a8c:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16a90:	ldr	r1, [pc, #228]	; 16b7c <raspicamcontrol_parse_cmdline@@Base+0x548>
   16a94:	mov	r0, r6
   16a98:	add	r2, r7, #100	; 0x64
   16a9c:	add	r1, pc, r1
   16aa0:	bl	12bf4 <sscanf@plt>
   16aa4:	mov	r3, #2
   16aa8:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16aac:	ldr	r1, [pc, #204]	; 16b80 <raspicamcontrol_parse_cmdline@@Base+0x54c>
   16ab0:	mov	r0, r6
   16ab4:	mov	r2, #4
   16ab8:	add	r1, pc, r1
   16abc:	add	r1, r1, #956	; 0x3bc
   16ac0:	bl	19230 <raspicli_map_xref@@Base>
   16ac4:	cmn	r0, #1
   16ac8:	beq	16d18 <raspicamcontrol_parse_cmdline@@Base+0x6e4>
   16acc:	str	r0, [r7, #32]
   16ad0:	mov	r3, #2
   16ad4:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16ad8:	ldr	r1, [pc, #164]	; 16b84 <raspicamcontrol_parse_cmdline@@Base+0x550>
   16adc:	add	r2, r7, #88	; 0x58
   16ae0:	add	r3, r7, #92	; 0x5c
   16ae4:	mov	r0, r6
   16ae8:	add	r1, pc, r1
   16aec:	bl	12bf4 <sscanf@plt>
   16af0:	mov	r2, #1
   16af4:	mov	r3, #2
   16af8:	str	r2, [r7, #84]	; 0x54
   16afc:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16b00:	mov	r0, r6
   16b04:	bl	165c4 <imagefx_mode_from_string@@Base>
   16b08:	mov	r3, #2
   16b0c:	str	r0, [r7, #40]	; 0x28
   16b10:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16b14:	ldr	r1, [pc, #108]	; 16b88 <raspicamcontrol_parse_cmdline@@Base+0x554>
   16b18:	mov	r0, r6
   16b1c:	mov	r2, #10
   16b20:	add	r1, pc, r1
   16b24:	add	r1, r1, #876	; 0x36c
   16b28:	bl	19230 <raspicli_map_xref@@Base>
   16b2c:	cmn	r0, #1
   16b30:	beq	16d4c <raspicamcontrol_parse_cmdline@@Base+0x718>
   16b34:	str	r0, [r7, #36]	; 0x24
   16b38:	mov	r3, #2
   16b3c:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16b40:	andeq	r0, r0, r0
   16b44:	subsmi	r0, r0, r0
   16b48:	andeq	fp, r1, ip, lsr #19
   16b4c:	muleq	r0, r0, r1
   16b50:	andeq	fp, r1, ip, lsr fp
   16b54:	andeq	r7, r0, r0, asr #8
   16b58:	andeq	r7, r0, r0, lsl #8
   16b5c:	ldrdeq	fp, [r1], -ip
   16b60:			; <UNDEFINED> instruction: 0x000073b0
   16b64:	andeq	fp, r1, ip, asr r9
   16b68:	andeq	r7, r0, ip, lsr #6
   16b6c:	muleq	r1, r0, r8
   16b70:	andeq	r7, r0, r0, asr #4
   16b74:	andeq	r9, r0, r4, lsl #14
   16b78:			; <UNDEFINED> instruction: 0x000071b8
   16b7c:	andeq	r9, r0, r0, lsl r6
   16b80:	strdeq	fp, [r1], -r8
   16b84:	andeq	r7, r0, ip, ror r0
   16b88:	muleq	r1, r0, r6
   16b8c:	andeq	fp, r1, r0, ror #11
   16b90:			; <UNDEFINED> instruction: 0x000094b0
   16b94:	andeq	r9, r0, r8, lsl #9
   16b98:	andeq	r9, r0, ip, ror #8
   16b9c:	andeq	r9, r0, r0, asr r4
   16ba0:	andeq	r9, r0, r4, lsr r4
   16ba4:	andeq	r9, r0, r8, lsl r4
   16ba8:	andeq	r6, r0, ip, lsr lr
   16bac:	muleq	r0, r0, lr
   16bb0:	andeq	r6, r0, r0, lsr lr
   16bb4:	ldrdeq	r6, [r0], -ip
   16bb8:	andeq	r6, r0, r8, asr #27
   16bbc:	andeq	r0, r0, ip, lsl #3
   16bc0:	andeq	r6, r0, r4, asr sp
   16bc4:	ldr	r1, [pc, #-64]	; 16b8c <raspicamcontrol_parse_cmdline@@Base+0x558>
   16bc8:	mov	r0, r6
   16bcc:	mov	r2, #13
   16bd0:	add	r1, pc, r1
   16bd4:	add	r1, r1, #740	; 0x2e4
   16bd8:	bl	19230 <raspicli_map_xref@@Base>
   16bdc:	cmn	r0, #1
   16be0:	beq	16cb0 <raspicamcontrol_parse_cmdline@@Base+0x67c>
   16be4:	str	r0, [r7, #28]
   16be8:	mov	r3, #2
   16bec:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16bf0:	ldr	r1, [pc, #-104]	; 16b90 <raspicamcontrol_parse_cmdline@@Base+0x55c>
   16bf4:	mov	r0, r6
   16bf8:	add	r2, r7, #12
   16bfc:	add	r1, pc, r1
   16c00:	bl	12bf4 <sscanf@plt>
   16c04:	mov	r3, #2
   16c08:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16c0c:	mov	r3, #1
   16c10:	str	r3, [r7, #20]
   16c14:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16c18:	ldr	r1, [pc, #-140]	; 16b94 <raspicamcontrol_parse_cmdline@@Base+0x560>
   16c1c:	mov	r0, r6
   16c20:	add	r2, r7, #16
   16c24:	add	r1, pc, r1
   16c28:	bl	12bf4 <sscanf@plt>
   16c2c:	mov	r3, #2
   16c30:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16c34:	ldr	r1, [pc, #-164]	; 16b98 <raspicamcontrol_parse_cmdline@@Base+0x564>
   16c38:	mov	r0, r6
   16c3c:	add	r2, r7, #24
   16c40:	add	r1, pc, r1
   16c44:	bl	12bf4 <sscanf@plt>
   16c48:	mov	r3, #2
   16c4c:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16c50:	ldr	r1, [pc, #-188]	; 16b9c <raspicamcontrol_parse_cmdline@@Base+0x568>
   16c54:	mov	r0, r6
   16c58:	add	r2, r7, #4
   16c5c:	add	r1, pc, r1
   16c60:	bl	12bf4 <sscanf@plt>
   16c64:	mov	r3, #2
   16c68:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16c6c:	ldr	r1, [pc, #-212]	; 16ba0 <raspicamcontrol_parse_cmdline@@Base+0x56c>
   16c70:	mov	r0, r6
   16c74:	mov	r2, r7
   16c78:	add	r1, pc, r1
   16c7c:	bl	12bf4 <sscanf@plt>
   16c80:	mov	r3, #2
   16c84:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16c88:	ldr	r1, [pc, #-236]	; 16ba4 <raspicamcontrol_parse_cmdline@@Base+0x570>
   16c8c:	mov	r0, r6
   16c90:	add	r2, r7, #8
   16c94:	add	r1, pc, r1
   16c98:	bl	12bf4 <sscanf@plt>
   16c9c:	mov	r3, #2
   16ca0:	b	16720 <raspicamcontrol_parse_cmdline@@Base+0xec>
   16ca4:	mov	r3, #0
   16ca8:	strb	r3, [r1]
   16cac:	b	1686c <raspicamcontrol_parse_cmdline@@Base+0x238>
   16cb0:	ldr	r3, [pc, #-252]	; 16bbc <raspicamcontrol_parse_cmdline@@Base+0x588>
   16cb4:	ldr	r0, [r4, r3]
   16cb8:	ldr	r3, [r0]
   16cbc:	cmp	r3, #1
   16cc0:	movls	r0, #1
   16cc4:	bls	16be4 <raspicamcontrol_parse_cmdline@@Base+0x5b0>
   16cc8:	ldr	r2, [pc, #-296]	; 16ba8 <raspicamcontrol_parse_cmdline@@Base+0x574>
   16ccc:	mov	r3, r6
   16cd0:	mov	r1, #2
   16cd4:	add	r2, pc, r2
   16cd8:	bl	12858 <vcos_log_impl@plt>
   16cdc:	mov	r0, #1
   16ce0:	b	16be4 <raspicamcontrol_parse_cmdline@@Base+0x5b0>
   16ce4:	ldr	r3, [pc, #-304]	; 16bbc <raspicamcontrol_parse_cmdline@@Base+0x588>
   16ce8:	ldr	r0, [r4, r3]
   16cec:	ldr	r3, [r0]
   16cf0:	cmp	r3, #1
   16cf4:	movls	r0, #0
   16cf8:	bls	16934 <raspicamcontrol_parse_cmdline@@Base+0x300>
   16cfc:	ldr	r2, [pc, #-344]	; 16bac <raspicamcontrol_parse_cmdline@@Base+0x578>
   16d00:	mov	r3, r6
   16d04:	mov	r1, #2
   16d08:	add	r2, pc, r2
   16d0c:	bl	12858 <vcos_log_impl@plt>
   16d10:	mov	r0, #0
   16d14:	b	16934 <raspicamcontrol_parse_cmdline@@Base+0x300>
   16d18:	ldr	r3, [pc, #-356]	; 16bbc <raspicamcontrol_parse_cmdline@@Base+0x588>
   16d1c:	ldr	r0, [r4, r3]
   16d20:	ldr	r3, [r0]
   16d24:	cmp	r3, #1
   16d28:	movls	r0, #0
   16d2c:	bls	16acc <raspicamcontrol_parse_cmdline@@Base+0x498>
   16d30:	ldr	r2, [pc, #-392]	; 16bb0 <raspicamcontrol_parse_cmdline@@Base+0x57c>
   16d34:	mov	r3, r6
   16d38:	mov	r1, #2
   16d3c:	add	r2, pc, r2
   16d40:	bl	12858 <vcos_log_impl@plt>
   16d44:	mov	r0, #0
   16d48:	b	16acc <raspicamcontrol_parse_cmdline@@Base+0x498>
   16d4c:	ldr	r3, [pc, #-408]	; 16bbc <raspicamcontrol_parse_cmdline@@Base+0x588>
   16d50:	ldr	r0, [r4, r3]
   16d54:	ldr	r3, [r0]
   16d58:	cmp	r3, #1
   16d5c:	movls	r0, #1
   16d60:	bls	16b34 <raspicamcontrol_parse_cmdline@@Base+0x500>
   16d64:	ldr	r2, [pc, #-440]	; 16bb4 <raspicamcontrol_parse_cmdline@@Base+0x580>
   16d68:	mov	r3, r6
   16d6c:	mov	r1, #2
   16d70:	add	r2, pc, r2
   16d74:	bl	12858 <vcos_log_impl@plt>
   16d78:	mov	r0, #1
   16d7c:	b	16b34 <raspicamcontrol_parse_cmdline@@Base+0x500>
   16d80:	ldr	r3, [pc, #-460]	; 16bbc <raspicamcontrol_parse_cmdline@@Base+0x588>
   16d84:	ldr	r0, [r4, r3]
   16d88:	ldr	r3, [r0]
   16d8c:	cmp	r3, #1
   16d90:	movls	r0, #0
   16d94:	bls	16868 <raspicamcontrol_parse_cmdline@@Base+0x234>
   16d98:	ldr	r2, [pc, #-488]	; 16bb8 <raspicamcontrol_parse_cmdline@@Base+0x584>
   16d9c:	mov	r3, r6
   16da0:	mov	r1, #2
   16da4:	add	r2, pc, r2
   16da8:	bl	12858 <vcos_log_impl@plt>
   16dac:	mov	r0, #0
   16db0:	b	16868 <raspicamcontrol_parse_cmdline@@Base+0x234>
   16db4:	ldr	r3, [pc, #-512]	; 16bbc <raspicamcontrol_parse_cmdline@@Base+0x588>
   16db8:	ldr	r0, [r4, r3]
   16dbc:	ldr	r3, [r0]
   16dc0:	cmp	r3, #1
   16dc4:	movls	r0, #0
   16dc8:	bls	167e8 <raspicamcontrol_parse_cmdline@@Base+0x1b4>
   16dcc:	ldr	r2, [pc, #-532]	; 16bc0 <raspicamcontrol_parse_cmdline@@Base+0x58c>
   16dd0:	mov	r3, r6
   16dd4:	mov	r1, #2
   16dd8:	add	r2, pc, r2
   16ddc:	bl	12858 <vcos_log_impl@plt>
   16de0:	mov	r0, #0
   16de4:	b	167e8 <raspicamcontrol_parse_cmdline@@Base+0x1b4>
   16de8:	ldr	r2, [r7, #164]	; 0xa4
   16dec:	ldr	r3, [sp, #48]	; 0x30
   16df0:	orr	r3, r2, r3
   16df4:	str	r3, [r7, #164]	; 0xa4
   16df8:	b	1686c <raspicamcontrol_parse_cmdline@@Base+0x238>
   16dfc:	bl	129a8 <__stack_chk_fail@plt>

00016e00 <raspicamcontrol_display_help@@Base>:
   16e00:	ldr	r3, [pc, #460]	; 16fd4 <raspicamcontrol_display_help@@Base+0x1d4>
   16e04:	mov	r2, #27
   16e08:	ldr	ip, [pc, #456]	; 16fd8 <raspicamcontrol_display_help@@Base+0x1d8>
   16e0c:	mov	r1, #1
   16e10:	add	r3, pc, r3
   16e14:	ldr	r0, [pc, #448]	; 16fdc <raspicamcontrol_display_help@@Base+0x1dc>
   16e18:	push	{r4, r5, r6, r7, r8, lr}
   16e1c:	add	r0, pc, r0
   16e20:	ldr	r5, [r3, ip]
   16e24:	ldr	r8, [pc, #436]	; 16fe0 <raspicamcontrol_display_help@@Base+0x1e0>
   16e28:	ldr	r6, [pc, #436]	; 16fe4 <raspicamcontrol_display_help@@Base+0x1e4>
   16e2c:	add	r8, pc, r8
   16e30:	ldr	r3, [r5]
   16e34:	bl	12a08 <fwrite@plt>
   16e38:	add	r0, r8, #160	; 0xa0
   16e3c:	mov	r1, #29
   16e40:	mov	r4, r8
   16e44:	bl	19168 <raspicli_display_help@@Base>
   16e48:	ldr	r2, [pc, #408]	; 16fe8 <raspicamcontrol_display_help@@Base+0x1e8>
   16e4c:	ldr	r0, [r5]
   16e50:	mov	r1, #1
   16e54:	ldr	r3, [r4, #740]!	; 0x2e4
   16e58:	add	r2, pc, r2
   16e5c:	add	r7, r8, #836	; 0x344
   16e60:	add	r6, pc, r6
   16e64:	bl	12b94 <__fprintf_chk@plt>
   16e68:	ldr	r3, [r4, #8]!
   16e6c:	mov	r1, #1
   16e70:	ldr	r0, [r5]
   16e74:	mov	r2, r6
   16e78:	bl	12b94 <__fprintf_chk@plt>
   16e7c:	cmp	r4, r7
   16e80:	bne	16e68 <raspicamcontrol_display_help@@Base+0x68>
   16e84:	ldr	r4, [pc, #352]	; 16fec <raspicamcontrol_display_help@@Base+0x1ec>
   16e88:	mov	r1, #1
   16e8c:	ldr	r2, [pc, #348]	; 16ff0 <raspicamcontrol_display_help@@Base+0x1f0>
   16e90:	add	r4, pc, r4
   16e94:	ldr	r0, [r5]
   16e98:	add	r7, r4, #868	; 0x364
   16e9c:	add	r2, pc, r2
   16ea0:	ldr	r3, [r4, #844]!	; 0x34c
   16ea4:	bl	12b94 <__fprintf_chk@plt>
   16ea8:	ldr	r3, [r4, #8]!
   16eac:	mov	r1, #1
   16eb0:	ldr	r0, [r5]
   16eb4:	mov	r2, r6
   16eb8:	bl	12b94 <__fprintf_chk@plt>
   16ebc:	cmp	r4, r7
   16ec0:	bne	16ea8 <raspicamcontrol_display_help@@Base+0xa8>
   16ec4:	ldr	r4, [pc, #296]	; 16ff4 <raspicamcontrol_display_help@@Base+0x1f4>
   16ec8:	mov	r1, #1
   16ecc:	ldr	r2, [pc, #292]	; 16ff8 <raspicamcontrol_display_help@@Base+0x1f8>
   16ed0:	add	r4, pc, r4
   16ed4:	ldr	r0, [r5]
   16ed8:	add	r7, r4, #948	; 0x3b4
   16edc:	add	r2, pc, r2
   16ee0:	ldr	r3, [r4, #876]!	; 0x36c
   16ee4:	bl	12b94 <__fprintf_chk@plt>
   16ee8:	ldr	r3, [r4, #8]!
   16eec:	mov	r1, #1
   16ef0:	ldr	r0, [r5]
   16ef4:	mov	r2, r6
   16ef8:	bl	12b94 <__fprintf_chk@plt>
   16efc:	cmp	r4, r7
   16f00:	bne	16ee8 <raspicamcontrol_display_help@@Base+0xe8>
   16f04:	ldr	r4, [pc, #240]	; 16ffc <raspicamcontrol_display_help@@Base+0x1fc>
   16f08:	mov	r1, #1
   16f0c:	ldr	r2, [pc, #236]	; 17000 <raspicamcontrol_display_help@@Base+0x200>
   16f10:	add	r4, pc, r4
   16f14:	ldr	r0, [r5]
   16f18:	add	r2, pc, r2
   16f1c:	add	r7, r4, #152	; 0x98
   16f20:	ldr	r3, [r4]
   16f24:	bl	12b94 <__fprintf_chk@plt>
   16f28:	ldr	r3, [r4, #8]!
   16f2c:	mov	r1, #1
   16f30:	ldr	r0, [r5]
   16f34:	mov	r2, r6
   16f38:	bl	12b94 <__fprintf_chk@plt>
   16f3c:	cmp	r4, r7
   16f40:	bne	16f28 <raspicamcontrol_display_help@@Base+0x128>
   16f44:	ldr	r4, [pc, #184]	; 17004 <raspicamcontrol_display_help@@Base+0x204>
   16f48:	mov	r1, #1
   16f4c:	ldr	r2, [pc, #180]	; 17008 <raspicamcontrol_display_help@@Base+0x208>
   16f50:	add	r4, pc, r4
   16f54:	ldr	r0, [r5]
   16f58:	add	r7, r4, #980	; 0x3d4
   16f5c:	add	r2, pc, r2
   16f60:	ldr	r3, [r4, #956]!	; 0x3bc
   16f64:	bl	12b94 <__fprintf_chk@plt>
   16f68:	ldr	r3, [r4, #8]!
   16f6c:	mov	r1, #1
   16f70:	ldr	r0, [r5]
   16f74:	mov	r2, r6
   16f78:	bl	12b94 <__fprintf_chk@plt>
   16f7c:	cmp	r4, r7
   16f80:	bne	16f68 <raspicamcontrol_display_help@@Base+0x168>
   16f84:	ldr	r4, [pc, #128]	; 1700c <raspicamcontrol_display_help@@Base+0x20c>
   16f88:	mov	r1, #1
   16f8c:	ldr	r2, [pc, #124]	; 17010 <raspicamcontrol_display_help@@Base+0x210>
   16f90:	add	r4, pc, r4
   16f94:	ldr	r0, [r5]
   16f98:	add	r7, r4, #1012	; 0x3f4
   16f9c:	add	r2, pc, r2
   16fa0:	ldr	r3, [r4, #988]!	; 0x3dc
   16fa4:	bl	12b94 <__fprintf_chk@plt>
   16fa8:	ldr	r3, [r4, #8]!
   16fac:	mov	r1, #1
   16fb0:	ldr	r0, [r5]
   16fb4:	mov	r2, r6
   16fb8:	bl	12b94 <__fprintf_chk@plt>
   16fbc:	cmp	r4, r7
   16fc0:	bne	16fa8 <raspicamcontrol_display_help@@Base+0x1a8>
   16fc4:	ldr	r1, [r5]
   16fc8:	mov	r0, #10
   16fcc:	pop	{r4, r5, r6, r7, r8, lr}
   16fd0:	b	12be8 <fputc@plt>
   16fd4:	andeq	fp, r1, r8, ror #3
   16fd8:	andeq	r0, r0, r4, lsr #3
   16fdc:			; <UNDEFINED> instruction: 0x00006db0
   16fe0:	andeq	fp, r1, r4, lsl #7
   16fe4:	andeq	r8, r0, r0, lsl r9
   16fe8:	muleq	r0, r0, sp
   16fec:	andeq	fp, r1, r0, lsr #6
   16ff0:	andeq	r6, r0, r0, ror sp
   16ff4:	andeq	fp, r1, r0, ror #5
   16ff8:	andeq	r6, r0, r4, asr sp
   16ffc:	andeq	fp, r1, r0, lsr #5
   17000:	andeq	r6, r0, r0, lsr sp
   17004:	andeq	fp, r1, r0, ror #4
   17008:	andeq	r6, r0, r0, lsl sp
   1700c:	andeq	fp, r1, r0, lsr #4
   17010:	strdeq	r6, [r0], -r0

00017014 <raspicamcontrol_dump_parameters@@Base>:
   17014:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17018:	mov	r2, #13
   1701c:	ldr	r4, [pc, #524]	; 17230 <raspicamcontrol_dump_parameters@@Base+0x21c>
   17020:	mov	r6, r0
   17024:	sub	sp, sp, #36	; 0x24
   17028:	ldr	r0, [r0, #28]
   1702c:	add	r4, pc, r4
   17030:	ldr	r5, [pc, #508]	; 17234 <raspicamcontrol_dump_parameters@@Base+0x220>
   17034:	add	r1, r4, #740	; 0x2e4
   17038:	bl	19280 <raspicli_unmap_xref@@Base>
   1703c:	add	r1, r4, #844	; 0x34c
   17040:	mov	r2, #4
   17044:	add	r5, pc, r5
   17048:	mov	r9, r0
   1704c:	ldr	r0, [r6, #96]	; 0x60
   17050:	bl	19280 <raspicli_unmap_xref@@Base>
   17054:	add	r1, r4, #876	; 0x36c
   17058:	mov	r2, #10
   1705c:	mov	r7, r0
   17060:	ldr	r0, [r6, #36]	; 0x24
   17064:	bl	19280 <raspicli_unmap_xref@@Base>
   17068:	mov	r1, r4
   1706c:	mov	r2, #20
   17070:	mov	sl, r0
   17074:	ldr	r0, [r6, #40]	; 0x28
   17078:	bl	19280 <raspicli_unmap_xref@@Base>
   1707c:	add	r1, r4, #956	; 0x3bc
   17080:	mov	r2, #4
   17084:	mov	r8, r0
   17088:	ldr	r0, [r6, #32]
   1708c:	bl	19280 <raspicli_unmap_xref@@Base>
   17090:	ldr	r2, [r6, #4]
   17094:	ldr	r3, [r6]
   17098:	mov	r1, #1
   1709c:	mov	fp, r0
   170a0:	ldr	r0, [pc, #400]	; 17238 <raspicamcontrol_dump_parameters@@Base+0x224>
   170a4:	ldr	r4, [r5, r0]
   170a8:	str	r2, [sp]
   170ac:	ldr	ip, [r6, #8]
   170b0:	ldr	r2, [pc, #388]	; 1723c <raspicamcontrol_dump_parameters@@Base+0x228>
   170b4:	ldr	r0, [r4]
   170b8:	add	r2, pc, r2
   170bc:	str	ip, [sp, #4]
   170c0:	bl	12b94 <__fprintf_chk@plt>
   170c4:	ldr	r3, [r6, #20]
   170c8:	ldr	r0, [r4]
   170cc:	cmp	r3, #0
   170d0:	ldr	r1, [r6, #16]
   170d4:	ldr	r3, [r6, #12]
   170d8:	beq	171f8 <raspicamcontrol_dump_parameters@@Base+0x1e4>
   170dc:	ldr	r2, [pc, #348]	; 17240 <raspicamcontrol_dump_parameters@@Base+0x22c>
   170e0:	add	r2, pc, r2
   170e4:	stm	sp, {r1, r2}
   170e8:	mov	r1, #1
   170ec:	ldr	ip, [r6, #24]
   170f0:	ldr	r2, [pc, #332]	; 17244 <raspicamcontrol_dump_parameters@@Base+0x230>
   170f4:	str	ip, [sp, #8]
   170f8:	add	r2, pc, r2
   170fc:	bl	12b94 <__fprintf_chk@plt>
   17100:	ldr	r2, [pc, #320]	; 17248 <raspicamcontrol_dump_parameters@@Base+0x234>
   17104:	ldr	r0, [r4]
   17108:	mov	r3, r9
   1710c:	mov	r1, #1
   17110:	add	r2, pc, r2
   17114:	str	sl, [sp]
   17118:	str	r8, [sp, #4]
   1711c:	bl	12b94 <__fprintf_chk@plt>
   17120:	ldr	r2, [pc, #292]	; 1724c <raspicamcontrol_dump_parameters@@Base+0x238>
   17124:	mov	r3, r7
   17128:	ldr	r0, [r4]
   1712c:	mov	r1, #1
   17130:	add	r2, pc, r2
   17134:	bl	12b94 <__fprintf_chk@plt>
   17138:	ldr	r3, [r6, #84]	; 0x54
   1713c:	ldr	r0, [r4]
   17140:	cmp	r3, #0
   17144:	beq	17224 <raspicamcontrol_dump_parameters@@Base+0x210>
   17148:	ldr	r3, [pc, #256]	; 17250 <raspicamcontrol_dump_parameters@@Base+0x23c>
   1714c:	add	r3, pc, r3
   17150:	str	r3, [sp]
   17154:	mov	r1, #1
   17158:	ldr	ip, [r6, #88]	; 0x58
   1715c:	mov	r3, fp
   17160:	ldr	r2, [pc, #236]	; 17254 <raspicamcontrol_dump_parameters@@Base+0x240>
   17164:	str	ip, [sp, #4]
   17168:	add	r2, pc, r2
   1716c:	ldr	ip, [r6, #92]	; 0x5c
   17170:	str	ip, [sp, #8]
   17174:	bl	12b94 <__fprintf_chk@plt>
   17178:	ldr	r3, [r6, #104]	; 0x68
   1717c:	ldr	r0, [r4]
   17180:	cmp	r3, #0
   17184:	ldr	r3, [r6, #100]	; 0x64
   17188:	beq	17204 <raspicamcontrol_dump_parameters@@Base+0x1f0>
   1718c:	ldr	r2, [r6, #108]	; 0x6c
   17190:	ldr	r1, [pc, #192]	; 17258 <raspicamcontrol_dump_parameters@@Base+0x244>
   17194:	cmp	r2, #0
   17198:	add	r1, pc, r1
   1719c:	bne	17218 <raspicamcontrol_dump_parameters@@Base+0x204>
   171a0:	ldr	r2, [pc, #180]	; 1725c <raspicamcontrol_dump_parameters@@Base+0x248>
   171a4:	add	r2, pc, r2
   171a8:	stm	sp, {r1, r2}
   171ac:	mov	r1, #1
   171b0:	ldr	r2, [pc, #168]	; 17260 <raspicamcontrol_dump_parameters@@Base+0x24c>
   171b4:	add	r2, pc, r2
   171b8:	bl	12b94 <__fprintf_chk@plt>
   171bc:	ldrd	r2, [r6, #112]	; 0x70
   171c0:	ldr	r0, [r4]
   171c4:	mov	r1, #1
   171c8:	strd	r2, [sp]
   171cc:	ldrd	r4, [r6, #120]	; 0x78
   171d0:	ldr	r2, [pc, #140]	; 17264 <raspicamcontrol_dump_parameters@@Base+0x250>
   171d4:	strd	r4, [sp, #8]
   171d8:	add	r2, pc, r2
   171dc:	ldrd	r4, [r6, #128]	; 0x80
   171e0:	strd	r4, [sp, #16]
   171e4:	ldrd	r4, [r6, #136]	; 0x88
   171e8:	strd	r4, [sp, #24]
   171ec:	bl	12b94 <__fprintf_chk@plt>
   171f0:	add	sp, sp, #36	; 0x24
   171f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   171f8:	ldr	r2, [pc, #104]	; 17268 <raspicamcontrol_dump_parameters@@Base+0x254>
   171fc:	add	r2, pc, r2
   17200:	b	170e4 <raspicamcontrol_dump_parameters@@Base+0xd0>
   17204:	ldr	r2, [r6, #108]	; 0x6c
   17208:	ldr	r1, [pc, #92]	; 1726c <raspicamcontrol_dump_parameters@@Base+0x258>
   1720c:	cmp	r2, #0
   17210:	add	r1, pc, r1
   17214:	beq	171a0 <raspicamcontrol_dump_parameters@@Base+0x18c>
   17218:	ldr	r2, [pc, #80]	; 17270 <raspicamcontrol_dump_parameters@@Base+0x25c>
   1721c:	add	r2, pc, r2
   17220:	b	171a8 <raspicamcontrol_dump_parameters@@Base+0x194>
   17224:	ldr	r3, [pc, #72]	; 17274 <raspicamcontrol_dump_parameters@@Base+0x260>
   17228:	add	r3, pc, r3
   1722c:	b	17150 <raspicamcontrol_dump_parameters@@Base+0x13c>
   17230:	andeq	fp, r1, r4, lsl #3
   17234:			; <UNDEFINED> instruction: 0x0001afb4
   17238:	muleq	r0, r4, r1
   1723c:	andeq	r6, r0, ip, lsl #24
   17240:	ldrdeq	r6, [r0], -ip
   17244:	strdeq	r6, [r0], -r8
   17248:	andeq	r6, r0, ip, lsr #24
   1724c:	andeq	r6, r0, r4, asr #24
   17250:	andeq	r6, r0, r0, ror fp
   17254:	andeq	r6, r0, r8, lsr #24
   17258:	andeq	r6, r0, r4, lsr #22
   1725c:	andeq	r6, r0, ip, lsl fp
   17260:	andeq	r6, r0, r0, lsr #24
   17264:	andeq	r6, r0, r0, lsr #24
   17268:	andeq	r6, r0, r4, asr #21
   1726c:			; <UNDEFINED> instruction: 0x00006ab0
   17270:	andeq	r6, r0, r0, lsr #21
   17274:	muleq	r0, r8, sl

00017278 <raspicamcontrol_set_defaults@@Base>:
   17278:	push	{r4, r5, r6, r7, lr}
   1727c:	subs	r6, r0, #0
   17280:	sub	sp, sp, #12
   17284:	beq	17348 <raspicamcontrol_set_defaults@@Base+0xd0>
   17288:	mov	r1, #0
   1728c:	mov	r2, #0
   17290:	mov	ip, #1
   17294:	mov	r0, #128	; 0x80
   17298:	mov	r4, #0
   1729c:	mov	r5, #0
   172a0:	mov	r7, #50	; 0x32
   172a4:	strd	r4, [r6, #120]	; 0x78
   172a8:	strd	r4, [r6, #112]	; 0x70
   172ac:	mov	r3, #0
   172b0:	mov	r4, #0
   172b4:	movt	r3, #16368	; 0x3ff0
   172b8:	str	r1, [r6]
   172bc:	strd	r2, [r6, #136]	; 0x88
   172c0:	strd	r2, [r6, #128]	; 0x80
   172c4:	mvn	r3, #0
   172c8:	str	r1, [r6, #4]
   172cc:	str	r1, [r6, #12]
   172d0:	str	r1, [r6, #16]
   172d4:	str	r1, [r6, #20]
   172d8:	str	r1, [r6, #24]
   172dc:	str	r1, [r6, #96]	; 0x60
   172e0:	str	r1, [r6, #32]
   172e4:	str	r4, [r6, #148]	; 0x94
   172e8:	str	r1, [r6, #40]	; 0x28
   172ec:	str	r4, [r6, #152]	; 0x98
   172f0:	str	r1, [r6, #84]	; 0x54
   172f4:	str	r1, [r6, #100]	; 0x64
   172f8:	str	r1, [r6, #108]	; 0x6c
   172fc:	str	r1, [r6, #104]	; 0x68
   17300:	str	r1, [r6, #144]	; 0x90
   17304:	str	r1, [r6, #156]	; 0x9c
   17308:	str	r1, [r6, #160]	; 0xa0
   1730c:	str	r1, [r6, #164]	; 0xa4
   17310:	strb	r1, [r6, #168]	; 0xa8
   17314:	str	r1, [r6, #424]	; 0x1a8
   17318:	str	r1, [r6, #456]	; 0x1c8
   1731c:	str	r7, [r6, #8]
   17320:	str	ip, [r6, #28]
   17324:	str	ip, [r6, #36]	; 0x24
   17328:	str	r0, [r6, #88]	; 0x58
   1732c:	str	r0, [r6, #92]	; 0x5c
   17330:	str	r3, [r6, #428]	; 0x1ac
   17334:	str	r3, [r6, #432]	; 0x1b0
   17338:	str	r1, [r6, #460]	; 0x1cc
   1733c:	str	r1, [r6, #464]	; 0x1d0
   17340:	add	sp, sp, #12
   17344:	pop	{r4, r5, r6, r7, pc}
   17348:	ldr	r3, [pc, #40]	; 17378 <raspicamcontrol_set_defaults@@Base+0x100>
   1734c:	movw	r2, #942	; 0x3ae
   17350:	ldr	r0, [pc, #36]	; 1737c <raspicamcontrol_set_defaults@@Base+0x104>
   17354:	add	r3, pc, r3
   17358:	ldr	r1, [pc, #32]	; 17380 <raspicamcontrol_set_defaults@@Base+0x108>
   1735c:	str	r3, [sp]
   17360:	add	r0, pc, r0
   17364:	ldr	r3, [pc, #24]	; 17384 <raspicamcontrol_set_defaults@@Base+0x10c>
   17368:	add	r1, pc, r1
   1736c:	add	r3, pc, r3
   17370:	bl	12bac <vcos_pthreads_logging_assert@plt>
   17374:	b	17288 <raspicamcontrol_set_defaults@@Base+0x10>
   17378:	andeq	r6, r0, ip, lsr #22
   1737c:			; <UNDEFINED> instruction: 0x00006ab4
   17380:	ldrdeq	r6, [r0], -r4
   17384:	andeq	r6, r0, ip, asr #18

00017388 <raspicamcontrol_get_all_parameters@@Base>:
   17388:	push	{r4, r5, lr}
   1738c:	subs	r5, r0, #0
   17390:	sub	sp, sp, #12
   17394:	mov	r4, r1
   17398:	beq	173bc <raspicamcontrol_get_all_parameters@@Base+0x34>
   1739c:	cmp	r4, #0
   173a0:	beq	173f0 <raspicamcontrol_get_all_parameters@@Base+0x68>
   173a4:	cmp	r4, #0
   173a8:	cmpne	r5, #0
   173ac:	movne	r0, #0
   173b0:	moveq	r0, #1
   173b4:	add	sp, sp, #12
   173b8:	pop	{r4, r5, pc}
   173bc:	ldr	r3, [pc, #96]	; 17424 <raspicamcontrol_get_all_parameters@@Base+0x9c>
   173c0:	movw	r2, #986	; 0x3da
   173c4:	ldr	r1, [pc, #92]	; 17428 <raspicamcontrol_get_all_parameters@@Base+0xa0>
   173c8:	add	r3, pc, r3
   173cc:	ldr	r0, [pc, #88]	; 1742c <raspicamcontrol_get_all_parameters@@Base+0xa4>
   173d0:	str	r3, [sp]
   173d4:	add	r1, pc, r1
   173d8:	ldr	r3, [pc, #80]	; 17430 <raspicamcontrol_get_all_parameters@@Base+0xa8>
   173dc:	add	r0, pc, r0
   173e0:	add	r1, r1, #32
   173e4:	add	r3, pc, r3
   173e8:	bl	12bac <vcos_pthreads_logging_assert@plt>
   173ec:	b	1739c <raspicamcontrol_get_all_parameters@@Base+0x14>
   173f0:	ldr	r3, [pc, #60]	; 17434 <raspicamcontrol_get_all_parameters@@Base+0xac>
   173f4:	movw	r2, #987	; 0x3db
   173f8:	ldr	r1, [pc, #56]	; 17438 <raspicamcontrol_get_all_parameters@@Base+0xb0>
   173fc:	add	r3, pc, r3
   17400:	ldr	r0, [pc, #52]	; 1743c <raspicamcontrol_get_all_parameters@@Base+0xb4>
   17404:	str	r3, [sp]
   17408:	add	r1, pc, r1
   1740c:	ldr	r3, [pc, #44]	; 17440 <raspicamcontrol_get_all_parameters@@Base+0xb8>
   17410:	add	r0, pc, r0
   17414:	add	r1, r1, #32
   17418:	add	r3, pc, r3
   1741c:	bl	12bac <vcos_pthreads_logging_assert@plt>
   17420:	b	173a4 <raspicamcontrol_get_all_parameters@@Base+0x1c>
   17424:	ldrdeq	r6, [r0], -r4
   17428:	andeq	r6, r0, r8, ror #12
   1742c:	andeq	r6, r0, r8, lsr sl
   17430:	ldrdeq	r6, [r0], -r4
   17434:	andeq	r6, r0, r4, lsl #21
   17438:	andeq	r6, r0, r4, lsr r6
   1743c:	andeq	r6, r0, r4, lsl #20
   17440:	andeq	r6, r0, r0, lsr #17

00017444 <raspicamcontrol_set_saturation@@Base>:
   17444:	cmp	r0, #0
   17448:	ldr	r3, [pc, #120]	; 174c8 <raspicamcontrol_set_saturation@@Base+0x84>
   1744c:	push	{lr}		; (str lr, [sp, #-4]!)
   17450:	add	r3, pc, r3
   17454:	sub	sp, sp, #12
   17458:	beq	1748c <raspicamcontrol_set_saturation@@Base+0x48>
   1745c:	add	r2, r1, #100	; 0x64
   17460:	cmp	r2, #200	; 0xc8
   17464:	bls	17498 <raspicamcontrol_set_saturation@@Base+0x54>
   17468:	ldr	r2, [pc, #92]	; 174cc <raspicamcontrol_set_saturation@@Base+0x88>
   1746c:	ldr	r0, [r3, r2]
   17470:	ldr	r3, [r0]
   17474:	cmp	r3, #1
   17478:	bls	1748c <raspicamcontrol_set_saturation@@Base+0x48>
   1747c:	ldr	r2, [pc, #76]	; 174d0 <raspicamcontrol_set_saturation@@Base+0x8c>
   17480:	mov	r1, #2
   17484:	add	r2, pc, r2
   17488:	bl	12858 <vcos_log_impl@plt>
   1748c:	mov	r0, #1
   17490:	add	sp, sp, #12
   17494:	pop	{pc}		; (ldr pc, [sp], #4)
   17498:	add	ip, sp, #8
   1749c:	str	r1, [sp]
   174a0:	mov	r3, #100	; 0x64
   174a4:	ldr	r0, [r0, #16]
   174a8:	str	r3, [sp, #4]
   174ac:	mov	r1, #47	; 0x2f
   174b0:	ldmdb	ip, {r2, r3}
   174b4:	movt	r1, #1
   174b8:	bl	12c00 <mmal_port_parameter_set_rational@plt>
   174bc:	add	sp, sp, #12
   174c0:	pop	{lr}		; (ldr lr, [sp], #4)
   174c4:	b	19f74 <mmal_status_to_int@@Base>
   174c8:	andeq	sl, r1, r8, lsr #23
   174cc:	andeq	r0, r0, ip, lsl #3
   174d0:	andeq	r6, r0, r4, lsl #20

000174d4 <raspicamcontrol_set_sharpness@@Base>:
   174d4:	cmp	r0, #0
   174d8:	ldr	r3, [pc, #120]	; 17558 <raspicamcontrol_set_sharpness@@Base+0x84>
   174dc:	push	{lr}		; (str lr, [sp, #-4]!)
   174e0:	add	r3, pc, r3
   174e4:	sub	sp, sp, #12
   174e8:	beq	1751c <raspicamcontrol_set_sharpness@@Base+0x48>
   174ec:	add	r2, r1, #100	; 0x64
   174f0:	cmp	r2, #200	; 0xc8
   174f4:	bls	17528 <raspicamcontrol_set_sharpness@@Base+0x54>
   174f8:	ldr	r2, [pc, #92]	; 1755c <raspicamcontrol_set_sharpness@@Base+0x88>
   174fc:	ldr	r0, [r3, r2]
   17500:	ldr	r3, [r0]
   17504:	cmp	r3, #1
   17508:	bls	1751c <raspicamcontrol_set_sharpness@@Base+0x48>
   1750c:	ldr	r2, [pc, #76]	; 17560 <raspicamcontrol_set_sharpness@@Base+0x8c>
   17510:	mov	r1, #2
   17514:	add	r2, pc, r2
   17518:	bl	12858 <vcos_log_impl@plt>
   1751c:	mov	r0, #1
   17520:	add	sp, sp, #12
   17524:	pop	{pc}		; (ldr pc, [sp], #4)
   17528:	add	ip, sp, #8
   1752c:	str	r1, [sp]
   17530:	mov	r3, #100	; 0x64
   17534:	ldr	r0, [r0, #16]
   17538:	str	r3, [sp, #4]
   1753c:	mov	r1, #44	; 0x2c
   17540:	ldmdb	ip, {r2, r3}
   17544:	movt	r1, #1
   17548:	bl	12c00 <mmal_port_parameter_set_rational@plt>
   1754c:	add	sp, sp, #12
   17550:	pop	{lr}		; (ldr lr, [sp], #4)
   17554:	b	19f74 <mmal_status_to_int@@Base>
   17558:	andeq	sl, r1, r8, lsl fp
   1755c:	andeq	r0, r0, ip, lsl #3
   17560:	muleq	r0, r0, r9

00017564 <raspicamcontrol_set_contrast@@Base>:
   17564:	cmp	r0, #0
   17568:	ldr	r3, [pc, #120]	; 175e8 <raspicamcontrol_set_contrast@@Base+0x84>
   1756c:	push	{lr}		; (str lr, [sp, #-4]!)
   17570:	add	r3, pc, r3
   17574:	sub	sp, sp, #12
   17578:	beq	175ac <raspicamcontrol_set_contrast@@Base+0x48>
   1757c:	add	r2, r1, #100	; 0x64
   17580:	cmp	r2, #200	; 0xc8
   17584:	bls	175b8 <raspicamcontrol_set_contrast@@Base+0x54>
   17588:	ldr	r2, [pc, #92]	; 175ec <raspicamcontrol_set_contrast@@Base+0x88>
   1758c:	ldr	r0, [r3, r2]
   17590:	ldr	r3, [r0]
   17594:	cmp	r3, #1
   17598:	bls	175ac <raspicamcontrol_set_contrast@@Base+0x48>
   1759c:	ldr	r2, [pc, #76]	; 175f0 <raspicamcontrol_set_contrast@@Base+0x8c>
   175a0:	mov	r1, #2
   175a4:	add	r2, pc, r2
   175a8:	bl	12858 <vcos_log_impl@plt>
   175ac:	mov	r0, #1
   175b0:	add	sp, sp, #12
   175b4:	pop	{pc}		; (ldr pc, [sp], #4)
   175b8:	add	ip, sp, #8
   175bc:	str	r1, [sp]
   175c0:	mov	r3, #100	; 0x64
   175c4:	ldr	r0, [r0, #16]
   175c8:	str	r3, [sp, #4]
   175cc:	mov	r1, #45	; 0x2d
   175d0:	ldmdb	ip, {r2, r3}
   175d4:	movt	r1, #1
   175d8:	bl	12c00 <mmal_port_parameter_set_rational@plt>
   175dc:	add	sp, sp, #12
   175e0:	pop	{lr}		; (ldr lr, [sp], #4)
   175e4:	b	19f74 <mmal_status_to_int@@Base>
   175e8:	andeq	sl, r1, r8, lsl #21
   175ec:	andeq	r0, r0, ip, lsl #3
   175f0:	andeq	r6, r0, r8, lsl r9

000175f4 <raspicamcontrol_set_brightness@@Base>:
   175f4:	cmp	r0, #0
   175f8:	ldr	r3, [pc, #116]	; 17674 <raspicamcontrol_set_brightness@@Base+0x80>
   175fc:	push	{lr}		; (str lr, [sp, #-4]!)
   17600:	add	r3, pc, r3
   17604:	sub	sp, sp, #12
   17608:	beq	17638 <raspicamcontrol_set_brightness@@Base+0x44>
   1760c:	cmp	r1, #100	; 0x64
   17610:	bls	17644 <raspicamcontrol_set_brightness@@Base+0x50>
   17614:	ldr	r2, [pc, #92]	; 17678 <raspicamcontrol_set_brightness@@Base+0x84>
   17618:	ldr	r0, [r3, r2]
   1761c:	ldr	r3, [r0]
   17620:	cmp	r3, #1
   17624:	bls	17638 <raspicamcontrol_set_brightness@@Base+0x44>
   17628:	ldr	r2, [pc, #76]	; 1767c <raspicamcontrol_set_brightness@@Base+0x88>
   1762c:	mov	r1, #2
   17630:	add	r2, pc, r2
   17634:	bl	12858 <vcos_log_impl@plt>
   17638:	mov	r0, #1
   1763c:	add	sp, sp, #12
   17640:	pop	{pc}		; (ldr pc, [sp], #4)
   17644:	add	ip, sp, #8
   17648:	str	r1, [sp]
   1764c:	mov	r3, #100	; 0x64
   17650:	ldr	r0, [r0, #16]
   17654:	str	r3, [sp, #4]
   17658:	mov	r1, #46	; 0x2e
   1765c:	ldmdb	ip, {r2, r3}
   17660:	movt	r1, #1
   17664:	bl	12c00 <mmal_port_parameter_set_rational@plt>
   17668:	add	sp, sp, #12
   1766c:	pop	{lr}		; (ldr lr, [sp], #4)
   17670:	b	19f74 <mmal_status_to_int@@Base>
   17674:	strdeq	sl, [r1], -r8
   17678:	andeq	r0, r0, ip, lsl #3
   1767c:	andeq	r6, r0, r4, lsr #17

00017680 <raspicamcontrol_set_ISO@@Base>:
   17680:	cmp	r0, #0
   17684:	push	{r3, lr}
   17688:	beq	176a8 <raspicamcontrol_set_ISO@@Base+0x28>
   1768c:	mov	r2, r1
   17690:	ldr	r0, [r0, #16]
   17694:	mov	r1, #48	; 0x30
   17698:	movt	r1, #1
   1769c:	bl	12918 <mmal_port_parameter_set_uint32@plt>
   176a0:	pop	{r3, lr}
   176a4:	b	19f74 <mmal_status_to_int@@Base>
   176a8:	mov	r0, #1
   176ac:	pop	{r3, pc}

000176b0 <raspicamcontrol_set_metering_mode@@Base>:
   176b0:	ldr	r2, [pc, #104]	; 17720 <raspicamcontrol_set_metering_mode@@Base+0x70>
   176b4:	mov	r3, #19
   176b8:	push	{r4, lr}
   176bc:	add	r2, pc, r2
   176c0:	ldr	r4, [pc, #92]	; 17724 <raspicamcontrol_set_metering_mode@@Base+0x74>
   176c4:	sub	sp, sp, #16
   176c8:	movt	r3, #1
   176cc:	cmp	r0, #0
   176d0:	mov	ip, #12
   176d4:	ldr	r4, [r2, r4]
   176d8:	moveq	r0, #1
   176dc:	str	r3, [sp]
   176e0:	str	r1, [sp, #8]
   176e4:	ldr	r3, [r4]
   176e8:	str	ip, [sp, #4]
   176ec:	str	r3, [sp, #12]
   176f0:	beq	17704 <raspicamcontrol_set_metering_mode@@Base+0x54>
   176f4:	mov	r1, sp
   176f8:	ldr	r0, [r0, #16]
   176fc:	bl	12b28 <mmal_port_parameter_set@plt>
   17700:	bl	19f74 <mmal_status_to_int@@Base>
   17704:	ldr	r2, [sp, #12]
   17708:	ldr	r3, [r4]
   1770c:	cmp	r2, r3
   17710:	bne	1771c <raspicamcontrol_set_metering_mode@@Base+0x6c>
   17714:	add	sp, sp, #16
   17718:	pop	{r4, pc}
   1771c:	bl	129a8 <__stack_chk_fail@plt>
   17720:	andeq	sl, r1, ip, lsr r9
   17724:	muleq	r0, r0, r1

00017728 <raspicamcontrol_set_video_stabilisation@@Base>:
   17728:	cmp	r0, #0
   1772c:	push	{r3, lr}
   17730:	beq	17750 <raspicamcontrol_set_video_stabilisation@@Base+0x28>
   17734:	mov	r2, r1
   17738:	ldr	r0, [r0, #16]
   1773c:	mov	r1, #29
   17740:	movt	r1, #1
   17744:	bl	12c9c <mmal_port_parameter_set_boolean@plt>
   17748:	pop	{r3, lr}
   1774c:	b	19f74 <mmal_status_to_int@@Base>
   17750:	mov	r0, #1
   17754:	pop	{r3, pc}

00017758 <raspicamcontrol_set_exposure_compensation@@Base>:
   17758:	cmp	r0, #0
   1775c:	push	{r3, lr}
   17760:	beq	17780 <raspicamcontrol_set_exposure_compensation@@Base+0x28>
   17764:	mov	r2, r1
   17768:	ldr	r0, [r0, #16]
   1776c:	mov	r1, #13
   17770:	movt	r1, #1
   17774:	bl	12b10 <mmal_port_parameter_set_int32@plt>
   17778:	pop	{r3, lr}
   1777c:	b	19f74 <mmal_status_to_int@@Base>
   17780:	mov	r0, #1
   17784:	pop	{r3, pc}

00017788 <raspicamcontrol_set_exposure_mode@@Base>:
   17788:	ldr	r2, [pc, #104]	; 177f8 <raspicamcontrol_set_exposure_mode@@Base+0x70>
   1778c:	mov	r3, #18
   17790:	push	{r4, lr}
   17794:	add	r2, pc, r2
   17798:	ldr	r4, [pc, #92]	; 177fc <raspicamcontrol_set_exposure_mode@@Base+0x74>
   1779c:	sub	sp, sp, #16
   177a0:	movt	r3, #1
   177a4:	cmp	r0, #0
   177a8:	mov	ip, #12
   177ac:	ldr	r4, [r2, r4]
   177b0:	moveq	r0, #1
   177b4:	str	r3, [sp]
   177b8:	str	r1, [sp, #8]
   177bc:	ldr	r3, [r4]
   177c0:	str	ip, [sp, #4]
   177c4:	str	r3, [sp, #12]
   177c8:	beq	177dc <raspicamcontrol_set_exposure_mode@@Base+0x54>
   177cc:	mov	r1, sp
   177d0:	ldr	r0, [r0, #16]
   177d4:	bl	12b28 <mmal_port_parameter_set@plt>
   177d8:	bl	19f74 <mmal_status_to_int@@Base>
   177dc:	ldr	r2, [sp, #12]
   177e0:	ldr	r3, [r4]
   177e4:	cmp	r2, r3
   177e8:	bne	177f4 <raspicamcontrol_set_exposure_mode@@Base+0x6c>
   177ec:	add	sp, sp, #16
   177f0:	pop	{r4, pc}
   177f4:	bl	129a8 <__stack_chk_fail@plt>
   177f8:	andeq	sl, r1, r4, ror #16
   177fc:	muleq	r0, r0, r1

00017800 <raspicamcontrol_set_flicker_avoid_mode@@Base>:
   17800:	ldr	r2, [pc, #104]	; 17870 <raspicamcontrol_set_flicker_avoid_mode@@Base+0x70>
   17804:	mov	r3, #8
   17808:	push	{r4, lr}
   1780c:	add	r2, pc, r2
   17810:	ldr	r4, [pc, #92]	; 17874 <raspicamcontrol_set_flicker_avoid_mode@@Base+0x74>
   17814:	sub	sp, sp, #16
   17818:	movt	r3, #1
   1781c:	cmp	r0, #0
   17820:	mov	ip, #12
   17824:	ldr	r4, [r2, r4]
   17828:	moveq	r0, #1
   1782c:	str	r3, [sp]
   17830:	str	r1, [sp, #8]
   17834:	ldr	r3, [r4]
   17838:	str	ip, [sp, #4]
   1783c:	str	r3, [sp, #12]
   17840:	beq	17854 <raspicamcontrol_set_flicker_avoid_mode@@Base+0x54>
   17844:	mov	r1, sp
   17848:	ldr	r0, [r0, #16]
   1784c:	bl	12b28 <mmal_port_parameter_set@plt>
   17850:	bl	19f74 <mmal_status_to_int@@Base>
   17854:	ldr	r2, [sp, #12]
   17858:	ldr	r3, [r4]
   1785c:	cmp	r2, r3
   17860:	bne	1786c <raspicamcontrol_set_flicker_avoid_mode@@Base+0x6c>
   17864:	add	sp, sp, #16
   17868:	pop	{r4, pc}
   1786c:	bl	129a8 <__stack_chk_fail@plt>
   17870:	andeq	sl, r1, ip, ror #15
   17874:	muleq	r0, r0, r1

00017878 <raspicamcontrol_set_awb_mode@@Base>:
   17878:	ldr	r2, [pc, #104]	; 178e8 <raspicamcontrol_set_awb_mode@@Base+0x70>
   1787c:	mov	r3, #5
   17880:	push	{r4, lr}
   17884:	add	r2, pc, r2
   17888:	ldr	r4, [pc, #92]	; 178ec <raspicamcontrol_set_awb_mode@@Base+0x74>
   1788c:	sub	sp, sp, #16
   17890:	movt	r3, #1
   17894:	cmp	r0, #0
   17898:	mov	ip, #12
   1789c:	ldr	r4, [r2, r4]
   178a0:	moveq	r0, #1
   178a4:	str	r3, [sp]
   178a8:	str	r1, [sp, #8]
   178ac:	ldr	r3, [r4]
   178b0:	str	ip, [sp, #4]
   178b4:	str	r3, [sp, #12]
   178b8:	beq	178cc <raspicamcontrol_set_awb_mode@@Base+0x54>
   178bc:	mov	r1, sp
   178c0:	ldr	r0, [r0, #16]
   178c4:	bl	12b28 <mmal_port_parameter_set@plt>
   178c8:	bl	19f74 <mmal_status_to_int@@Base>
   178cc:	ldr	r2, [sp, #12]
   178d0:	ldr	r3, [r4]
   178d4:	cmp	r2, r3
   178d8:	bne	178e4 <raspicamcontrol_set_awb_mode@@Base+0x6c>
   178dc:	add	sp, sp, #16
   178e0:	pop	{r4, pc}
   178e4:	bl	129a8 <__stack_chk_fail@plt>
   178e8:	andeq	sl, r1, r4, ror r7
   178ec:	muleq	r0, r0, r1

000178f0 <raspicamcontrol_set_awb_gains@@Base>:
   178f0:	push	{r4, r5, r6, r7, r8, lr}
   178f4:	cmp	r0, #0
   178f8:	ldr	r4, [pc, #200]	; 179c8 <raspicamcontrol_set_awb_gains@@Base+0xd8>
   178fc:	mov	r7, r0
   17900:	ldr	r5, [pc, #196]	; 179cc <raspicamcontrol_set_awb_gains@@Base+0xdc>
   17904:	sub	sp, sp, #32
   17908:	add	r4, pc, r4
   1790c:	ldr	r8, [pc, #188]	; 179d0 <raspicamcontrol_set_awb_gains@@Base+0xe0>
   17910:	add	r4, r4, #68	; 0x44
   17914:	add	r5, pc, r5
   17918:	add	r6, sp, #4
   1791c:	ldm	r4!, {r0, r1, r2, r3}
   17920:	mov	ip, r6
   17924:	ldr	r5, [r5, r8]
   17928:	stmia	ip!, {r0, r1, r2, r3}
   1792c:	ldr	r3, [r5]
   17930:	ldm	r4, {r0, r1}
   17934:	str	r3, [sp, #28]
   17938:	stm	ip, {r0, r1}
   1793c:	beq	179b8 <raspicamcontrol_set_awb_gains@@Base+0xc8>
   17940:	vcmp.f32	s0, #0.0
   17944:	vmrs	APSR_nzcv, fpscr
   17948:	vcmp.f32	s1, #0.0
   1794c:	movne	r3, #0
   17950:	moveq	r3, #1
   17954:	vmrs	APSR_nzcv, fpscr
   17958:	orreq	r3, r3, #1
   1795c:	cmp	r3, #0
   17960:	movne	r0, #0
   17964:	bne	179a0 <raspicamcontrol_set_awb_gains@@Base+0xb0>
   17968:	vldr	s15, [pc, #84]	; 179c4 <raspicamcontrol_set_awb_gains@@Base+0xd4>
   1796c:	vmul.f32	s0, s0, s15
   17970:	mov	r1, r6
   17974:	ldr	r0, [r7, #16]
   17978:	mov	r3, #65536	; 0x10000
   1797c:	str	r3, [sp, #24]
   17980:	str	r3, [sp, #16]
   17984:	vmul.f32	s1, s1, s15
   17988:	vcvt.u32.f32	s0, s0
   1798c:	vcvt.u32.f32	s1, s1
   17990:	vstr	s0, [sp, #12]
   17994:	vstr	s1, [sp, #20]
   17998:	bl	12b28 <mmal_port_parameter_set@plt>
   1799c:	bl	19f74 <mmal_status_to_int@@Base>
   179a0:	ldr	r2, [sp, #28]
   179a4:	ldr	r3, [r5]
   179a8:	cmp	r2, r3
   179ac:	bne	179c0 <raspicamcontrol_set_awb_gains@@Base+0xd0>
   179b0:	add	sp, sp, #32
   179b4:	pop	{r4, r5, r6, r7, r8, pc}
   179b8:	mov	r0, #1
   179bc:	b	179a0 <raspicamcontrol_set_awb_gains@@Base+0xb0>
   179c0:	bl	129a8 <__stack_chk_fail@plt>
   179c4:	strmi	r0, [r0, r0]
   179c8:	andeq	r6, r0, r4, lsr r1
   179cc:	andeq	sl, r1, r4, ror #13
   179d0:	muleq	r0, r0, r1

000179d4 <raspicamcontrol_set_imageFX@@Base>:
   179d4:	ldr	r2, [pc, #104]	; 17a44 <raspicamcontrol_set_imageFX@@Base+0x70>
   179d8:	mov	r3, #6
   179dc:	push	{r4, lr}
   179e0:	add	r2, pc, r2
   179e4:	ldr	r4, [pc, #92]	; 17a48 <raspicamcontrol_set_imageFX@@Base+0x74>
   179e8:	sub	sp, sp, #16
   179ec:	movt	r3, #1
   179f0:	cmp	r0, #0
   179f4:	mov	ip, #12
   179f8:	ldr	r4, [r2, r4]
   179fc:	moveq	r0, #1
   17a00:	str	r3, [sp]
   17a04:	str	r1, [sp, #8]
   17a08:	ldr	r3, [r4]
   17a0c:	str	ip, [sp, #4]
   17a10:	str	r3, [sp, #12]
   17a14:	beq	17a28 <raspicamcontrol_set_imageFX@@Base+0x54>
   17a18:	mov	r1, sp
   17a1c:	ldr	r0, [r0, #16]
   17a20:	bl	12b28 <mmal_port_parameter_set@plt>
   17a24:	bl	19f74 <mmal_status_to_int@@Base>
   17a28:	ldr	r2, [sp, #12]
   17a2c:	ldr	r3, [r4]
   17a30:	cmp	r2, r3
   17a34:	bne	17a40 <raspicamcontrol_set_imageFX@@Base+0x6c>
   17a38:	add	sp, sp, #16
   17a3c:	pop	{r4, pc}
   17a40:	bl	129a8 <__stack_chk_fail@plt>
   17a44:	andeq	sl, r1, r8, lsl r6
   17a48:	muleq	r0, r0, r1

00017a4c <raspicamcontrol_set_colourFX@@Base>:
   17a4c:	push	{r4, r5, r6, r7, r8, r9, lr}
   17a50:	cmp	r0, #0
   17a54:	ldr	r4, [pc, #132]	; 17ae0 <raspicamcontrol_set_colourFX@@Base+0x94>
   17a58:	mov	r7, r0
   17a5c:	ldr	r6, [pc, #128]	; 17ae4 <raspicamcontrol_set_colourFX@@Base+0x98>
   17a60:	mov	r5, r1
   17a64:	add	r4, pc, r4
   17a68:	ldr	r9, [pc, #120]	; 17ae8 <raspicamcontrol_set_colourFX@@Base+0x9c>
   17a6c:	add	r4, r4, #92	; 0x5c
   17a70:	add	r6, pc, r6
   17a74:	sub	sp, sp, #28
   17a78:	ldm	r4!, {r0, r1, r2, r3}
   17a7c:	mov	ip, sp
   17a80:	ldr	r6, [r6, r9]
   17a84:	ldr	r4, [r4]
   17a88:	ldr	r9, [r6]
   17a8c:	stmia	ip!, {r0, r1, r2, r3}
   17a90:	moveq	r0, #1
   17a94:	str	r9, [sp, #20]
   17a98:	str	r4, [ip]
   17a9c:	beq	17ac4 <raspicamcontrol_set_colourFX@@Base+0x78>
   17aa0:	ldmib	r5, {r2, r3}
   17aa4:	mov	r1, sp
   17aa8:	ldr	ip, [r5]
   17aac:	ldr	r0, [r7, #16]
   17ab0:	str	r2, [sp, #12]
   17ab4:	str	ip, [sp, #8]
   17ab8:	str	r3, [sp, #16]
   17abc:	bl	12b28 <mmal_port_parameter_set@plt>
   17ac0:	bl	19f74 <mmal_status_to_int@@Base>
   17ac4:	ldr	r2, [sp, #20]
   17ac8:	ldr	r3, [r6]
   17acc:	cmp	r2, r3
   17ad0:	bne	17adc <raspicamcontrol_set_colourFX@@Base+0x90>
   17ad4:	add	sp, sp, #28
   17ad8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17adc:	bl	129a8 <__stack_chk_fail@plt>
   17ae0:	ldrdeq	r5, [r0], -r8
   17ae4:	andeq	sl, r1, r8, lsl #11
   17ae8:	muleq	r0, r0, r1

00017aec <raspicamcontrol_set_rotation@@Base>:
   17aec:	movw	r2, #24759	; 0x60b7
   17af0:	movt	r2, #46603	; 0xb60b
   17af4:	push	{r3, r4, r5, r6, r7, lr}
   17af8:	mov	r3, r1
   17afc:	smull	r1, ip, r2, r3
   17b00:	asr	r1, r3, #31
   17b04:	mov	lr, #360	; 0x168
   17b08:	mov	r5, #90	; 0x5a
   17b0c:	add	ip, ip, r3
   17b10:	mov	r6, r0
   17b14:	ldr	r0, [r0, #32]
   17b18:	mov	r4, #2
   17b1c:	rsb	ip, r1, ip, asr #8
   17b20:	movt	r4, #1
   17b24:	mls	r3, lr, ip, r3
   17b28:	mov	r1, r4
   17b2c:	ldr	r0, [r0]
   17b30:	smull	ip, r2, r2, r3
   17b34:	asr	ip, r3, #31
   17b38:	add	r3, r2, r3
   17b3c:	rsb	r3, ip, r3, asr #6
   17b40:	mul	r5, r5, r3
   17b44:	mov	r2, r5
   17b48:	bl	12b10 <mmal_port_parameter_set_int32@plt>
   17b4c:	ldr	r3, [r6, #32]
   17b50:	mov	r2, r5
   17b54:	mov	r1, r4
   17b58:	mov	r7, r0
   17b5c:	ldr	r0, [r3, #4]
   17b60:	bl	12b10 <mmal_port_parameter_set_int32@plt>
   17b64:	ldr	r3, [r6, #32]
   17b68:	mov	r2, r5
   17b6c:	mov	r1, r4
   17b70:	ldr	r0, [r3, #8]
   17b74:	bl	12b10 <mmal_port_parameter_set_int32@plt>
   17b78:	mov	r0, r7
   17b7c:	pop	{r3, r4, r5, r6, r7, lr}
   17b80:	b	19f74 <mmal_status_to_int@@Base>

00017b84 <raspicamcontrol_set_flips@@Base>:
   17b84:	ldr	ip, [pc, #188]	; 17c48 <raspicamcontrol_set_flips@@Base+0xc4>
   17b88:	ldr	r3, [pc, #188]	; 17c4c <raspicamcontrol_set_flips@@Base+0xc8>
   17b8c:	push	{r4, r5, r6, r7, lr}
   17b90:	mov	r5, r0
   17b94:	ldr	r0, [pc, #180]	; 17c50 <raspicamcontrol_set_flips@@Base+0xcc>
   17b98:	add	ip, pc, ip
   17b9c:	add	r3, pc, r3
   17ba0:	adds	lr, r1, #0
   17ba4:	add	r3, r3, #112	; 0x70
   17ba8:	sub	sp, sp, #20
   17bac:	ldr	r6, [ip, r0]
   17bb0:	movne	lr, #1
   17bb4:	adds	r7, r2, #0
   17bb8:	ldm	r3, {r0, r1, r2}
   17bbc:	movne	r7, #1
   17bc0:	ldr	r3, [r6]
   17bc4:	tst	lr, r7
   17bc8:	stm	sp, {r0, r1, r2}
   17bcc:	str	r3, [sp, #12]
   17bd0:	movne	r3, #3
   17bd4:	strne	r3, [sp, #8]
   17bd8:	bne	17bf8 <raspicamcontrol_set_flips@@Base+0x74>
   17bdc:	cmp	lr, #0
   17be0:	movne	r3, #2
   17be4:	strne	r3, [sp, #8]
   17be8:	bne	17bf8 <raspicamcontrol_set_flips@@Base+0x74>
   17bec:	cmp	r7, #0
   17bf0:	movne	r3, #1
   17bf4:	strne	r3, [sp, #8]
   17bf8:	ldr	r3, [r5, #32]
   17bfc:	mov	r1, sp
   17c00:	ldr	r0, [r3]
   17c04:	bl	12b28 <mmal_port_parameter_set@plt>
   17c08:	ldr	r3, [r5, #32]
   17c0c:	mov	r1, sp
   17c10:	ldr	r0, [r3, #4]
   17c14:	bl	12b28 <mmal_port_parameter_set@plt>
   17c18:	ldr	r3, [r5, #32]
   17c1c:	mov	r1, sp
   17c20:	ldr	r0, [r3, #8]
   17c24:	bl	12b28 <mmal_port_parameter_set@plt>
   17c28:	bl	19f74 <mmal_status_to_int@@Base>
   17c2c:	ldr	r2, [sp, #12]
   17c30:	ldr	r3, [r6]
   17c34:	cmp	r2, r3
   17c38:	bne	17c44 <raspicamcontrol_set_flips@@Base+0xc0>
   17c3c:	add	sp, sp, #20
   17c40:	pop	{r4, r5, r6, r7, pc}
   17c44:	bl	129a8 <__stack_chk_fail@plt>
   17c48:	andeq	sl, r1, r0, ror #8
   17c4c:	andeq	r5, r0, r0, lsr #29
   17c50:	muleq	r0, r0, r1

00017c54 <raspicamcontrol_cycle_test@@Base>:
   17c54:	ldr	r3, [pc, #1452]	; 18208 <raspicamcontrol_cycle_test@@Base+0x5b4>
   17c58:	ldr	r2, [pc, #1452]	; 1820c <raspicamcontrol_cycle_test@@Base+0x5b8>
   17c5c:	add	r3, pc, r3
   17c60:	push	{r4, r5, r6, lr}
   17c64:	subs	r6, r0, #0
   17c68:	ldr	r5, [r3, r2]
   17c6c:	sub	sp, sp, #24
   17c70:	ldr	r3, [r5]
   17c74:	str	r3, [sp, #20]
   17c78:	beq	17fac <raspicamcontrol_cycle_test@@Base+0x358>
   17c7c:	ldr	r4, [pc, #1420]	; 18210 <raspicamcontrol_cycle_test@@Base+0x5bc>
   17c80:	add	r4, pc, r4
   17c84:	ldr	r2, [r4]
   17c88:	cmp	r2, #0
   17c8c:	beq	17d14 <raspicamcontrol_cycle_test@@Base+0xc0>
   17c90:	cmp	r2, #1
   17c94:	beq	17f08 <raspicamcontrol_cycle_test@@Base+0x2b4>
   17c98:	cmp	r2, #2
   17c9c:	beq	17f3c <raspicamcontrol_cycle_test@@Base+0x2e8>
   17ca0:	cmp	r2, #3
   17ca4:	beq	17eb4 <raspicamcontrol_cycle_test@@Base+0x260>
   17ca8:	cmp	r2, #4
   17cac:	beq	17fe0 <raspicamcontrol_cycle_test@@Base+0x38c>
   17cb0:	cmp	r2, #5
   17cb4:	beq	18010 <raspicamcontrol_cycle_test@@Base+0x3bc>
   17cb8:	cmp	r2, #6
   17cbc:	beq	180d8 <raspicamcontrol_cycle_test@@Base+0x484>
   17cc0:	cmp	r2, #7
   17cc4:	beq	17d4c <raspicamcontrol_cycle_test@@Base+0xf8>
   17cc8:	cmp	r2, #8
   17ccc:	beq	17df4 <raspicamcontrol_cycle_test@@Base+0x1a0>
   17cd0:	cmp	r2, #9
   17cd4:	beq	17d94 <raspicamcontrol_cycle_test@@Base+0x140>
   17cd8:	cmp	r2, #10
   17cdc:	beq	17cfc <raspicamcontrol_cycle_test@@Base+0xa8>
   17ce0:	mov	r0, #1
   17ce4:	ldr	r2, [sp, #20]
   17ce8:	ldr	r3, [r5]
   17cec:	cmp	r2, r3
   17cf0:	bne	18204 <raspicamcontrol_cycle_test@@Base+0x5b0>
   17cf4:	add	sp, sp, #24
   17cf8:	pop	{r4, r5, r6, pc}
   17cfc:	ldr	r3, [pc, #1296]	; 18214 <raspicamcontrol_cycle_test@@Base+0x5c0>
   17d00:	mov	r2, #1
   17d04:	mov	r0, #0
   17d08:	add	r3, pc, r3
   17d0c:	str	r2, [r3]
   17d10:	b	17ce4 <raspicamcontrol_cycle_test@@Base+0x90>
   17d14:	mov	r1, #100	; 0x64
   17d18:	mvn	r0, #99	; 0x63
   17d1c:	mov	r2, #10
   17d20:	bl	16560 <_start@@Base+0x134>
   17d24:	subs	r1, r0, #0
   17d28:	beq	17e5c <raspicamcontrol_cycle_test@@Base+0x208>
   17d2c:	ldr	r3, [pc, #1252]	; 18218 <raspicamcontrol_cycle_test@@Base+0x5c4>
   17d30:	mov	r0, r6
   17d34:	add	r3, pc, r3
   17d38:	ldr	r1, [r3]
   17d3c:	bl	174d4 <raspicamcontrol_set_sharpness@@Base>
   17d40:	ldr	r2, [r4]
   17d44:	cmp	r2, #7
   17d48:	bne	17cc8 <raspicamcontrol_cycle_test@@Base+0x74>
   17d4c:	mov	r1, #20
   17d50:	mov	r0, #0
   17d54:	mov	r2, #1
   17d58:	bl	16560 <_start@@Base+0x134>
   17d5c:	subs	r1, r0, #0
   17d60:	beq	17f8c <raspicamcontrol_cycle_test@@Base+0x338>
   17d64:	ldr	r2, [pc, #1200]	; 1821c <raspicamcontrol_cycle_test@@Base+0x5c8>
   17d68:	mov	r0, r6
   17d6c:	ldr	r3, [pc, #1196]	; 18220 <raspicamcontrol_cycle_test@@Base+0x5cc>
   17d70:	add	r2, pc, r2
   17d74:	add	r3, pc, r3
   17d78:	ldr	r2, [r2]
   17d7c:	add	r3, r3, r2, lsl #3
   17d80:	ldr	r1, [r3, #4]
   17d84:	bl	179d4 <raspicamcontrol_set_imageFX@@Base>
   17d88:	ldr	r3, [pc, #1172]	; 18224 <raspicamcontrol_cycle_test@@Base+0x5d0>
   17d8c:	ldr	r2, [pc, r3]
   17d90:	b	17cc8 <raspicamcontrol_cycle_test@@Base+0x74>
   17d94:	ldr	r4, [pc, #1164]	; 18228 <raspicamcontrol_cycle_test@@Base+0x5d4>
   17d98:	add	r4, pc, r4
   17d9c:	ldr	r3, [r4]
   17da0:	cmp	r3, #3
   17da4:	beq	18140 <raspicamcontrol_cycle_test@@Base+0x4ec>
   17da8:	ble	17e74 <raspicamcontrol_cycle_test@@Base+0x220>
   17dac:	cmp	r3, #5
   17db0:	beq	181c0 <raspicamcontrol_cycle_test@@Base+0x56c>
   17db4:	blt	18198 <raspicamcontrol_cycle_test@@Base+0x544>
   17db8:	cmp	r3, #6
   17dbc:	bne	17ce0 <raspicamcontrol_cycle_test@@Base+0x8c>
   17dc0:	mov	r1, #0
   17dc4:	mov	r0, r6
   17dc8:	mov	r2, r1
   17dcc:	bl	17b84 <raspicamcontrol_set_flips@@Base>
   17dd0:	ldr	r3, [pc, #1108]	; 1822c <raspicamcontrol_cycle_test@@Base+0x5d8>
   17dd4:	movw	r2, #31073	; 0x7961
   17dd8:	movt	r2, #65534	; 0xfffe
   17ddc:	add	r3, pc, r3
   17de0:	str	r2, [r4]
   17de4:	ldr	r2, [r3]
   17de8:	add	r2, r2, #1
   17dec:	str	r2, [r3]
   17df0:	b	17cd8 <raspicamcontrol_cycle_test@@Base+0x84>
   17df4:	ldr	r1, [pc, #1076]	; 18230 <raspicamcontrol_cycle_test@@Base+0x5dc>
   17df8:	mov	r3, #0
   17dfc:	str	r3, [sp, #8]
   17e00:	add	r1, pc, r1
   17e04:	str	r3, [sp, #12]
   17e08:	str	r3, [sp, #16]
   17e0c:	ldr	r2, [r1]
   17e10:	cmp	r2, #1
   17e14:	beq	17f70 <raspicamcontrol_cycle_test@@Base+0x31c>
   17e18:	cmp	r2, #2
   17e1c:	beq	17ee8 <raspicamcontrol_cycle_test@@Base+0x294>
   17e20:	movw	r3, #31073	; 0x7961
   17e24:	movt	r3, #65534	; 0xfffe
   17e28:	cmp	r2, r3
   17e2c:	bne	17e44 <raspicamcontrol_cycle_test@@Base+0x1f0>
   17e30:	mov	r3, #128	; 0x80
   17e34:	mov	r2, #1
   17e38:	str	r3, [sp, #12]
   17e3c:	str	r2, [r1]
   17e40:	str	r3, [sp, #16]
   17e44:	mov	r0, r6
   17e48:	add	r1, sp, #8
   17e4c:	bl	17a4c <raspicamcontrol_set_colourFX@@Base>
   17e50:	ldr	r3, [pc, #988]	; 18234 <raspicamcontrol_cycle_test@@Base+0x5e0>
   17e54:	ldr	r2, [pc, r3]
   17e58:	b	17cd0 <raspicamcontrol_cycle_test@@Base+0x7c>
   17e5c:	mov	r0, r6
   17e60:	bl	174d4 <raspicamcontrol_set_sharpness@@Base>
   17e64:	ldr	r2, [r4]
   17e68:	add	r2, r2, #1
   17e6c:	str	r2, [r4]
   17e70:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   17e74:	cmp	r3, #1
   17e78:	beq	18174 <raspicamcontrol_cycle_test@@Base+0x520>
   17e7c:	bgt	1811c <raspicamcontrol_cycle_test@@Base+0x4c8>
   17e80:	movw	r2, #31073	; 0x7961
   17e84:	movt	r2, #65534	; 0xfffe
   17e88:	cmp	r3, r2
   17e8c:	bne	17ce0 <raspicamcontrol_cycle_test@@Base+0x8c>
   17e90:	mov	r0, r6
   17e94:	mov	r1, #90	; 0x5a
   17e98:	bl	17aec <raspicamcontrol_set_rotation@@Base>
   17e9c:	ldr	r3, [pc, #916]	; 18238 <raspicamcontrol_cycle_test@@Base+0x5e4>
   17ea0:	mov	r2, #1
   17ea4:	str	r2, [r4]
   17ea8:	add	r3, pc, r3
   17eac:	ldr	r2, [r3]
   17eb0:	b	17cd8 <raspicamcontrol_cycle_test@@Base+0x84>
   17eb4:	mov	r1, #100	; 0x64
   17eb8:	mvn	r0, #99	; 0x63
   17ebc:	mov	r2, #10
   17ec0:	bl	16560 <_start@@Base+0x134>
   17ec4:	subs	r1, r0, #0
   17ec8:	beq	18088 <raspicamcontrol_cycle_test@@Base+0x434>
   17ecc:	ldr	r3, [pc, #872]	; 1823c <raspicamcontrol_cycle_test@@Base+0x5e8>
   17ed0:	mov	r0, r6
   17ed4:	add	r3, pc, r3
   17ed8:	ldr	r1, [r3]
   17edc:	bl	17444 <raspicamcontrol_set_saturation@@Base>
   17ee0:	ldr	r2, [r4]
   17ee4:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   17ee8:	ldr	r0, [pc, #848]	; 18240 <raspicamcontrol_cycle_test@@Base+0x5ec>
   17eec:	movw	r3, #31073	; 0x7961
   17ef0:	mov	r2, #9
   17ef4:	movt	r3, #65534	; 0xfffe
   17ef8:	add	r0, pc, r0
   17efc:	str	r3, [r1]
   17f00:	str	r2, [r0]
   17f04:	b	17e44 <raspicamcontrol_cycle_test@@Base+0x1f0>
   17f08:	mov	r1, #100	; 0x64
   17f0c:	mvn	r0, #99	; 0x63
   17f10:	mov	r2, #10
   17f14:	bl	16560 <_start@@Base+0x134>
   17f18:	subs	r1, r0, #0
   17f1c:	beq	18054 <raspicamcontrol_cycle_test@@Base+0x400>
   17f20:	ldr	r3, [pc, #796]	; 18244 <raspicamcontrol_cycle_test@@Base+0x5f0>
   17f24:	mov	r0, r6
   17f28:	add	r3, pc, r3
   17f2c:	ldr	r1, [r3]
   17f30:	bl	17564 <raspicamcontrol_set_contrast@@Base>
   17f34:	ldr	r2, [r4]
   17f38:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   17f3c:	mov	r0, #0
   17f40:	mov	r1, #100	; 0x64
   17f44:	mov	r2, #10
   17f48:	bl	16560 <_start@@Base+0x134>
   17f4c:	cmp	r0, #0
   17f50:	beq	1806c <raspicamcontrol_cycle_test@@Base+0x418>
   17f54:	ldr	r3, [pc, #748]	; 18248 <raspicamcontrol_cycle_test@@Base+0x5f4>
   17f58:	mov	r0, r6
   17f5c:	add	r3, pc, r3
   17f60:	ldr	r1, [r3]
   17f64:	bl	175f4 <raspicamcontrol_set_brightness@@Base>
   17f68:	ldr	r2, [r4]
   17f6c:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   17f70:	mov	r3, #2
   17f74:	mov	r2, #100	; 0x64
   17f78:	str	r3, [r1]
   17f7c:	mov	r3, #200	; 0xc8
   17f80:	str	r2, [sp, #12]
   17f84:	str	r3, [sp, #16]
   17f88:	b	17e44 <raspicamcontrol_cycle_test@@Base+0x1f0>
   17f8c:	mov	r0, r6
   17f90:	bl	179d4 <raspicamcontrol_set_imageFX@@Base>
   17f94:	ldr	r3, [pc, #688]	; 1824c <raspicamcontrol_cycle_test@@Base+0x5f8>
   17f98:	add	r3, pc, r3
   17f9c:	ldr	r2, [r3]
   17fa0:	add	r2, r2, #1
   17fa4:	str	r2, [r3]
   17fa8:	b	17cc8 <raspicamcontrol_cycle_test@@Base+0x74>
   17fac:	ldr	r3, [pc, #668]	; 18250 <raspicamcontrol_cycle_test@@Base+0x5fc>
   17fb0:	movw	r2, #271	; 0x10f
   17fb4:	ldr	r1, [pc, #664]	; 18254 <raspicamcontrol_cycle_test@@Base+0x600>
   17fb8:	add	r3, pc, r3
   17fbc:	ldr	r0, [pc, #660]	; 18258 <raspicamcontrol_cycle_test@@Base+0x604>
   17fc0:	str	r3, [sp]
   17fc4:	add	r1, pc, r1
   17fc8:	ldr	r3, [pc, #652]	; 1825c <raspicamcontrol_cycle_test@@Base+0x608>
   17fcc:	add	r0, pc, r0
   17fd0:	add	r1, r1, #124	; 0x7c
   17fd4:	add	r3, pc, r3
   17fd8:	bl	12bac <vcos_pthreads_logging_assert@plt>
   17fdc:	b	17c7c <raspicamcontrol_cycle_test@@Base+0x28>
   17fe0:	mov	r1, #10
   17fe4:	mvn	r0, #9
   17fe8:	bl	16560 <_start@@Base+0x134>
   17fec:	subs	r1, r0, #0
   17ff0:	beq	180a4 <raspicamcontrol_cycle_test@@Base+0x450>
   17ff4:	ldr	r3, [pc, #612]	; 18260 <raspicamcontrol_cycle_test@@Base+0x60c>
   17ff8:	mov	r0, r6
   17ffc:	add	r3, pc, r3
   18000:	ldr	r1, [r3]
   18004:	bl	17758 <raspicamcontrol_set_exposure_compensation@@Base>
   18008:	ldr	r2, [r4]
   1800c:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   18010:	mov	r0, #0
   18014:	mov	r1, #13
   18018:	mov	r2, #1
   1801c:	bl	16560 <_start@@Base+0x134>
   18020:	cmp	r0, #0
   18024:	beq	180bc <raspicamcontrol_cycle_test@@Base+0x468>
   18028:	ldr	r2, [pc, #564]	; 18264 <raspicamcontrol_cycle_test@@Base+0x610>
   1802c:	mov	r0, r6
   18030:	ldr	r3, [pc, #560]	; 18268 <raspicamcontrol_cycle_test@@Base+0x614>
   18034:	add	r2, pc, r2
   18038:	add	r3, pc, r3
   1803c:	ldr	r2, [r2]
   18040:	add	r3, r3, r2, lsl #3
   18044:	ldr	r1, [r3, #744]	; 0x2e8
   18048:	bl	17788 <raspicamcontrol_set_exposure_mode@@Base>
   1804c:	ldr	r2, [r4]
   18050:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   18054:	mov	r0, r6
   18058:	bl	17564 <raspicamcontrol_set_contrast@@Base>
   1805c:	ldr	r2, [r4]
   18060:	add	r2, r2, #1
   18064:	str	r2, [r4]
   18068:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   1806c:	mov	r0, r6
   18070:	mov	r1, #50	; 0x32
   18074:	bl	175f4 <raspicamcontrol_set_brightness@@Base>
   18078:	ldr	r2, [r4]
   1807c:	add	r2, r2, #1
   18080:	str	r2, [r4]
   18084:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   18088:	ldr	r3, [r4]
   1808c:	mov	r0, r6
   18090:	add	r3, r3, #1
   18094:	str	r3, [r4]
   18098:	bl	17444 <raspicamcontrol_set_saturation@@Base>
   1809c:	ldr	r2, [r4]
   180a0:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   180a4:	mov	r0, r6
   180a8:	bl	17758 <raspicamcontrol_set_exposure_compensation@@Base>
   180ac:	ldr	r2, [r4]
   180b0:	add	r2, r2, #1
   180b4:	str	r2, [r4]
   180b8:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   180bc:	mov	r0, r6
   180c0:	mov	r1, #1
   180c4:	bl	17788 <raspicamcontrol_set_exposure_mode@@Base>
   180c8:	ldr	r2, [r4]
   180cc:	add	r2, r2, #1
   180d0:	str	r2, [r4]
   180d4:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   180d8:	mov	r0, #0
   180dc:	mov	r1, #10
   180e0:	mov	r2, #1
   180e4:	bl	16560 <_start@@Base+0x134>
   180e8:	cmp	r0, #0
   180ec:	beq	181e8 <raspicamcontrol_cycle_test@@Base+0x594>
   180f0:	ldr	r2, [pc, #372]	; 1826c <raspicamcontrol_cycle_test@@Base+0x618>
   180f4:	mov	r0, r6
   180f8:	ldr	r3, [pc, #368]	; 18270 <raspicamcontrol_cycle_test@@Base+0x61c>
   180fc:	add	r2, pc, r2
   18100:	add	r3, pc, r3
   18104:	ldr	r2, [r2]
   18108:	add	r3, r3, r2, lsl #3
   1810c:	ldr	r1, [r3, #880]	; 0x370
   18110:	bl	17878 <raspicamcontrol_set_awb_mode@@Base>
   18114:	ldr	r2, [r4]
   18118:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   1811c:	mov	r0, r6
   18120:	movw	r1, #270	; 0x10e
   18124:	bl	17aec <raspicamcontrol_set_rotation@@Base>
   18128:	ldr	r3, [pc, #324]	; 18274 <raspicamcontrol_cycle_test@@Base+0x620>
   1812c:	mov	r2, #3
   18130:	str	r2, [r4]
   18134:	add	r3, pc, r3
   18138:	ldr	r2, [r3]
   1813c:	b	17cd8 <raspicamcontrol_cycle_test@@Base+0x84>
   18140:	mov	r1, #0
   18144:	mov	r0, r6
   18148:	bl	17aec <raspicamcontrol_set_rotation@@Base>
   1814c:	mov	r2, #0
   18150:	mov	r0, r6
   18154:	mov	r1, #1
   18158:	bl	17b84 <raspicamcontrol_set_flips@@Base>
   1815c:	ldr	r3, [pc, #276]	; 18278 <raspicamcontrol_cycle_test@@Base+0x624>
   18160:	mov	r2, #4
   18164:	str	r2, [r4]
   18168:	add	r3, pc, r3
   1816c:	ldr	r2, [r3]
   18170:	b	17cd8 <raspicamcontrol_cycle_test@@Base+0x84>
   18174:	mov	r0, r6
   18178:	mov	r1, #180	; 0xb4
   1817c:	bl	17aec <raspicamcontrol_set_rotation@@Base>
   18180:	ldr	r3, [pc, #244]	; 1827c <raspicamcontrol_cycle_test@@Base+0x628>
   18184:	mov	r2, #2
   18188:	str	r2, [r4]
   1818c:	add	r3, pc, r3
   18190:	ldr	r2, [r3]
   18194:	b	17cd8 <raspicamcontrol_cycle_test@@Base+0x84>
   18198:	mov	r2, #1
   1819c:	mov	r0, r6
   181a0:	mov	r1, #0
   181a4:	bl	17b84 <raspicamcontrol_set_flips@@Base>
   181a8:	ldr	r3, [pc, #208]	; 18280 <raspicamcontrol_cycle_test@@Base+0x62c>
   181ac:	mov	r2, #5
   181b0:	str	r2, [r4]
   181b4:	add	r3, pc, r3
   181b8:	ldr	r2, [r3]
   181bc:	b	17cd8 <raspicamcontrol_cycle_test@@Base+0x84>
   181c0:	mov	r1, #1
   181c4:	mov	r0, r6
   181c8:	mov	r2, r1
   181cc:	bl	17b84 <raspicamcontrol_set_flips@@Base>
   181d0:	ldr	r3, [pc, #172]	; 18284 <raspicamcontrol_cycle_test@@Base+0x630>
   181d4:	mov	r2, #6
   181d8:	str	r2, [r4]
   181dc:	add	r3, pc, r3
   181e0:	ldr	r2, [r3]
   181e4:	b	17cd8 <raspicamcontrol_cycle_test@@Base+0x84>
   181e8:	mov	r0, r6
   181ec:	mov	r1, #1
   181f0:	bl	17878 <raspicamcontrol_set_awb_mode@@Base>
   181f4:	ldr	r2, [r4]
   181f8:	add	r2, r2, #1
   181fc:	str	r2, [r4]
   18200:	b	17cc0 <raspicamcontrol_cycle_test@@Base+0x6c>
   18204:	bl	129a8 <__stack_chk_fail@plt>
   18208:	muleq	r1, ip, r3
   1820c:	muleq	r0, r0, r1
   18210:	andeq	sl, r1, ip, lsl sp
   18214:	muleq	r1, r4, ip
   18218:	andeq	sl, r1, r8, ror r4
   1821c:	andeq	sl, r1, ip, lsr r4
   18220:	andeq	sl, r1, ip, lsr r4
   18224:	andeq	sl, r1, r0, lsl ip
   18228:	andeq	sl, r1, r4, lsl r4
   1822c:	andeq	sl, r1, r0, asr #23
   18230:	andeq	sl, r1, ip, lsr #7
   18234:	andeq	sl, r1, r8, asr #22
   18238:	strdeq	sl, [r1], -r4
   1823c:	ldrdeq	sl, [r1], -r8
   18240:	andeq	sl, r1, r4, lsr #21
   18244:	andeq	sl, r1, r4, lsl #5
   18248:	andeq	sl, r1, r0, asr r2
   1824c:	andeq	sl, r1, r4, lsl #20
   18250:	andeq	r5, r0, r4, ror #31
   18254:	andeq	r5, r0, r8, ror sl
   18258:	andeq	r5, r0, r8, asr #28
   1825c:	andeq	r5, r0, r4, ror #25
   18260:			; <UNDEFINED> instruction: 0x0001a1b0
   18264:	andeq	sl, r1, r8, ror r1
   18268:	andeq	sl, r1, r8, ror r1
   1826c:	strheq	sl, [r1], -r0
   18270:	strheq	sl, [r1], -r0
   18274:	andeq	sl, r1, r8, ror #16
   18278:	andeq	sl, r1, r4, lsr r8
   1827c:	andeq	sl, r1, r0, lsl r8
   18280:	andeq	sl, r1, r8, ror #15
   18284:	andeq	sl, r1, r0, asr #15

00018288 <raspicamcontrol_set_ROI@@Base>:
   18288:	push	{r4, lr}
   1828c:	vldr	d7, [pc, #156]	; 18330 <raspicamcontrol_set_ROI@@Base+0xa8>
   18290:	sub	sp, sp, #64	; 0x40
   18294:	vstr	d1, [sp, #8]
   18298:	vmul.f64	d6, d0, d7
   1829c:	vstr	d2, [sp, #16]
   182a0:	ldr	r2, [pc, #144]	; 18338 <raspicamcontrol_set_ROI@@Base+0xb0>
   182a4:	vstr	d0, [sp]
   182a8:	ldr	lr, [pc, #140]	; 1833c <raspicamcontrol_set_ROI@@Base+0xb4>
   182ac:	vstr	d3, [sp, #24]
   182b0:	add	r2, pc, r2
   182b4:	mov	r3, #37	; 0x25
   182b8:	movt	r3, #1
   182bc:	add	r1, sp, #36	; 0x24
   182c0:	ldr	r4, [r2, lr]
   182c4:	mov	ip, #24
   182c8:	str	r3, [sp, #36]	; 0x24
   182cc:	ldr	r0, [r0, #16]
   182d0:	ldr	r3, [r4]
   182d4:	str	ip, [sp, #40]	; 0x28
   182d8:	str	r3, [sp, #60]	; 0x3c
   182dc:	vmul.f64	d1, d1, d7
   182e0:	vmul.f64	d2, d2, d7
   182e4:	vmul.f64	d7, d3, d7
   182e8:	vcvt.s32.f64	s12, d6
   182ec:	vcvt.s32.f64	s2, d1
   182f0:	vstr	s12, [sp, #44]	; 0x2c
   182f4:	vcvt.s32.f64	s4, d2
   182f8:	vstr	s2, [sp, #48]	; 0x30
   182fc:	vcvt.s32.f64	s14, d7
   18300:	vstr	s4, [sp, #52]	; 0x34
   18304:	vstr	s14, [sp, #56]	; 0x38
   18308:	bl	12b28 <mmal_port_parameter_set@plt>
   1830c:	bl	19f74 <mmal_status_to_int@@Base>
   18310:	ldr	r2, [sp, #60]	; 0x3c
   18314:	ldr	r3, [r4]
   18318:	cmp	r2, r3
   1831c:	bne	18328 <raspicamcontrol_set_ROI@@Base+0xa0>
   18320:	add	sp, sp, #64	; 0x40
   18324:	pop	{r4, pc}
   18328:	bl	129a8 <__stack_chk_fail@plt>
   1832c:	nop	{0}
   18330:	andeq	r0, r0, r0
   18334:	rscsmi	r0, r0, r0
   18338:	andeq	r9, r1, r8, asr #26
   1833c:	muleq	r0, r0, r1

00018340 <raspicamcontrol_zoom_in_zoom_out@@Base>:
   18340:	push	{r4, r5, r6, r7, r8, r9, lr}
   18344:	sub	sp, sp, #44	; 0x2c
   18348:	ldr	r4, [pc, #488]	; 18538 <raspicamcontrol_zoom_in_zoom_out@@Base+0x1f8>
   1834c:	add	r6, sp, #12
   18350:	ldr	r3, [pc, #484]	; 1853c <raspicamcontrol_zoom_in_zoom_out@@Base+0x1fc>
   18354:	mov	r8, r2
   18358:	add	r4, pc, r4
   1835c:	mov	r2, #24
   18360:	mov	r7, r0
   18364:	mov	r9, r1
   18368:	ldr	r5, [r4, r3]
   1836c:	mov	r1, r6
   18370:	str	r2, [sp, #16]
   18374:	mov	r3, #37	; 0x25
   18378:	ldr	r0, [r0, #16]
   1837c:	movt	r3, #1
   18380:	ldr	r2, [r5]
   18384:	str	r3, [sp, #12]
   18388:	str	r2, [sp, #36]	; 0x24
   1838c:	bl	12c3c <mmal_port_parameter_get@plt>
   18390:	cmp	r0, #0
   18394:	beq	183dc <raspicamcontrol_zoom_in_zoom_out@@Base+0x9c>
   18398:	ldr	r3, [pc, #416]	; 18540 <raspicamcontrol_zoom_in_zoom_out@@Base+0x200>
   1839c:	ldr	r0, [r4, r3]
   183a0:	ldr	r3, [r0]
   183a4:	cmp	r3, #1
   183a8:	movls	r0, #0
   183ac:	bls	183c4 <raspicamcontrol_zoom_in_zoom_out@@Base+0x84>
   183b0:	ldr	r2, [pc, #396]	; 18544 <raspicamcontrol_zoom_in_zoom_out@@Base+0x204>
   183b4:	mov	r1, #2
   183b8:	add	r2, pc, r2
   183bc:	bl	12858 <vcos_log_impl@plt>
   183c0:	mov	r0, #0
   183c4:	ldr	r2, [sp, #36]	; 0x24
   183c8:	ldr	r3, [r5]
   183cc:	cmp	r2, r3
   183d0:	bne	18528 <raspicamcontrol_zoom_in_zoom_out@@Base+0x1e8>
   183d4:	add	sp, sp, #44	; 0x2c
   183d8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   183dc:	cmp	r9, #0
   183e0:	bne	18424 <raspicamcontrol_zoom_in_zoom_out@@Base+0xe4>
   183e4:	ldr	r3, [sp, #28]
   183e8:	cmp	r3, #16384	; 0x4000
   183ec:	bcc	18490 <raspicamcontrol_zoom_in_zoom_out@@Base+0x150>
   183f0:	sub	r0, r3, #6528	; 0x1980
   183f4:	ldr	r3, [sp, #32]
   183f8:	sub	r0, r0, #25
   183fc:	str	r0, [sp, #28]
   18400:	rsb	r0, r0, #65536	; 0x10000
   18404:	sub	r3, r3, #6528	; 0x1980
   18408:	sub	r3, r3, #25
   1840c:	str	r3, [sp, #32]
   18410:	add	r0, r0, r0, lsr #31
   18414:	asr	r0, r0, #1
   18418:	str	r0, [sp, #20]
   1841c:	str	r0, [sp, #24]
   18420:	b	18448 <raspicamcontrol_zoom_in_zoom_out@@Base+0x108>
   18424:	cmp	r9, #1
   18428:	beq	184a4 <raspicamcontrol_zoom_in_zoom_out@@Base+0x164>
   1842c:	cmp	r9, #2
   18430:	bne	18514 <raspicamcontrol_zoom_in_zoom_out@@Base+0x1d4>
   18434:	mov	r3, #65536	; 0x10000
   18438:	str	r0, [sp, #20]
   1843c:	str	r0, [sp, #24]
   18440:	str	r3, [sp, #28]
   18444:	str	r3, [sp, #32]
   18448:	mov	r1, r6
   1844c:	ldr	r0, [r7, #16]
   18450:	bl	12b28 <mmal_port_parameter_set@plt>
   18454:	bl	19f74 <mmal_status_to_int@@Base>
   18458:	cmp	r0, #0
   1845c:	bne	184d8 <raspicamcontrol_zoom_in_zoom_out@@Base+0x198>
   18460:	vldr	s9, [sp, #20]
   18464:	vcvt.f64.s32	d6, s9
   18468:	vldr	s9, [sp, #28]
   1846c:	vldr	d7, [pc, #188]	; 18530 <raspicamcontrol_zoom_in_zoom_out@@Base+0x1f0>
   18470:	vcvt.f64.s32	d5, s9
   18474:	vmul.f64	d6, d6, d7
   18478:	vmul.f64	d7, d5, d7
   1847c:	vstr	d6, [r8, #8]
   18480:	vstr	d6, [r8]
   18484:	vstr	d7, [r8, #24]
   18488:	vstr	d7, [r8, #16]
   1848c:	b	183c4 <raspicamcontrol_zoom_in_zoom_out@@Base+0x84>
   18490:	movw	r3, #9830	; 0x2666
   18494:	movw	r0, #27853	; 0x6ccd
   18498:	str	r3, [sp, #28]
   1849c:	str	r3, [sp, #32]
   184a0:	b	18418 <raspicamcontrol_zoom_in_zoom_out@@Base+0xd8>
   184a4:	ldr	r2, [sp, #28]
   184a8:	add	r3, r2, #6528	; 0x1980
   184ac:	add	r3, r3, #25
   184b0:	cmp	r2, r3
   184b4:	strls	r3, [sp, #28]
   184b8:	rsbls	r0, r3, #65536	; 0x10000
   184bc:	strls	r3, [sp, #32]
   184c0:	movhi	r3, #65536	; 0x10000
   184c4:	strhi	r3, [sp, #28]
   184c8:	addls	r0, r0, r0, lsr #31
   184cc:	strhi	r3, [sp, #32]
   184d0:	asrls	r0, r0, #1
   184d4:	b	18418 <raspicamcontrol_zoom_in_zoom_out@@Base+0xd8>
   184d8:	ldr	r3, [pc, #96]	; 18540 <raspicamcontrol_zoom_in_zoom_out@@Base+0x200>
   184dc:	ldr	r0, [r4, r3]
   184e0:	ldr	r3, [r0]
   184e4:	cmp	r3, #1
   184e8:	movls	r0, #1
   184ec:	bls	183c4 <raspicamcontrol_zoom_in_zoom_out@@Base+0x84>
   184f0:	ldr	ip, [sp, #28]
   184f4:	mov	r1, #2
   184f8:	ldr	r2, [pc, #72]	; 18548 <raspicamcontrol_zoom_in_zoom_out@@Base+0x208>
   184fc:	ldr	r3, [sp, #20]
   18500:	add	r2, pc, r2
   18504:	str	ip, [sp]
   18508:	bl	12858 <vcos_log_impl@plt>
   1850c:	mov	r0, #1
   18510:	b	183c4 <raspicamcontrol_zoom_in_zoom_out@@Base+0x84>
   18514:	ldr	r0, [sp, #28]
   18518:	rsb	r0, r0, #65536	; 0x10000
   1851c:	add	r0, r0, r0, lsr #31
   18520:	asr	r0, r0, #1
   18524:	b	18418 <raspicamcontrol_zoom_in_zoom_out@@Base+0xd8>
   18528:	bl	129a8 <__stack_chk_fail@plt>
   1852c:	nop	{0}
   18530:	andeq	r0, r0, r0
   18534:	cdpcc	0, 15, cr0, cr0, cr0, {0}
   18538:	andeq	r9, r1, r0, lsr #25
   1853c:	muleq	r0, r0, r1
   18540:	andeq	r0, r0, ip, lsl #3
   18544:	andeq	r5, r0, r8, lsr fp
   18548:	andeq	r5, r0, r4, lsr sl

0001854c <raspicamcontrol_set_shutter_speed@@Base>:
   1854c:	cmp	r0, #0
   18550:	push	{r3, lr}
   18554:	beq	18574 <raspicamcontrol_set_shutter_speed@@Base+0x28>
   18558:	mov	r2, r1
   1855c:	ldr	r0, [r0, #16]
   18560:	mov	r1, #67	; 0x43
   18564:	movt	r1, #1
   18568:	bl	12918 <mmal_port_parameter_set_uint32@plt>
   1856c:	pop	{r3, lr}
   18570:	b	19f74 <mmal_status_to_int@@Base>
   18574:	mov	r0, #1
   18578:	pop	{r3, pc}

0001857c <raspicamcontrol_set_DRC@@Base>:
   1857c:	ldr	r2, [pc, #104]	; 185ec <raspicamcontrol_set_DRC@@Base+0x70>
   18580:	mov	r3, #42	; 0x2a
   18584:	push	{r4, lr}
   18588:	add	r2, pc, r2
   1858c:	ldr	r4, [pc, #92]	; 185f0 <raspicamcontrol_set_DRC@@Base+0x74>
   18590:	sub	sp, sp, #16
   18594:	movt	r3, #1
   18598:	cmp	r0, #0
   1859c:	mov	ip, #12
   185a0:	ldr	r4, [r2, r4]
   185a4:	moveq	r0, #1
   185a8:	str	r3, [sp]
   185ac:	str	r1, [sp, #8]
   185b0:	ldr	r3, [r4]
   185b4:	str	ip, [sp, #4]
   185b8:	str	r3, [sp, #12]
   185bc:	beq	185d0 <raspicamcontrol_set_DRC@@Base+0x54>
   185c0:	mov	r1, sp
   185c4:	ldr	r0, [r0, #16]
   185c8:	bl	12b28 <mmal_port_parameter_set@plt>
   185cc:	bl	19f74 <mmal_status_to_int@@Base>
   185d0:	ldr	r2, [sp, #12]
   185d4:	ldr	r3, [r4]
   185d8:	cmp	r2, r3
   185dc:	bne	185e8 <raspicamcontrol_set_DRC@@Base+0x6c>
   185e0:	add	sp, sp, #16
   185e4:	pop	{r4, pc}
   185e8:	bl	129a8 <__stack_chk_fail@plt>
   185ec:	andeq	r9, r1, r0, ror sl
   185f0:	muleq	r0, r0, r1

000185f4 <raspicamcontrol_set_stats_pass@@Base>:
   185f4:	cmp	r0, #0
   185f8:	push	{r3, lr}
   185fc:	beq	1861c <raspicamcontrol_set_stats_pass@@Base+0x28>
   18600:	mov	r2, r1
   18604:	ldr	r0, [r0, #16]
   18608:	mov	r1, #54	; 0x36
   1860c:	movt	r1, #1
   18610:	bl	12c9c <mmal_port_parameter_set_boolean@plt>
   18614:	pop	{r3, lr}
   18618:	b	19f74 <mmal_status_to_int@@Base>
   1861c:	mov	r0, #1
   18620:	pop	{r3, pc}

00018624 <raspicamcontrol_set_annotate@@Base>:
   18624:	ldr	ip, [pc, #700]	; 188e8 <raspicamcontrol_set_annotate@@Base+0x2c4>
   18628:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1862c:	add	ip, pc, ip
   18630:	ldr	lr, [pc, #692]	; 188ec <raspicamcontrol_set_annotate@@Base+0x2c8>
   18634:	sub	sp, sp, #636	; 0x27c
   18638:	add	r4, sp, #48	; 0x30
   1863c:	mov	r7, r3
   18640:	mov	r9, #324	; 0x144
   18644:	mov	sl, r1
   18648:	ldr	r5, [ip, lr]
   1864c:	mov	r6, r0
   18650:	mov	r8, r2
   18654:	mov	r0, r4
   18658:	mov	r2, r9
   1865c:	mov	r1, #0
   18660:	ldr	r3, [r5]
   18664:	str	r3, [sp, #628]	; 0x274
   18668:	bl	12b4c <memset@plt>
   1866c:	cmp	sl, #0
   18670:	mov	r3, #73	; 0x49
   18674:	str	r9, [sp, #52]	; 0x34
   18678:	movt	r3, #1
   1867c:	str	r3, [sp, #48]	; 0x30
   18680:	bne	186ac <raspicamcontrol_set_annotate@@Base+0x88>
   18684:	mov	r1, r4
   18688:	ldr	r0, [r6, #16]
   1868c:	bl	12b28 <mmal_port_parameter_set@plt>
   18690:	bl	19f74 <mmal_status_to_int@@Base>
   18694:	ldr	r2, [sp, #628]	; 0x274
   18698:	ldr	r3, [r5]
   1869c:	cmp	r2, r3
   186a0:	bne	188e4 <raspicamcontrol_set_annotate@@Base+0x2c0>
   186a4:	add	sp, sp, #636	; 0x27c
   186a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   186ac:	mov	r0, #0
   186b0:	add	r9, sp, #4
   186b4:	bl	12978 <time@plt>
   186b8:	add	r3, sp, #632	; 0x278
   186bc:	mov	fp, #1
   186c0:	str	r0, [r3, #-632]!	; 0xfffffd88
   186c4:	mov	r0, sp
   186c8:	bl	12a98 <localtime@plt>
   186cc:	mov	ip, r9
   186d0:	tst	sl, #3
   186d4:	mov	lr, r0
   186d8:	ldm	lr!, {r0, r1, r2, r3}
   186dc:	str	fp, [sp, #56]	; 0x38
   186e0:	stmia	ip!, {r0, r1, r2, r3}
   186e4:	ldm	lr!, {r0, r1, r2, r3}
   186e8:	stmia	ip!, {r0, r1, r2, r3}
   186ec:	ldm	lr, {r0, r1, r2}
   186f0:	stm	ip, {r0, r1, r2}
   186f4:	beq	18814 <raspicamcontrol_set_annotate@@Base+0x1f0>
   186f8:	tst	sl, #12
   186fc:	beq	187fc <raspicamcontrol_set_annotate@@Base+0x1d8>
   18700:	mov	r0, r8
   18704:	mov	r1, #37	; 0x25
   18708:	bl	12b04 <strchr@plt>
   1870c:	cmp	r0, #0
   18710:	beq	187fc <raspicamcontrol_set_annotate@@Base+0x1d8>
   18714:	mov	r3, r9
   18718:	mov	r2, r8
   1871c:	add	r0, sp, #104	; 0x68
   18720:	mov	r1, #256	; 0x100
   18724:	bl	12a80 <strftime@plt>
   18728:	mov	r3, #0
   1872c:	strb	r3, [sp, #359]	; 0x167
   18730:	tst	sl, #16
   18734:	ldr	ip, [sp, #672]	; 0x2a0
   18738:	ldr	r1, [sp, #680]	; 0x2a8
   1873c:	movne	r3, #1
   18740:	strne	r3, [sp, #60]	; 0x3c
   18744:	tst	sl, #64	; 0x40
   18748:	strb	r7, [sp, #103]	; 0x67
   1874c:	str	r1, [sp, #360]	; 0x168
   18750:	movne	r3, #1
   18754:	strne	r3, [sp, #64]	; 0x40
   18758:	tst	sl, #128	; 0x80
   1875c:	movne	r3, #1
   18760:	strne	r3, [sp, #68]	; 0x44
   18764:	tst	sl, #32
   18768:	movne	r3, #1
   1876c:	strne	r3, [sp, #72]	; 0x48
   18770:	tst	sl, #256	; 0x100
   18774:	movne	r3, #1
   18778:	strne	r3, [sp, #76]	; 0x4c
   1877c:	tst	sl, #512	; 0x200
   18780:	movne	r3, #1
   18784:	strne	r3, [sp, #80]	; 0x50
   18788:	tst	sl, #1024	; 0x400
   1878c:	movne	r3, #1
   18790:	strne	r3, [sp, #84]	; 0x54
   18794:	cmn	ip, #1
   18798:	strbne	ip, [sp, #100]	; 0x64
   1879c:	asrne	r3, ip, #8
   187a0:	strbne	r3, [sp, #101]	; 0x65
   187a4:	asrne	r3, ip, #16
   187a8:	ldr	ip, [sp, #676]	; 0x2a4
   187ac:	movne	r2, #1
   187b0:	moveq	r3, #0
   187b4:	strbne	r3, [sp, #102]	; 0x66
   187b8:	strne	r2, [sp, #96]	; 0x60
   187bc:	streq	r3, [sp, #96]	; 0x60
   187c0:	cmn	ip, #1
   187c4:	asrne	r3, ip, #8
   187c8:	strbne	r3, [sp, #93]	; 0x5d
   187cc:	movne	r2, #1
   187d0:	asrne	r3, ip, #16
   187d4:	moveq	r3, #0
   187d8:	strne	r2, [sp, #88]	; 0x58
   187dc:	strbne	r3, [sp, #94]	; 0x5e
   187e0:	streq	r3, [sp, #88]	; 0x58
   187e4:	ldr	r2, [sp, #684]	; 0x2ac
   187e8:	ldr	r3, [sp, #688]	; 0x2b0
   187ec:	strbne	ip, [sp, #92]	; 0x5c
   187f0:	str	r2, [sp, #364]	; 0x16c
   187f4:	str	r3, [sp, #368]	; 0x170
   187f8:	b	18684 <raspicamcontrol_set_annotate@@Base+0x60>
   187fc:	mov	r1, r8
   18800:	add	r0, sp, #104	; 0x68
   18804:	mov	r2, #256	; 0x100
   18808:	bl	12b58 <strncpy@plt>
   1880c:	mov	r3, #0
   18810:	strb	r3, [sp, #359]	; 0x167
   18814:	tst	sl, #8
   18818:	beq	18864 <raspicamcontrol_set_annotate@@Base+0x240>
   1881c:	ldrb	r3, [sp, #104]	; 0x68
   18820:	add	r8, sp, #372	; 0x174
   18824:	mov	r1, #32
   18828:	cmp	r3, #0
   1882c:	bne	188cc <raspicamcontrol_set_annotate@@Base+0x2a8>
   18830:	ldr	r2, [pc, #184]	; 188f0 <raspicamcontrol_set_annotate@@Base+0x2cc>
   18834:	mov	r3, r9
   18838:	mov	r0, r8
   1883c:	add	r2, pc, r2
   18840:	bl	12a80 <strftime@plt>
   18844:	add	fp, sp, #104	; 0x68
   18848:	mov	r0, fp
   1884c:	bl	12af8 <strlen@plt>
   18850:	mov	r1, r8
   18854:	mov	r3, #256	; 0x100
   18858:	rsb	r2, r0, #255	; 0xff
   1885c:	mov	r0, fp
   18860:	bl	1287c <__strncat_chk@plt>
   18864:	tst	sl, #4
   18868:	beq	18730 <raspicamcontrol_set_annotate@@Base+0x10c>
   1886c:	ldrb	r3, [sp, #104]	; 0x68
   18870:	add	r8, sp, #372	; 0x174
   18874:	mov	r1, #32
   18878:	cmp	r3, #0
   1887c:	mov	r3, r9
   18880:	bne	188b8 <raspicamcontrol_set_annotate@@Base+0x294>
   18884:	ldr	r2, [pc, #104]	; 188f4 <raspicamcontrol_set_annotate@@Base+0x2d0>
   18888:	mov	r0, r8
   1888c:	add	r2, pc, r2
   18890:	bl	12a80 <strftime@plt>
   18894:	add	r9, sp, #104	; 0x68
   18898:	mov	r0, r9
   1889c:	bl	12af8 <strlen@plt>
   188a0:	mov	r1, r8
   188a4:	mov	r3, #256	; 0x100
   188a8:	rsb	r2, r0, #255	; 0xff
   188ac:	mov	r0, r9
   188b0:	bl	1287c <__strncat_chk@plt>
   188b4:	b	18730 <raspicamcontrol_set_annotate@@Base+0x10c>
   188b8:	ldr	r2, [pc, #56]	; 188f8 <raspicamcontrol_set_annotate@@Base+0x2d4>
   188bc:	mov	r0, r8
   188c0:	add	r2, pc, r2
   188c4:	bl	12a80 <strftime@plt>
   188c8:	b	18894 <raspicamcontrol_set_annotate@@Base+0x270>
   188cc:	ldr	r2, [pc, #40]	; 188fc <raspicamcontrol_set_annotate@@Base+0x2d8>
   188d0:	mov	r3, r9
   188d4:	mov	r0, r8
   188d8:	add	r2, pc, r2
   188dc:	bl	12a80 <strftime@plt>
   188e0:	b	18844 <raspicamcontrol_set_annotate@@Base+0x220>
   188e4:	bl	129a8 <__stack_chk_fail@plt>
   188e8:	andeq	r9, r1, ip, asr #19
   188ec:	muleq	r0, r0, r1
   188f0:	andeq	r5, r0, r8, lsr #14
   188f4:	andeq	r5, r0, r0, ror #13
   188f8:	andeq	r5, r0, r8, lsr #13
   188fc:	andeq	r5, r0, r8, lsl #13

00018900 <raspicamcontrol_set_stereo_mode@@Base>:
   18900:	push	{r4, r5, r6, r7, r8, r9, lr}
   18904:	mov	r4, r1
   18908:	ldr	lr, [pc, #128]	; 18990 <raspicamcontrol_set_stereo_mode@@Base+0x90>
   1890c:	mov	r8, r0
   18910:	ldr	ip, [pc, #124]	; 18994 <raspicamcontrol_set_stereo_mode@@Base+0x94>
   18914:	sub	sp, sp, #28
   18918:	add	lr, pc, lr
   1891c:	ldr	r5, [pc, #116]	; 18998 <raspicamcontrol_set_stereo_mode@@Base+0x98>
   18920:	add	lr, lr, #152	; 0x98
   18924:	ldr	r7, [r1, #8]
   18928:	add	ip, pc, ip
   1892c:	ldm	lr!, {r0, r1, r2, r3}
   18930:	cmp	r7, #0
   18934:	ldr	r5, [ip, r5]
   18938:	mov	ip, sp
   1893c:	stmia	ip!, {r0, r1, r2, r3}
   18940:	mov	r1, sp
   18944:	ldrne	r2, [r4, #12]
   18948:	mov	r0, r8
   1894c:	ldrne	r3, [r4, #16]
   18950:	ldr	lr, [lr]
   18954:	ldr	r9, [r5]
   18958:	strne	r2, [sp, #12]
   1895c:	str	lr, [ip]
   18960:	strne	r7, [sp, #8]
   18964:	strne	r3, [sp, #16]
   18968:	str	r9, [sp, #20]
   1896c:	bl	12b28 <mmal_port_parameter_set@plt>
   18970:	bl	19f74 <mmal_status_to_int@@Base>
   18974:	ldr	r2, [sp, #20]
   18978:	ldr	r3, [r5]
   1897c:	cmp	r2, r3
   18980:	bne	1898c <raspicamcontrol_set_stereo_mode@@Base+0x8c>
   18984:	add	sp, sp, #28
   18988:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1898c:	bl	129a8 <__stack_chk_fail@plt>
   18990:	andeq	r5, r0, r4, lsr #2
   18994:	ldrdeq	r9, [r1], -r0
   18998:	muleq	r0, r0, r1

0001899c <raspicamcontrol_set_gains@@Base>:
   1899c:	push	{r4, r5, lr}
   189a0:	vpush	{d8}
   189a4:	subs	r5, r0, #0
   189a8:	sub	sp, sp, #12
   189ac:	mov	r3, #65536	; 0x10000
   189b0:	vmov.f32	s17, s1
   189b4:	str	r3, [sp, #4]
   189b8:	beq	18a20 <raspicamcontrol_set_gains@@Base+0x84>
   189bc:	vldr	s16, [pc, #108]	; 18a30 <raspicamcontrol_set_gains@@Base+0x94>
   189c0:	add	r4, sp, #8
   189c4:	mov	r1, #89	; 0x59
   189c8:	ldr	r0, [r5, #16]
   189cc:	vmul.f32	s0, s0, s16
   189d0:	movt	r1, #1
   189d4:	vcvt.u32.f32	s0, s0
   189d8:	vmov	r3, s0
   189dc:	str	r3, [r4, #-8]!
   189e0:	ldm	r4, {r2, r3}
   189e4:	bl	12c00 <mmal_port_parameter_set_rational@plt>
   189e8:	cmp	r0, #0
   189ec:	bne	18a10 <raspicamcontrol_set_gains@@Base+0x74>
   189f0:	vmul.f32	s16, s17, s16
   189f4:	mov	r1, #90	; 0x5a
   189f8:	ldr	r0, [r5, #16]
   189fc:	movt	r1, #1
   18a00:	vcvt.u32.f32	s16, s16
   18a04:	vstr	s16, [sp]
   18a08:	ldm	r4, {r2, r3}
   18a0c:	bl	12c00 <mmal_port_parameter_set_rational@plt>
   18a10:	add	sp, sp, #12
   18a14:	vpop	{d8}
   18a18:	pop	{r4, r5, lr}
   18a1c:	b	19f74 <mmal_status_to_int@@Base>
   18a20:	mov	r0, #1
   18a24:	add	sp, sp, #12
   18a28:	vpop	{d8}
   18a2c:	pop	{r4, r5, pc}
   18a30:	strmi	r0, [r0, r0]

00018a34 <raspicamcontrol_set_all_parameters@@Base>:
   18a34:	push	{r4, r5, r6, r7, r8, lr}
   18a38:	sub	sp, sp, #48	; 0x30
   18a3c:	ldr	r6, [pc, #576]	; 18c84 <raspicamcontrol_set_all_parameters@@Base+0x250>
   18a40:	mov	r4, r1
   18a44:	ldr	r3, [pc, #572]	; 18c88 <raspicamcontrol_set_all_parameters@@Base+0x254>
   18a48:	mov	r5, r0
   18a4c:	add	r6, pc, r6
   18a50:	ldr	r1, [r1, #12]
   18a54:	ldr	r7, [r6, r3]
   18a58:	ldr	r3, [r7]
   18a5c:	str	r3, [sp, #44]	; 0x2c
   18a60:	bl	17444 <raspicamcontrol_set_saturation@@Base>
   18a64:	ldr	r1, [r4]
   18a68:	mov	r8, r0
   18a6c:	mov	r0, r5
   18a70:	bl	174d4 <raspicamcontrol_set_sharpness@@Base>
   18a74:	ldr	r1, [r4, #4]
   18a78:	add	r8, r8, r0
   18a7c:	mov	r0, r5
   18a80:	bl	17564 <raspicamcontrol_set_contrast@@Base>
   18a84:	ldr	r1, [r4, #8]
   18a88:	add	r8, r8, r0
   18a8c:	mov	r0, r5
   18a90:	bl	175f4 <raspicamcontrol_set_brightness@@Base>
   18a94:	ldr	r1, [r4, #16]
   18a98:	add	r8, r8, r0
   18a9c:	mov	r0, r5
   18aa0:	bl	17680 <raspicamcontrol_set_ISO@@Base>
   18aa4:	ldr	r1, [r4, #20]
   18aa8:	add	r8, r8, r0
   18aac:	mov	r0, r5
   18ab0:	bl	17728 <raspicamcontrol_set_video_stabilisation@@Base>
   18ab4:	ldr	r1, [r4, #24]
   18ab8:	add	r8, r8, r0
   18abc:	mov	r0, r5
   18ac0:	bl	17758 <raspicamcontrol_set_exposure_compensation@@Base>
   18ac4:	ldr	r1, [r4, #28]
   18ac8:	add	r8, r8, r0
   18acc:	mov	r0, r5
   18ad0:	bl	17788 <raspicamcontrol_set_exposure_mode@@Base>
   18ad4:	ldr	r1, [r4, #96]	; 0x60
   18ad8:	add	r8, r8, r0
   18adc:	mov	r0, r5
   18ae0:	bl	17800 <raspicamcontrol_set_flicker_avoid_mode@@Base>
   18ae4:	ldr	r1, [r4, #32]
   18ae8:	add	r8, r8, r0
   18aec:	mov	r0, r5
   18af0:	bl	176b0 <raspicamcontrol_set_metering_mode@@Base>
   18af4:	ldr	r1, [r4, #36]	; 0x24
   18af8:	add	r8, r8, r0
   18afc:	mov	r0, r5
   18b00:	bl	17878 <raspicamcontrol_set_awb_mode@@Base>
   18b04:	vldr	s0, [r4, #148]	; 0x94
   18b08:	vldr	s1, [r4, #152]	; 0x98
   18b0c:	add	r8, r8, r0
   18b10:	mov	r0, r5
   18b14:	bl	178f0 <raspicamcontrol_set_awb_gains@@Base>
   18b18:	ldr	r1, [r4, #40]	; 0x28
   18b1c:	add	r8, r8, r0
   18b20:	mov	r0, r5
   18b24:	bl	179d4 <raspicamcontrol_set_imageFX@@Base>
   18b28:	add	r1, r4, #84	; 0x54
   18b2c:	add	r8, r8, r0
   18b30:	mov	r0, r5
   18b34:	bl	17a4c <raspicamcontrol_set_colourFX@@Base>
   18b38:	ldr	r1, [r4, #100]	; 0x64
   18b3c:	add	r8, r8, r0
   18b40:	mov	r0, r5
   18b44:	bl	17aec <raspicamcontrol_set_rotation@@Base>
   18b48:	ldr	r2, [r4, #108]	; 0x6c
   18b4c:	ldr	r1, [r4, #104]	; 0x68
   18b50:	add	r8, r8, r0
   18b54:	mov	r0, r5
   18b58:	bl	17b84 <raspicamcontrol_set_flips@@Base>
   18b5c:	vldr	d0, [r4, #112]	; 0x70
   18b60:	vldr	d1, [r4, #120]	; 0x78
   18b64:	vldr	d2, [r4, #128]	; 0x80
   18b68:	vldr	d3, [r4, #136]	; 0x88
   18b6c:	add	r8, r8, r0
   18b70:	mov	r0, r5
   18b74:	bl	18288 <raspicamcontrol_set_ROI@@Base>
   18b78:	ldr	r1, [r4, #144]	; 0x90
   18b7c:	add	r8, r8, r0
   18b80:	mov	r0, r5
   18b84:	bl	1854c <raspicamcontrol_set_shutter_speed@@Base>
   18b88:	ldr	r1, [r4, #156]	; 0x9c
   18b8c:	add	r8, r8, r0
   18b90:	mov	r0, r5
   18b94:	bl	1857c <raspicamcontrol_set_DRC@@Base>
   18b98:	ldr	r1, [r4, #160]	; 0xa0
   18b9c:	add	r8, r8, r0
   18ba0:	mov	r0, r5
   18ba4:	bl	185f4 <raspicamcontrol_set_stats_pass@@Base>
   18ba8:	ldr	ip, [r4, #428]	; 0x1ac
   18bac:	ldr	r3, [r4, #424]	; 0x1a8
   18bb0:	add	r2, r4, #168	; 0xa8
   18bb4:	ldr	r1, [r4, #164]	; 0xa4
   18bb8:	str	ip, [sp]
   18bbc:	ldr	ip, [r4, #432]	; 0x1b0
   18bc0:	str	ip, [sp, #4]
   18bc4:	ldr	ip, [r4, #436]	; 0x1b4
   18bc8:	str	ip, [sp, #8]
   18bcc:	ldr	ip, [r4, #440]	; 0x1b8
   18bd0:	str	ip, [sp, #12]
   18bd4:	ldr	ip, [r4, #444]	; 0x1bc
   18bd8:	str	ip, [sp, #16]
   18bdc:	add	r8, r8, r0
   18be0:	mov	r0, r5
   18be4:	bl	18624 <raspicamcontrol_set_annotate@@Base>
   18be8:	vldr	s0, [r4, #468]	; 0x1d4
   18bec:	vldr	s1, [r4, #472]	; 0x1d8
   18bf0:	add	r8, r8, r0
   18bf4:	mov	r0, r5
   18bf8:	bl	1899c <raspicamcontrol_set_gains@@Base>
   18bfc:	ldr	r3, [r4, #476]	; 0x1dc
   18c00:	cmp	r3, #0
   18c04:	add	r4, r8, r0
   18c08:	bne	18c28 <raspicamcontrol_set_all_parameters@@Base+0x1f4>
   18c0c:	ldr	r2, [sp, #44]	; 0x2c
   18c10:	mov	r0, r4
   18c14:	ldr	r3, [r7]
   18c18:	cmp	r2, r3
   18c1c:	bne	18c80 <raspicamcontrol_set_all_parameters@@Base+0x24c>
   18c20:	add	sp, sp, #48	; 0x30
   18c24:	pop	{r4, r5, r6, r7, r8, pc}
   18c28:	ldr	r3, [pc, #92]	; 18c8c <raspicamcontrol_set_all_parameters@@Base+0x258>
   18c2c:	add	ip, sp, #28
   18c30:	add	r3, pc, r3
   18c34:	add	r3, r3, #172	; 0xac
   18c38:	ldm	r3, {r0, r1, r2, r3}
   18c3c:	stm	ip, {r0, r1, r2, r3}
   18c40:	mov	r1, ip
   18c44:	ldr	r0, [r5, #16]
   18c48:	bl	12b28 <mmal_port_parameter_set@plt>
   18c4c:	subs	r5, r0, #0
   18c50:	beq	18c78 <raspicamcontrol_set_all_parameters@@Base+0x244>
   18c54:	ldr	r3, [pc, #52]	; 18c90 <raspicamcontrol_set_all_parameters@@Base+0x25c>
   18c58:	ldr	r0, [r6, r3]
   18c5c:	ldr	r3, [r0]
   18c60:	cmp	r3, #1
   18c64:	bls	18c78 <raspicamcontrol_set_all_parameters@@Base+0x244>
   18c68:	ldr	r2, [pc, #36]	; 18c94 <raspicamcontrol_set_all_parameters@@Base+0x260>
   18c6c:	mov	r1, #2
   18c70:	add	r2, pc, r2
   18c74:	bl	12858 <vcos_log_impl@plt>
   18c78:	add	r4, r5, r4
   18c7c:	b	18c0c <raspicamcontrol_set_all_parameters@@Base+0x1d8>
   18c80:	bl	129a8 <__stack_chk_fail@plt>
   18c84:	andeq	r9, r1, ip, lsr #11
   18c88:	muleq	r0, r0, r1
   18c8c:	andeq	r4, r0, ip, lsl #28
   18c90:	andeq	r0, r0, ip, lsl #3
   18c94:	andeq	r5, r0, r0, lsl #6

00018c98 <raspicamcontrol_check_configuration@@Base>:
   18c98:	push	{r4, r5, r6, r7, r8, r9, lr}
   18c9c:	sub	sp, sp, #108	; 0x6c
   18ca0:	ldr	r5, [pc, #420]	; 18e4c <raspicamcontrol_check_configuration@@Base+0x1b4>
   18ca4:	add	r8, sp, #24
   18ca8:	ldr	r3, [pc, #416]	; 18e50 <raspicamcontrol_check_configuration@@Base+0x1b8>
   18cac:	mov	r6, #0
   18cb0:	add	r5, pc, r5
   18cb4:	mov	r1, r6
   18cb8:	mov	r2, #76	; 0x4c
   18cbc:	mov	r9, r0
   18cc0:	ldr	r7, [r5, r3]
   18cc4:	mov	r0, r8
   18cc8:	add	r4, sp, #20
   18ccc:	str	r6, [sp, #20]
   18cd0:	ldr	r3, [r7]
   18cd4:	str	r3, [sp, #100]	; 0x64
   18cd8:	bl	12b4c <memset@plt>
   18cdc:	ldr	r2, [pc, #368]	; 18e54 <raspicamcontrol_check_configuration@@Base+0x1bc>
   18ce0:	mov	r0, r4
   18ce4:	mov	r1, #80	; 0x50
   18ce8:	str	r6, [sp, #16]
   18cec:	add	r2, pc, r2
   18cf0:	bl	129d8 <vc_gencmd@plt>
   18cf4:	cmp	r0, r6
   18cf8:	bne	18d10 <raspicamcontrol_check_configuration@@Base+0x78>
   18cfc:	ldr	r1, [pc, #340]	; 18e58 <raspicamcontrol_check_configuration@@Base+0x1c0>
   18d00:	mov	r0, r4
   18d04:	add	r2, sp, #16
   18d08:	add	r1, pc, r1
   18d0c:	bl	128e8 <vc_gencmd_number_property@plt>
   18d10:	mov	ip, #0
   18d14:	mov	r2, #76	; 0x4c
   18d18:	mov	r1, ip
   18d1c:	mov	r0, r8
   18d20:	str	ip, [sp, #12]
   18d24:	str	ip, [sp, #20]
   18d28:	ldr	r6, [sp, #16]
   18d2c:	str	ip, [sp, #16]
   18d30:	bl	12b4c <memset@plt>
   18d34:	ldr	r2, [pc, #288]	; 18e5c <raspicamcontrol_check_configuration@@Base+0x1c4>
   18d38:	mov	r0, r4
   18d3c:	mov	r1, #80	; 0x50
   18d40:	add	r2, pc, r2
   18d44:	bl	129d8 <vc_gencmd@plt>
   18d48:	cmp	r0, #0
   18d4c:	bne	18d78 <raspicamcontrol_check_configuration@@Base+0xe0>
   18d50:	ldr	r1, [pc, #264]	; 18e60 <raspicamcontrol_check_configuration@@Base+0x1c8>
   18d54:	add	r2, sp, #12
   18d58:	mov	r0, r4
   18d5c:	add	r1, pc, r1
   18d60:	bl	128e8 <vc_gencmd_number_property@plt>
   18d64:	ldr	r1, [pc, #248]	; 18e64 <raspicamcontrol_check_configuration@@Base+0x1cc>
   18d68:	mov	r0, r4
   18d6c:	add	r2, sp, #16
   18d70:	add	r1, pc, r1
   18d74:	bl	128e8 <vc_gencmd_number_property@plt>
   18d78:	ldr	r2, [sp, #12]
   18d7c:	cmp	r2, #0
   18d80:	bne	18dc0 <raspicamcontrol_check_configuration@@Base+0x128>
   18d84:	ldr	r3, [pc, #220]	; 18e68 <raspicamcontrol_check_configuration@@Base+0x1d0>
   18d88:	ldr	r0, [r5, r3]
   18d8c:	ldr	r3, [r0]
   18d90:	cmp	r3, #1
   18d94:	bls	18da8 <raspicamcontrol_check_configuration@@Base+0x110>
   18d98:	ldr	r2, [pc, #204]	; 18e6c <raspicamcontrol_check_configuration@@Base+0x1d4>
   18d9c:	mov	r1, #2
   18da0:	add	r2, pc, r2
   18da4:	bl	12858 <vcos_log_impl@plt>
   18da8:	ldr	r2, [sp, #100]	; 0x64
   18dac:	ldr	r3, [r7]
   18db0:	cmp	r2, r3
   18db4:	bne	18e48 <raspicamcontrol_check_configuration@@Base+0x1b0>
   18db8:	add	sp, sp, #108	; 0x6c
   18dbc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18dc0:	cmp	r9, r6
   18dc4:	ble	18df8 <raspicamcontrol_check_configuration@@Base+0x160>
   18dc8:	ldr	r3, [pc, #152]	; 18e68 <raspicamcontrol_check_configuration@@Base+0x1d0>
   18dcc:	ldr	r0, [r5, r3]
   18dd0:	ldr	r3, [r0]
   18dd4:	cmp	r3, #1
   18dd8:	bls	18da8 <raspicamcontrol_check_configuration@@Base+0x110>
   18ddc:	ldr	r2, [pc, #140]	; 18e70 <raspicamcontrol_check_configuration@@Base+0x1d8>
   18de0:	mov	r3, r6
   18de4:	str	r9, [sp]
   18de8:	mov	r1, #2
   18dec:	add	r2, pc, r2
   18df0:	bl	12858 <vcos_log_impl@plt>
   18df4:	b	18da8 <raspicamcontrol_check_configuration@@Base+0x110>
   18df8:	ldr	r3, [sp, #16]
   18dfc:	cmp	r3, #0
   18e00:	ldr	r3, [pc, #96]	; 18e68 <raspicamcontrol_check_configuration@@Base+0x1d0>
   18e04:	ldr	r0, [r5, r3]
   18e08:	ldr	r3, [r0]
   18e0c:	bne	18e2c <raspicamcontrol_check_configuration@@Base+0x194>
   18e10:	cmp	r3, #1
   18e14:	bls	18da8 <raspicamcontrol_check_configuration@@Base+0x110>
   18e18:	ldr	r2, [pc, #84]	; 18e74 <raspicamcontrol_check_configuration@@Base+0x1dc>
   18e1c:	mov	r1, #2
   18e20:	add	r2, pc, r2
   18e24:	bl	12858 <vcos_log_impl@plt>
   18e28:	b	18da8 <raspicamcontrol_check_configuration@@Base+0x110>
   18e2c:	cmp	r3, #1
   18e30:	bls	18da8 <raspicamcontrol_check_configuration@@Base+0x110>
   18e34:	ldr	r2, [pc, #60]	; 18e78 <raspicamcontrol_check_configuration@@Base+0x1e0>
   18e38:	mov	r1, #2
   18e3c:	add	r2, pc, r2
   18e40:	bl	12858 <vcos_log_impl@plt>
   18e44:	b	18da8 <raspicamcontrol_check_configuration@@Base+0x110>
   18e48:	bl	129a8 <__stack_chk_fail@plt>
   18e4c:	andeq	r9, r1, r8, asr #6
   18e50:	muleq	r0, r0, r1
   18e54:	andeq	r5, r0, r0, lsr #5
   18e58:	andeq	r5, r0, ip, lsl #5
   18e5c:	andeq	r5, r0, r8, asr r2
   18e60:	andeq	r5, r0, r8, asr #4
   18e64:	andeq	r5, r0, r0, asr #4
   18e68:	andeq	r0, r0, ip, lsl #3
   18e6c:	andeq	r5, r0, ip, lsl r2
   18e70:	andeq	r5, r0, r0, asr #4
   18e74:	andeq	r5, r0, ip, lsl #5
   18e78:	andeq	r5, r0, ip, asr #5

00018e7c <default_camera_control_callback@@Base>:
   18e7c:	push	{r4, r5, r6, lr}
   18e80:	mov	r4, r1
   18e84:	ldr	r5, [pc, #340]	; 18fe0 <default_camera_control_callback@@Base+0x164>
   18e88:	sub	sp, sp, #16
   18e8c:	ldr	r0, [pc, #336]	; 18fe4 <default_camera_control_callback@@Base+0x168>
   18e90:	mov	r1, #1
   18e94:	add	r5, pc, r5
   18e98:	ldr	r2, [pc, #328]	; 18fe8 <default_camera_control_callback@@Base+0x16c>
   18e9c:	ldr	r3, [r4, #8]
   18ea0:	ldr	r0, [r5, r0]
   18ea4:	add	r2, pc, r2
   18ea8:	ldr	r0, [r0]
   18eac:	bl	12b94 <__fprintf_chk@plt>
   18eb0:	ldr	r3, [r4, #8]
   18eb4:	movw	r2, #20549	; 0x5045
   18eb8:	movt	r2, #18499	; 0x4843
   18ebc:	cmp	r3, r2
   18ec0:	beq	18f08 <default_camera_control_callback@@Base+0x8c>
   18ec4:	movw	r2, #21061	; 0x5245
   18ec8:	movt	r2, #20306	; 0x4f52
   18ecc:	cmp	r3, r2
   18ed0:	beq	18fac <default_camera_control_callback@@Base+0x130>
   18ed4:	ldr	r2, [pc, #272]	; 18fec <default_camera_control_callback@@Base+0x170>
   18ed8:	ldr	r0, [r5, r2]
   18edc:	ldr	r2, [r0]
   18ee0:	cmp	r2, #1
   18ee4:	bls	18ef8 <default_camera_control_callback@@Base+0x7c>
   18ee8:	ldr	r2, [pc, #256]	; 18ff0 <default_camera_control_callback@@Base+0x174>
   18eec:	mov	r1, #2
   18ef0:	add	r2, pc, r2
   18ef4:	bl	12858 <vcos_log_impl@plt>
   18ef8:	mov	r0, r4
   18efc:	add	sp, sp, #16
   18f00:	pop	{r4, r5, r6, lr}
   18f04:	b	12c48 <mmal_buffer_header_release@plt>
   18f08:	ldr	r6, [r4, #12]
   18f0c:	mov	r3, #69	; 0x45
   18f10:	movt	r3, #1
   18f14:	ldr	r2, [r6]
   18f18:	cmp	r2, r3
   18f1c:	bne	18ef8 <default_camera_control_callback@@Base+0x7c>
   18f20:	ldr	r3, [pc, #196]	; 18fec <default_camera_control_callback@@Base+0x170>
   18f24:	ldr	r5, [r5, r3]
   18f28:	ldr	r3, [r5]
   18f2c:	cmp	r3, #1
   18f30:	bls	18ef8 <default_camera_control_callback@@Base+0x7c>
   18f34:	ldr	ip, [r6, #12]
   18f38:	mov	r0, r5
   18f3c:	ldr	r3, [r6, #8]
   18f40:	mov	r1, #2
   18f44:	ldr	r2, [pc, #168]	; 18ff4 <default_camera_control_callback@@Base+0x178>
   18f48:	str	ip, [sp]
   18f4c:	ldr	ip, [r6, #16]
   18f50:	add	r2, pc, r2
   18f54:	str	ip, [sp, #4]
   18f58:	ldr	ip, [r6, #20]
   18f5c:	str	ip, [sp, #8]
   18f60:	ldr	ip, [r6, #24]
   18f64:	str	ip, [sp, #12]
   18f68:	bl	12858 <vcos_log_impl@plt>
   18f6c:	ldr	r3, [r5]
   18f70:	cmp	r3, #1
   18f74:	bls	18ef8 <default_camera_control_callback@@Base+0x7c>
   18f78:	ldr	ip, [r6, #32]
   18f7c:	mov	r0, r5
   18f80:	ldr	r3, [r6, #28]
   18f84:	mov	r1, #2
   18f88:	ldr	r2, [pc, #104]	; 18ff8 <default_camera_control_callback@@Base+0x17c>
   18f8c:	str	ip, [sp]
   18f90:	ldr	ip, [r6, #36]	; 0x24
   18f94:	add	r2, pc, r2
   18f98:	str	ip, [sp, #4]
   18f9c:	ldr	ip, [r6, #40]	; 0x28
   18fa0:	str	ip, [sp, #8]
   18fa4:	bl	12858 <vcos_log_impl@plt>
   18fa8:	b	18ef8 <default_camera_control_callback@@Base+0x7c>
   18fac:	ldr	r3, [pc, #56]	; 18fec <default_camera_control_callback@@Base+0x170>
   18fb0:	ldr	r0, [r5, r3]
   18fb4:	ldr	r3, [r0]
   18fb8:	cmp	r3, #1
   18fbc:	bls	18ef8 <default_camera_control_callback@@Base+0x7c>
   18fc0:	ldr	r2, [pc, #52]	; 18ffc <default_camera_control_callback@@Base+0x180>
   18fc4:	mov	r1, #2
   18fc8:	add	r2, pc, r2
   18fcc:	bl	12858 <vcos_log_impl@plt>
   18fd0:	mov	r0, r4
   18fd4:	add	sp, sp, #16
   18fd8:	pop	{r4, r5, r6, lr}
   18fdc:	b	12c48 <mmal_buffer_header_release@plt>
   18fe0:	andeq	r9, r1, r4, ror #2
   18fe4:	muleq	r0, r4, r1
   18fe8:	andeq	r5, r0, r4, lsr #5
   18fec:	andeq	r0, r0, ip, lsl #3
   18ff0:	andeq	r5, r0, r0, lsr r3
   18ff4:	andeq	r5, r0, ip, lsl r2
   18ff8:	andeq	r5, r0, r0, lsl r2
   18ffc:	strdeq	r5, [r0], -r4

00019000 <raspicli_get_command_id@@Base>:
   19000:	push	{r4, r5, r6, r7, r8, lr}
   19004:	subs	r4, r0, #0
   19008:	sub	sp, sp, #8
   1900c:	mov	r7, r1
   19010:	mov	r6, r2
   19014:	mov	r8, r3
   19018:	beq	190d8 <raspicli_get_command_id@@Base+0xd8>
   1901c:	cmp	r8, #0
   19020:	beq	19108 <raspicli_get_command_id@@Base+0x108>
   19024:	cmp	r6, #0
   19028:	beq	190a4 <raspicli_get_command_id@@Base+0xa4>
   1902c:	cmp	r8, #0
   19030:	cmpne	r4, #0
   19034:	movne	r5, #0
   19038:	moveq	r5, #1
   1903c:	beq	19098 <raspicli_get_command_id@@Base+0x98>
   19040:	cmp	r7, #0
   19044:	bgt	19068 <raspicli_get_command_id@@Base+0x68>
   19048:	b	19098 <raspicli_get_command_id@@Base+0x98>
   1904c:	ldr	r1, [r4, #8]
   19050:	bl	12894 <strcmp@plt>
   19054:	cmp	r0, #0
   19058:	beq	19084 <raspicli_get_command_id@@Base+0x84>
   1905c:	cmp	r5, r7
   19060:	add	r4, r4, #20
   19064:	beq	19098 <raspicli_get_command_id@@Base+0x98>
   19068:	mov	r0, r6
   1906c:	ldr	r1, [r4, #4]
   19070:	bl	12894 <strcmp@plt>
   19074:	add	r5, r5, #1
   19078:	cmp	r0, #0
   1907c:	mov	r0, r6
   19080:	bne	1904c <raspicli_get_command_id@@Base+0x4c>
   19084:	ldr	r3, [r4, #16]
   19088:	ldr	r0, [r4]
   1908c:	str	r3, [r8]
   19090:	add	sp, sp, #8
   19094:	pop	{r4, r5, r6, r7, r8, pc}
   19098:	mvn	r0, #0
   1909c:	add	sp, sp, #8
   190a0:	pop	{r4, r5, r6, r7, r8, pc}
   190a4:	ldr	r3, [pc, #140]	; 19138 <raspicli_get_command_id@@Base+0x138>
   190a8:	mov	r2, #69	; 0x45
   190ac:	ldr	r0, [pc, #136]	; 1913c <raspicli_get_command_id@@Base+0x13c>
   190b0:	add	r3, pc, r3
   190b4:	ldr	r1, [pc, #132]	; 19140 <raspicli_get_command_id@@Base+0x140>
   190b8:	str	r3, [sp]
   190bc:	add	r0, pc, r0
   190c0:	ldr	r3, [pc, #124]	; 19144 <raspicli_get_command_id@@Base+0x144>
   190c4:	add	r1, pc, r1
   190c8:	add	r3, pc, r3
   190cc:	bl	12bac <vcos_pthreads_logging_assert@plt>
   190d0:	mvn	r0, #0
   190d4:	b	19090 <raspicli_get_command_id@@Base+0x90>
   190d8:	ldr	r3, [pc, #104]	; 19148 <raspicli_get_command_id@@Base+0x148>
   190dc:	mov	r2, #67	; 0x43
   190e0:	ldr	r0, [pc, #100]	; 1914c <raspicli_get_command_id@@Base+0x14c>
   190e4:	add	r3, pc, r3
   190e8:	ldr	r1, [pc, #96]	; 19150 <raspicli_get_command_id@@Base+0x150>
   190ec:	str	r3, [sp]
   190f0:	add	r0, pc, r0
   190f4:	ldr	r3, [pc, #88]	; 19154 <raspicli_get_command_id@@Base+0x154>
   190f8:	add	r1, pc, r1
   190fc:	add	r3, pc, r3
   19100:	bl	12bac <vcos_pthreads_logging_assert@plt>
   19104:	b	1901c <raspicli_get_command_id@@Base+0x1c>
   19108:	ldr	r3, [pc, #72]	; 19158 <raspicli_get_command_id@@Base+0x158>
   1910c:	mov	r2, #68	; 0x44
   19110:	ldr	r0, [pc, #68]	; 1915c <raspicli_get_command_id@@Base+0x15c>
   19114:	add	r3, pc, r3
   19118:	ldr	r1, [pc, #64]	; 19160 <raspicli_get_command_id@@Base+0x160>
   1911c:	str	r3, [sp]
   19120:	add	r0, pc, r0
   19124:	ldr	r3, [pc, #56]	; 19164 <raspicli_get_command_id@@Base+0x164>
   19128:	add	r1, pc, r1
   1912c:	add	r3, pc, r3
   19130:	bl	12bac <vcos_pthreads_logging_assert@plt>
   19134:	b	19024 <raspicli_get_command_id@@Base+0x24>
   19138:	andeq	r5, r0, r4, lsl #20
   1913c:	andeq	r5, r0, r8, ror r9
   19140:	andeq	r5, r0, r0, asr #18
   19144:	strdeq	r4, [r0], -r0
   19148:			; <UNDEFINED> instruction: 0x000059b4
   1914c:	andeq	r5, r0, r4, asr #18
   19150:	andeq	r5, r0, ip, lsl #18
   19154:			; <UNDEFINED> instruction: 0x00004bbc
   19158:	muleq	r0, r0, r9
   1915c:	andeq	r5, r0, r4, lsl r9
   19160:	ldrdeq	r5, [r0], -ip
   19164:	andeq	r4, r0, ip, lsl #23

00019168 <raspicli_display_help@@Base>:
   19168:	cmp	r0, #0
   1916c:	ldr	r3, [pc, #160]	; 19214 <raspicli_display_help@@Base+0xac>
   19170:	push	{r4, r5, r6, r7, r8, lr}
   19174:	add	r3, pc, r3
   19178:	sub	sp, sp, #8
   1917c:	mov	r6, r1
   19180:	beq	191e0 <raspicli_display_help@@Base+0x78>
   19184:	cmp	r1, #0
   19188:	ble	191d8 <raspicli_display_help@@Base+0x70>
   1918c:	ldr	r2, [pc, #132]	; 19218 <raspicli_display_help@@Base+0xb0>
   19190:	mov	r4, r0
   19194:	ldr	r8, [pc, #128]	; 1921c <raspicli_display_help@@Base+0xb4>
   19198:	mov	r5, #0
   1919c:	ldr	r7, [r3, r2]
   191a0:	add	r8, pc, r8
   191a4:	ldr	ip, [r4, #4]
   191a8:	add	r5, r5, #1
   191ac:	ldr	r3, [r4, #8]
   191b0:	mov	r1, #1
   191b4:	ldr	r0, [r7]
   191b8:	mov	r2, r8
   191bc:	str	ip, [sp]
   191c0:	add	r4, r4, #20
   191c4:	ldr	ip, [r4, #-8]
   191c8:	str	ip, [sp, #4]
   191cc:	bl	12b94 <__fprintf_chk@plt>
   191d0:	cmp	r5, r6
   191d4:	bne	191a4 <raspicli_display_help@@Base+0x3c>
   191d8:	add	sp, sp, #8
   191dc:	pop	{r4, r5, r6, r7, r8, pc}
   191e0:	ldr	r3, [pc, #56]	; 19220 <raspicli_display_help@@Base+0xb8>
   191e4:	mov	r2, #102	; 0x66
   191e8:	ldr	r1, [pc, #52]	; 19224 <raspicli_display_help@@Base+0xbc>
   191ec:	add	r3, pc, r3
   191f0:	ldr	r0, [pc, #48]	; 19228 <raspicli_display_help@@Base+0xc0>
   191f4:	str	r3, [sp]
   191f8:	add	r1, pc, r1
   191fc:	ldr	r3, [pc, #40]	; 1922c <raspicli_display_help@@Base+0xc4>
   19200:	add	r0, pc, r0
   19204:	add	r1, r1, #24
   19208:	add	r3, pc, r3
   1920c:	bl	12bac <vcos_pthreads_logging_assert@plt>
   19210:	b	191d8 <raspicli_display_help@@Base+0x70>
   19214:	andeq	r8, r1, r4, lsl #29
   19218:	andeq	r0, r0, r4, lsr #3
   1921c:	andeq	r5, r0, r8, lsl r9
   19220:	andeq	r5, r0, ip, lsr #17
   19224:	andeq	r5, r0, ip, lsl #16
   19228:	andeq	r5, r0, r4, lsr r8
   1922c:			; <UNDEFINED> instruction: 0x00004ab0

00019230 <raspicli_map_xref@@Base>:
   19230:	push	{r3, r4, r5, r6, r7, lr}
   19234:	subs	r7, r2, #0
   19238:	mov	r6, r0
   1923c:	ble	19278 <raspicli_map_xref@@Base+0x48>
   19240:	mov	r4, r1
   19244:	mov	r5, #0
   19248:	b	19258 <raspicli_map_xref@@Base+0x28>
   1924c:	cmp	r5, r7
   19250:	add	r4, r4, #8
   19254:	beq	19278 <raspicli_map_xref@@Base+0x48>
   19258:	mov	r0, r6
   1925c:	ldr	r1, [r4]
   19260:	bl	129cc <strcasecmp@plt>
   19264:	add	r5, r5, #1
   19268:	cmp	r0, #0
   1926c:	bne	1924c <raspicli_map_xref@@Base+0x1c>
   19270:	ldr	r0, [r4, #4]
   19274:	pop	{r3, r4, r5, r6, r7, pc}
   19278:	mvn	r0, #0
   1927c:	pop	{r3, r4, r5, r6, r7, pc}

00019280 <raspicli_unmap_xref@@Base>:
   19280:	cmp	r2, #0
   19284:	push	{r4}		; (str r4, [sp, #-4]!)
   19288:	ble	192c4 <raspicli_unmap_xref@@Base+0x44>
   1928c:	ldr	r3, [r1, #4]
   19290:	cmp	r3, r0
   19294:	addne	r1, r1, #8
   19298:	movne	r3, #0
   1929c:	bne	192b0 <raspicli_unmap_xref@@Base+0x30>
   192a0:	b	192d0 <raspicli_unmap_xref@@Base+0x50>
   192a4:	ldr	ip, [r1, #-4]
   192a8:	cmp	ip, r0
   192ac:	beq	192d4 <raspicli_unmap_xref@@Base+0x54>
   192b0:	add	r3, r3, #1
   192b4:	mov	r4, r1
   192b8:	cmp	r3, r2
   192bc:	add	r1, r1, #8
   192c0:	bne	192a4 <raspicli_unmap_xref@@Base+0x24>
   192c4:	mov	r0, #0
   192c8:	pop	{r4}		; (ldr r4, [sp], #4)
   192cc:	bx	lr
   192d0:	mov	r4, r1
   192d4:	ldr	r0, [r4]
   192d8:	pop	{r4}		; (ldr r4, [sp], #4)
   192dc:	bx	lr

000192e0 <raspipreview_create@@Base>:
   192e0:	push	{r4, r5, r6, r7, lr}
   192e4:	sub	sp, sp, #100	; 0x64
   192e8:	ldr	r4, [pc, #552]	; 19518 <raspipreview_create@@Base+0x238>
   192ec:	mov	r3, #0
   192f0:	ldr	r1, [pc, #548]	; 1951c <raspipreview_create@@Base+0x23c>
   192f4:	mov	r7, r0
   192f8:	add	r4, pc, r4
   192fc:	ldr	r2, [r0]
   19300:	ldr	r5, [r4, r1]
   19304:	cmp	r2, r3
   19308:	str	r3, [sp, #4]
   1930c:	ldr	r3, [r5]
   19310:	str	r3, [sp, #92]	; 0x5c
   19314:	bne	1935c <raspipreview_create@@Base+0x7c>
   19318:	ldr	r0, [pc, #512]	; 19520 <raspipreview_create@@Base+0x240>
   1931c:	add	r1, sp, #4
   19320:	add	r0, pc, r0
   19324:	bl	128b8 <mmal_component_create@plt>
   19328:	subs	r6, r0, #0
   1932c:	beq	193a0 <raspipreview_create@@Base+0xc0>
   19330:	ldr	r3, [pc, #492]	; 19524 <raspipreview_create@@Base+0x244>
   19334:	ldr	r0, [r4, r3]
   19338:	ldr	r3, [r0]
   1933c:	cmp	r3, #1
   19340:	bls	19484 <raspipreview_create@@Base+0x1a4>
   19344:	ldr	r2, [pc, #476]	; 19528 <raspipreview_create@@Base+0x248>
   19348:	mov	r1, #2
   1934c:	add	r2, pc, r2
   19350:	bl	12858 <vcos_log_impl@plt>
   19354:	ldr	r0, [sp, #4]
   19358:	b	19488 <raspipreview_create@@Base+0x1a8>
   1935c:	ldr	r0, [pc, #456]	; 1952c <raspipreview_create@@Base+0x24c>
   19360:	add	r1, sp, #4
   19364:	add	r0, pc, r0
   19368:	bl	128b8 <mmal_component_create@plt>
   1936c:	subs	r6, r0, #0
   19370:	beq	193e0 <raspipreview_create@@Base+0x100>
   19374:	ldr	r3, [pc, #424]	; 19524 <raspipreview_create@@Base+0x244>
   19378:	ldr	r0, [r4, r3]
   1937c:	ldr	r3, [r0]
   19380:	cmp	r3, #1
   19384:	bls	19484 <raspipreview_create@@Base+0x1a4>
   19388:	ldr	r2, [pc, #416]	; 19530 <raspipreview_create@@Base+0x250>
   1938c:	mov	r1, #2
   19390:	add	r2, pc, r2
   19394:	bl	12858 <vcos_log_impl@plt>
   19398:	ldr	r0, [sp, #4]
   1939c:	b	19488 <raspipreview_create@@Base+0x1a8>
   193a0:	ldr	r0, [sp, #4]
   193a4:	bl	12b64 <mmal_component_enable@plt>
   193a8:	subs	r6, r0, #0
   193ac:	beq	194e8 <raspipreview_create@@Base+0x208>
   193b0:	ldr	r3, [pc, #364]	; 19524 <raspipreview_create@@Base+0x244>
   193b4:	ldr	r0, [r4, r3]
   193b8:	ldr	r3, [r0]
   193bc:	cmp	r3, #1
   193c0:	bls	19484 <raspipreview_create@@Base+0x1a4>
   193c4:	ldr	r2, [pc, #360]	; 19534 <raspipreview_create@@Base+0x254>
   193c8:	mov	r1, #2
   193cc:	mov	r3, r6
   193d0:	add	r2, pc, r2
   193d4:	bl	12858 <vcos_log_impl@plt>
   193d8:	ldr	r0, [sp, #4]
   193dc:	b	19488 <raspipreview_create@@Base+0x1a8>
   193e0:	ldr	r3, [sp, #4]
   193e4:	ldr	r2, [r3, #20]
   193e8:	cmp	r2, #0
   193ec:	beq	194b0 <raspipreview_create@@Base+0x1d0>
   193f0:	ldr	r2, [r7, #4]
   193f4:	mov	ip, #131072	; 0x20000
   193f8:	ldr	lr, [r3, #24]
   193fc:	mov	r0, #84	; 0x54
   19400:	ldr	r6, [r7, #8]
   19404:	cmp	r2, #0
   19408:	mov	r1, #2
   1940c:	mov	r3, #1280	; 0x500
   19410:	ldr	lr, [lr]
   19414:	str	r6, [sp, #88]	; 0x58
   19418:	str	ip, [sp, #8]
   1941c:	str	r0, [sp, #12]
   19420:	str	r1, [sp, #80]	; 0x50
   19424:	str	r3, [sp, #16]
   19428:	beq	194f4 <raspipreview_create@@Base+0x214>
   1942c:	movw	r2, #1282	; 0x502
   19430:	mov	r3, #1
   19434:	str	r2, [sp, #16]
   19438:	str	r3, [sp, #24]
   1943c:	mov	r0, lr
   19440:	add	r1, sp, #8
   19444:	bl	12b28 <mmal_port_parameter_set@plt>
   19448:	bics	r3, r0, #4
   1944c:	mov	r6, r0
   19450:	beq	193a0 <raspipreview_create@@Base+0xc0>
   19454:	ldr	r3, [pc, #200]	; 19524 <raspipreview_create@@Base+0x244>
   19458:	ldr	r0, [r4, r3]
   1945c:	ldr	r3, [r0]
   19460:	cmp	r3, #1
   19464:	bls	19484 <raspipreview_create@@Base+0x1a4>
   19468:	ldr	r2, [pc, #200]	; 19538 <raspipreview_create@@Base+0x258>
   1946c:	mov	r1, #2
   19470:	mov	r3, r6
   19474:	add	r2, pc, r2
   19478:	bl	12858 <vcos_log_impl@plt>
   1947c:	ldr	r0, [sp, #4]
   19480:	b	19488 <raspipreview_create@@Base+0x1a8>
   19484:	ldr	r0, [sp, #4]
   19488:	cmp	r0, #0
   1948c:	beq	19494 <raspipreview_create@@Base+0x1b4>
   19490:	bl	1299c <mmal_component_destroy@plt>
   19494:	ldr	r2, [sp, #92]	; 0x5c
   19498:	mov	r0, r6
   1949c:	ldr	r3, [r5]
   194a0:	cmp	r2, r3
   194a4:	bne	19514 <raspipreview_create@@Base+0x234>
   194a8:	add	sp, sp, #100	; 0x64
   194ac:	pop	{r4, r5, r6, r7, pc}
   194b0:	ldr	r2, [pc, #108]	; 19524 <raspipreview_create@@Base+0x244>
   194b4:	ldr	r0, [r4, r2]
   194b8:	ldr	r2, [r0]
   194bc:	cmp	r2, #1
   194c0:	movls	r0, r3
   194c4:	movls	r6, #4
   194c8:	bls	19488 <raspipreview_create@@Base+0x1a8>
   194cc:	ldr	r2, [pc, #104]	; 1953c <raspipreview_create@@Base+0x25c>
   194d0:	mov	r1, #2
   194d4:	mov	r6, #4
   194d8:	add	r2, pc, r2
   194dc:	bl	12858 <vcos_log_impl@plt>
   194e0:	ldr	r0, [sp, #4]
   194e4:	b	19488 <raspipreview_create@@Base+0x1a8>
   194e8:	ldr	r3, [sp, #4]
   194ec:	str	r3, [r7, #28]
   194f0:	b	19494 <raspipreview_create@@Base+0x1b4>
   194f4:	add	r3, r7, #12
   194f8:	str	r2, [sp, #24]
   194fc:	movw	ip, #1290	; 0x50a
   19500:	str	ip, [sp, #16]
   19504:	ldm	r3, {r0, r1, r2, r3}
   19508:	add	ip, sp, #32
   1950c:	stm	ip, {r0, r1, r2, r3}
   19510:	b	1943c <raspipreview_create@@Base+0x15c>
   19514:	bl	129a8 <__stack_chk_fail@plt>
   19518:	andeq	r8, r1, r0, lsl #26
   1951c:	muleq	r0, r0, r1
   19520:	andeq	r5, r0, r8, lsr #15
   19524:	andeq	r0, r0, ip, lsl #3
   19528:	andeq	r5, r0, ip, lsl #15
   1952c:	muleq	r0, ip, r7
   19530:	andeq	r5, r0, r4, lsl #15
   19534:			; <UNDEFINED> instruction: 0x000057b8
   19538:	andeq	r5, r0, r8, ror #13
   1953c:	andeq	r5, r0, r0, ror #12

00019540 <raspipreview_destroy@@Base>:
   19540:	push	{r4, lr}
   19544:	mov	r4, r0
   19548:	ldr	r0, [r0, #28]
   1954c:	cmp	r0, #0
   19550:	popeq	{r4, pc}
   19554:	bl	1299c <mmal_component_destroy@plt>
   19558:	mov	r3, #0
   1955c:	str	r3, [r4, #28]
   19560:	pop	{r4, pc}

00019564 <raspipreview_set_defaults@@Base>:
   19564:	mov	r2, #255	; 0xff
   19568:	mov	r3, #1024	; 0x400
   1956c:	str	r2, [r0, #8]
   19570:	mov	r2, #1
   19574:	str	r3, [r0, #20]
   19578:	mov	r3, #768	; 0x300
   1957c:	str	r2, [r0]
   19580:	str	r3, [r0, #24]
   19584:	mov	r3, #0
   19588:	str	r2, [r0, #4]
   1958c:	str	r3, [r0, #12]
   19590:	str	r3, [r0, #16]
   19594:	str	r3, [r0, #28]
   19598:	bx	lr

0001959c <raspipreview_dump_parameters@@Base>:
   1959c:	ldr	r3, [pc, #164]	; 19648 <raspipreview_dump_parameters@@Base+0xac>
   195a0:	ldr	r1, [pc, #164]	; 1964c <raspipreview_dump_parameters@@Base+0xb0>
   195a4:	add	r3, pc, r3
   195a8:	ldr	r2, [r0]
   195ac:	push	{r4, r5, lr}
   195b0:	cmp	r2, #0
   195b4:	ldr	r5, [r3, r1]
   195b8:	mov	r4, r0
   195bc:	ldr	r3, [pc, #140]	; 19650 <raspipreview_dump_parameters@@Base+0xb4>
   195c0:	sub	sp, sp, #20
   195c4:	add	r3, pc, r3
   195c8:	ldr	r0, [r5]
   195cc:	ldreq	r3, [pc, #128]	; 19654 <raspipreview_dump_parameters@@Base+0xb8>
   195d0:	addeq	r3, pc, r3
   195d4:	ldr	r2, [r4, #4]
   195d8:	cmp	r2, #0
   195dc:	bne	1963c <raspipreview_dump_parameters@@Base+0xa0>
   195e0:	ldr	r2, [pc, #112]	; 19658 <raspipreview_dump_parameters@@Base+0xbc>
   195e4:	add	r2, pc, r2
   195e8:	str	r2, [sp]
   195ec:	mov	r1, #1
   195f0:	ldr	r2, [pc, #100]	; 1965c <raspipreview_dump_parameters@@Base+0xc0>
   195f4:	add	r2, pc, r2
   195f8:	bl	12b94 <__fprintf_chk@plt>
   195fc:	ldr	r2, [r4, #16]
   19600:	ldr	r3, [r4, #12]
   19604:	mov	r1, #1
   19608:	ldr	r0, [r5]
   1960c:	str	r2, [sp]
   19610:	ldr	ip, [r4, #20]
   19614:	ldr	r2, [pc, #68]	; 19660 <raspipreview_dump_parameters@@Base+0xc4>
   19618:	str	ip, [sp, #4]
   1961c:	add	r2, pc, r2
   19620:	ldr	ip, [r4, #24]
   19624:	str	ip, [sp, #8]
   19628:	ldr	ip, [r4, #8]
   1962c:	str	ip, [sp, #12]
   19630:	bl	12b94 <__fprintf_chk@plt>
   19634:	add	sp, sp, #20
   19638:	pop	{r4, r5, pc}
   1963c:	ldr	r2, [pc, #32]	; 19664 <raspipreview_dump_parameters@@Base+0xc8>
   19640:	add	r2, pc, r2
   19644:	b	195e8 <raspipreview_dump_parameters@@Base+0x4c>
   19648:	andeq	r8, r1, r4, asr sl
   1964c:	muleq	r0, r4, r1
   19650:	strdeq	r4, [r0], -r8
   19654:	strdeq	r4, [r0], -r0
   19658:	ldrdeq	r4, [r0], -ip
   1965c:	andeq	r5, r0, r8, asr #11
   19660:			; <UNDEFINED> instruction: 0x000055bc
   19664:	andeq	r4, r0, ip, ror r6

00019668 <raspipreview_parse_cmdline@@Base>:
   19668:	ldr	r3, [pc, #300]	; 1979c <raspipreview_parse_cmdline@@Base+0x134>
   1966c:	cmp	r1, #0
   19670:	ldr	ip, [pc, #296]	; 197a0 <raspipreview_parse_cmdline@@Base+0x138>
   19674:	add	r3, pc, r3
   19678:	push	{r4, r5, r6, lr}
   1967c:	sub	sp, sp, #16
   19680:	ldr	r4, [r3, ip]
   19684:	mov	r5, r0
   19688:	mov	r6, r2
   1968c:	ldr	r3, [r4]
   19690:	str	r3, [sp, #12]
   19694:	beq	196e8 <raspipreview_parse_cmdline@@Base+0x80>
   19698:	ldr	r0, [pc, #260]	; 197a4 <raspipreview_parse_cmdline@@Base+0x13c>
   1969c:	mov	r2, r1
   196a0:	add	r3, sp, #8
   196a4:	mov	r1, #4
   196a8:	add	r0, pc, r0
   196ac:	bl	19000 <raspicli_get_command_id@@Base>
   196b0:	cmn	r0, #1
   196b4:	beq	196e8 <raspipreview_parse_cmdline@@Base+0x80>
   196b8:	ldr	r2, [sp, #8]
   196bc:	cmp	r2, #0
   196c0:	ble	196cc <raspipreview_parse_cmdline@@Base+0x64>
   196c4:	cmp	r6, #0
   196c8:	beq	196e8 <raspipreview_parse_cmdline@@Base+0x80>
   196cc:	cmp	r0, #3
   196d0:	addls	pc, pc, r0, lsl #2
   196d4:	b	196e8 <raspipreview_parse_cmdline@@Base+0x80>
   196d8:	b	19714 <raspipreview_parse_cmdline@@Base+0xac>
   196dc:	b	1975c <raspipreview_parse_cmdline@@Base+0xf4>
   196e0:	b	1976c <raspipreview_parse_cmdline@@Base+0x104>
   196e4:	b	19704 <raspipreview_parse_cmdline@@Base+0x9c>
   196e8:	mov	r0, #0
   196ec:	ldr	r2, [sp, #12]
   196f0:	ldr	r3, [r4]
   196f4:	cmp	r2, r3
   196f8:	bne	19798 <raspipreview_parse_cmdline@@Base+0x130>
   196fc:	add	sp, sp, #16
   19700:	pop	{r4, r5, r6, pc}
   19704:	mov	r3, #0
   19708:	mov	r0, #1
   1970c:	str	r3, [r5]
   19710:	b	196ec <raspipreview_parse_cmdline@@Base+0x84>
   19714:	mov	r2, r5
   19718:	mov	r0, r6
   1971c:	add	r1, r5, #20
   19720:	mov	r6, #1
   19724:	add	r3, r5, #24
   19728:	str	r6, [r2], #12
   1972c:	stm	sp, {r1, r3}
   19730:	add	r3, r5, #16
   19734:	ldr	r1, [pc, #108]	; 197a8 <raspipreview_parse_cmdline@@Base+0x140>
   19738:	add	r1, pc, r1
   1973c:	bl	12bf4 <sscanf@plt>
   19740:	cmp	r0, #0
   19744:	streq	r6, [r5, #4]
   19748:	movne	r3, #0
   1974c:	moveq	r0, #2
   19750:	movne	r0, #2
   19754:	strne	r3, [r5, #4]
   19758:	b	196ec <raspipreview_parse_cmdline@@Base+0x84>
   1975c:	mov	r0, #1
   19760:	str	r0, [r5]
   19764:	str	r0, [r5, #4]
   19768:	b	196ec <raspipreview_parse_cmdline@@Base+0x84>
   1976c:	ldr	r1, [pc, #56]	; 197ac <raspipreview_parse_cmdline@@Base+0x144>
   19770:	mov	r0, r6
   19774:	add	r2, r5, #8
   19778:	add	r1, pc, r1
   1977c:	bl	12bf4 <sscanf@plt>
   19780:	cmp	r0, #1
   19784:	moveq	r0, #2
   19788:	movne	r3, #255	; 0xff
   1978c:	movne	r0, #0
   19790:	strne	r3, [r5, #8]
   19794:	b	196ec <raspipreview_parse_cmdline@@Base+0x84>
   19798:	bl	129a8 <__stack_chk_fail@plt>
   1979c:	andeq	r8, r1, r4, lsl #19
   197a0:	muleq	r0, r0, r1
   197a4:	andeq	r8, r1, ip, lsl pc
   197a8:	andeq	r5, r0, r8, asr #9
   197ac:	andeq	r4, r0, r8, lsr #20

000197b0 <raspipreview_display_help@@Base>:
   197b0:	push	{r3, lr}
   197b4:	mov	r1, #1
   197b8:	ldr	r3, [pc, #48]	; 197f0 <raspipreview_display_help@@Base+0x40>
   197bc:	mov	r2, #29
   197c0:	ldr	ip, [pc, #44]	; 197f4 <raspipreview_display_help@@Base+0x44>
   197c4:	add	r3, pc, r3
   197c8:	ldr	r0, [pc, #40]	; 197f8 <raspipreview_display_help@@Base+0x48>
   197cc:	ldr	r3, [r3, ip]
   197d0:	add	r0, pc, r0
   197d4:	ldr	r3, [r3]
   197d8:	bl	12a08 <fwrite@plt>
   197dc:	ldr	r0, [pc, #24]	; 197fc <raspipreview_display_help@@Base+0x4c>
   197e0:	mov	r1, #4
   197e4:	add	r0, pc, r0
   197e8:	pop	{r3, lr}
   197ec:	b	19168 <raspicli_display_help@@Base>
   197f0:	andeq	r8, r1, r4, lsr r8
   197f4:	andeq	r0, r0, r4, lsr #3
   197f8:	andeq	r5, r0, ip, lsr r4
   197fc:	andeq	r8, r1, r0, ror #27

00019800 <raspicommonsettings_set_defaults@@Base>:
   19800:	ldr	r1, [pc, #52]	; 1983c <raspicommonsettings_set_defaults@@Base+0x3c>
   19804:	mov	r2, #16
   19808:	push	{r4, lr}
   1980c:	add	r1, pc, r1
   19810:	mov	r4, r0
   19814:	bl	12b58 <strncpy@plt>
   19818:	mov	r3, #0
   1981c:	str	r3, [r4, #16]
   19820:	str	r3, [r4, #20]
   19824:	str	r3, [r4, #24]
   19828:	str	r3, [r4, #36]	; 0x24
   1982c:	str	r3, [r4, #28]
   19830:	str	r3, [r4, #32]
   19834:	str	r3, [r4, #40]	; 0x28
   19838:	pop	{r4, pc}
   1983c:	strdeq	r5, [r0], -r4

00019840 <raspicommonsettings_dump_parameters@@Base>:
   19840:	ldr	ip, [pc, #180]	; 198fc <raspicommonsettings_dump_parameters@@Base+0xbc>
   19844:	mov	r3, r0
   19848:	push	{r4, r5, lr}
   1984c:	add	ip, pc, ip
   19850:	ldr	lr, [pc, #168]	; 19900 <raspicommonsettings_dump_parameters@@Base+0xc0>
   19854:	mov	r4, r0
   19858:	mov	r0, ip
   1985c:	ldr	r2, [pc, #160]	; 19904 <raspicommonsettings_dump_parameters@@Base+0xc4>
   19860:	sub	sp, sp, #12
   19864:	mov	r1, #1
   19868:	ldr	r5, [r0, lr]
   1986c:	add	r2, pc, r2
   19870:	ldr	r0, [r5]
   19874:	bl	12b94 <__fprintf_chk@plt>
   19878:	ldr	r2, [r4, #20]
   1987c:	ldr	r3, [r4, #16]
   19880:	mov	r1, #1
   19884:	ldr	r0, [r5]
   19888:	str	r2, [sp]
   1988c:	ldr	ip, [r4, #24]
   19890:	ldr	r2, [pc, #112]	; 19908 <raspicommonsettings_dump_parameters@@Base+0xc8>
   19894:	str	ip, [sp, #4]
   19898:	add	r2, pc, r2
   1989c:	bl	12b94 <__fprintf_chk@plt>
   198a0:	ldr	ip, [r4, #32]
   198a4:	ldr	r2, [pc, #96]	; 1990c <raspicommonsettings_dump_parameters@@Base+0xcc>
   198a8:	mov	r1, #1
   198ac:	ldr	r3, [r4, #28]
   198b0:	ldr	r0, [r5]
   198b4:	add	r2, pc, r2
   198b8:	str	ip, [sp]
   198bc:	bl	12b94 <__fprintf_chk@plt>
   198c0:	ldr	r3, [r4, #40]	; 0x28
   198c4:	ldr	r0, [r5]
   198c8:	cmp	r3, #0
   198cc:	bne	198f0 <raspicommonsettings_dump_parameters@@Base+0xb0>
   198d0:	ldr	r3, [pc, #56]	; 19910 <raspicommonsettings_dump_parameters@@Base+0xd0>
   198d4:	add	r3, pc, r3
   198d8:	ldr	r2, [pc, #52]	; 19914 <raspicommonsettings_dump_parameters@@Base+0xd4>
   198dc:	mov	r1, #1
   198e0:	add	r2, pc, r2
   198e4:	add	sp, sp, #12
   198e8:	pop	{r4, r5, lr}
   198ec:	b	12b94 <__fprintf_chk@plt>
   198f0:	ldr	r3, [pc, #32]	; 19918 <raspicommonsettings_dump_parameters@@Base+0xd8>
   198f4:	add	r3, pc, r3
   198f8:	b	198d8 <raspicommonsettings_dump_parameters@@Base+0x98>
   198fc:	andeq	r8, r1, ip, lsr #15
   19900:	muleq	r0, r4, r1
   19904:			; <UNDEFINED> instruction: 0x000054b4
   19908:	muleq	r0, r8, r4
   1990c:	andeq	r5, r0, r0, lsr #9
   19910:	andeq	r5, r0, r0, asr #8
   19914:	muleq	r0, r8, r4
   19918:	andeq	r5, r0, r8, lsl r4

0001991c <raspicommonsettings_display_help@@Base>:
   1991c:	push	{r3, lr}
   19920:	mov	r1, #1
   19924:	ldr	r3, [pc, #48]	; 1995c <raspicommonsettings_display_help@@Base+0x40>
   19928:	mov	r2, #27
   1992c:	ldr	ip, [pc, #44]	; 19960 <raspicommonsettings_display_help@@Base+0x44>
   19930:	add	r3, pc, r3
   19934:	ldr	r0, [pc, #40]	; 19964 <raspicommonsettings_display_help@@Base+0x48>
   19938:	ldr	r3, [r3, ip]
   1993c:	add	r0, pc, r0
   19940:	ldr	r3, [r3]
   19944:	bl	12a08 <fwrite@plt>
   19948:	ldr	r0, [pc, #24]	; 19968 <raspicommonsettings_display_help@@Base+0x4c>
   1994c:	mov	r1, #8
   19950:	add	r0, pc, r0
   19954:	pop	{r3, lr}
   19958:	b	19168 <raspicli_display_help@@Base>
   1995c:	andeq	r8, r1, r8, asr #13
   19960:	andeq	r0, r0, r4, lsr #3
   19964:	andeq	r5, r0, ip, asr #8
   19968:	andeq	r8, r1, r4, asr #25

0001996c <raspicommonsettings_parse_cmdline@@Base>:
   1996c:	push	{r4, r5, r6, r7, r8, r9, lr}
   19970:	mov	r7, r0
   19974:	ldr	r4, [pc, #612]	; 19be0 <raspicommonsettings_parse_cmdline@@Base+0x274>
   19978:	sub	sp, sp, #20
   1997c:	ldr	ip, [pc, #608]	; 19be4 <raspicommonsettings_parse_cmdline@@Base+0x278>
   19980:	cmp	r1, #0
   19984:	add	r4, pc, r4
   19988:	mov	r6, r2
   1998c:	mov	r8, r3
   19990:	ldr	r5, [r4, ip]
   19994:	ldr	r0, [r5]
   19998:	str	r0, [sp, #12]
   1999c:	beq	19a1c <raspicommonsettings_parse_cmdline@@Base+0xb0>
   199a0:	ldr	r0, [pc, #576]	; 19be8 <raspicommonsettings_parse_cmdline@@Base+0x27c>
   199a4:	mov	r2, r1
   199a8:	mov	r1, #8
   199ac:	add	r3, sp, r1
   199b0:	add	r0, pc, r0
   199b4:	bl	19000 <raspicli_get_command_id@@Base>
   199b8:	cmn	r0, #1
   199bc:	beq	19a1c <raspicommonsettings_parse_cmdline@@Base+0xb0>
   199c0:	ldr	r3, [sp, #8]
   199c4:	cmp	r3, #0
   199c8:	ble	199d4 <raspicommonsettings_parse_cmdline@@Base+0x68>
   199cc:	cmp	r6, #0
   199d0:	beq	19a1c <raspicommonsettings_parse_cmdline@@Base+0xb0>
   199d4:	cmp	r0, #7
   199d8:	addls	pc, pc, r0, lsl #2
   199dc:	b	19a1c <raspicommonsettings_parse_cmdline@@Base+0xb0>
   199e0:	b	19a44 <raspicommonsettings_parse_cmdline@@Base+0xd8>
   199e4:	b	19a00 <raspicommonsettings_parse_cmdline@@Base+0x94>
   199e8:	b	19a5c <raspicommonsettings_parse_cmdline@@Base+0xf0>
   199ec:	b	19a80 <raspicommonsettings_parse_cmdline@@Base+0x114>
   199f0:	b	19b2c <raspicommonsettings_parse_cmdline@@Base+0x1c0>
   199f4:	b	19b38 <raspicommonsettings_parse_cmdline@@Base+0x1cc>
   199f8:	b	19b58 <raspicommonsettings_parse_cmdline@@Base+0x1ec>
   199fc:	b	19a38 <raspicommonsettings_parse_cmdline@@Base+0xcc>
   19a00:	ldr	r1, [pc, #484]	; 19bec <raspicommonsettings_parse_cmdline@@Base+0x280>
   19a04:	mov	r0, r6
   19a08:	add	r2, r7, #16
   19a0c:	add	r1, pc, r1
   19a10:	bl	12bf4 <sscanf@plt>
   19a14:	cmp	r0, #1
   19a18:	beq	19a78 <raspicommonsettings_parse_cmdline@@Base+0x10c>
   19a1c:	mov	r0, #0
   19a20:	ldr	r2, [sp, #12]
   19a24:	ldr	r3, [r5]
   19a28:	cmp	r2, r3
   19a2c:	bne	19bdc <raspicommonsettings_parse_cmdline@@Base+0x270>
   19a30:	add	sp, sp, #20
   19a34:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19a38:	mov	r0, #1
   19a3c:	str	r0, [r7, #40]	; 0x28
   19a40:	b	19a20 <raspicommonsettings_parse_cmdline@@Base+0xb4>
   19a44:	bl	19eb0 <get_app_name@@Base>
   19a48:	bl	128a0 <basename@plt>
   19a4c:	mov	r1, r8
   19a50:	bl	19c8c <display_valid_parameters@@Base>
   19a54:	mov	r0, #0
   19a58:	bl	12ad4 <exit@plt>
   19a5c:	ldr	r1, [pc, #396]	; 19bf0 <raspicommonsettings_parse_cmdline@@Base+0x284>
   19a60:	mov	r0, r6
   19a64:	add	r2, r7, #20
   19a68:	add	r1, pc, r1
   19a6c:	bl	12bf4 <sscanf@plt>
   19a70:	cmp	r0, #1
   19a74:	bne	19a1c <raspicommonsettings_parse_cmdline@@Base+0xb0>
   19a78:	mov	r0, #2
   19a7c:	b	19a20 <raspicommonsettings_parse_cmdline@@Base+0xb4>
   19a80:	mov	r0, r6
   19a84:	bl	12af8 <strlen@plt>
   19a88:	subs	r8, r0, #0
   19a8c:	beq	19a1c <raspicommonsettings_parse_cmdline@@Base+0xb0>
   19a90:	ldrb	r3, [r6]
   19a94:	cmp	r3, #0
   19a98:	beq	19b04 <raspicommonsettings_parse_cmdline@@Base+0x198>
   19a9c:	mov	r0, r6
   19aa0:	mov	r1, #37	; 0x25
   19aa4:	bl	12b04 <strchr@plt>
   19aa8:	subs	r9, r0, #0
   19aac:	beq	19b04 <raspicommonsettings_parse_cmdline@@Base+0x198>
   19ab0:	bl	12ac8 <__ctype_b_loc@plt>
   19ab4:	add	lr, r9, #1
   19ab8:	mov	r1, #0
   19abc:	ldr	r0, [r0]
   19ac0:	b	19ac8 <raspicommonsettings_parse_cmdline@@Base+0x15c>
   19ac4:	add	r1, r1, #1
   19ac8:	mov	r3, lr
   19acc:	add	lr, lr, #1
   19ad0:	ldrb	ip, [r3]
   19ad4:	lsl	r2, ip, #1
   19ad8:	ldrh	r2, [r0, r2]
   19adc:	tst	r2, #2048	; 0x800
   19ae0:	bne	19ac4 <raspicommonsettings_parse_cmdline@@Base+0x158>
   19ae4:	cmp	ip, #37	; 0x25
   19ae8:	beq	19b78 <raspicommonsettings_parse_cmdline@@Base+0x20c>
   19aec:	cmp	ip, #100	; 0x64
   19af0:	bne	19b80 <raspicommonsettings_parse_cmdline@@Base+0x214>
   19af4:	ldrb	r2, [r3, #1]
   19af8:	add	r0, r3, #1
   19afc:	cmp	r2, #0
   19b00:	bne	19aa0 <raspicommonsettings_parse_cmdline@@Base+0x134>
   19b04:	add	r0, r8, #10
   19b08:	bl	12a50 <malloc@plt>
   19b0c:	cmp	r0, #0
   19b10:	str	r0, [r7, #24]
   19b14:	beq	19ba0 <raspicommonsettings_parse_cmdline@@Base+0x234>
   19b18:	mov	r1, r6
   19b1c:	add	r2, r8, #1
   19b20:	bl	12b58 <strncpy@plt>
   19b24:	mov	r0, #2
   19b28:	b	19a20 <raspicommonsettings_parse_cmdline@@Base+0xb4>
   19b2c:	mov	r0, #1
   19b30:	str	r0, [r7, #36]	; 0x24
   19b34:	b	19a20 <raspicommonsettings_parse_cmdline@@Base+0xb4>
   19b38:	ldr	r1, [pc, #180]	; 19bf4 <raspicommonsettings_parse_cmdline@@Base+0x288>
   19b3c:	mov	r0, r6
   19b40:	add	r2, r7, #28
   19b44:	add	r1, pc, r1
   19b48:	bl	12bf4 <sscanf@plt>
   19b4c:	cmp	r0, #1
   19b50:	bne	19a1c <raspicommonsettings_parse_cmdline@@Base+0xb0>
   19b54:	b	19a78 <raspicommonsettings_parse_cmdline@@Base+0x10c>
   19b58:	ldr	r1, [pc, #152]	; 19bf8 <raspicommonsettings_parse_cmdline@@Base+0x28c>
   19b5c:	mov	r0, r6
   19b60:	add	r2, r7, #32
   19b64:	add	r1, pc, r1
   19b68:	bl	12bf4 <sscanf@plt>
   19b6c:	cmp	r0, #1
   19b70:	bne	19a1c <raspicommonsettings_parse_cmdline@@Base+0xb0>
   19b74:	b	19a78 <raspicommonsettings_parse_cmdline@@Base+0x10c>
   19b78:	cmp	r1, #0
   19b7c:	beq	19af4 <raspicommonsettings_parse_cmdline@@Base+0x188>
   19b80:	ldr	r3, [pc, #116]	; 19bfc <raspicommonsettings_parse_cmdline@@Base+0x290>
   19b84:	mov	r1, #1
   19b88:	ldr	r2, [pc, #112]	; 19c00 <raspicommonsettings_parse_cmdline@@Base+0x294>
   19b8c:	ldr	r3, [r4, r3]
   19b90:	add	r2, pc, r2
   19b94:	ldr	r0, [r3]
   19b98:	bl	12b94 <__fprintf_chk@plt>
   19b9c:	b	19b04 <raspicommonsettings_parse_cmdline@@Base+0x198>
   19ba0:	ldr	r3, [pc, #92]	; 19c04 <raspicommonsettings_parse_cmdline@@Base+0x298>
   19ba4:	mov	r2, #190	; 0xbe
   19ba8:	ldr	r0, [pc, #88]	; 19c08 <raspicommonsettings_parse_cmdline@@Base+0x29c>
   19bac:	add	r3, pc, r3
   19bb0:	ldr	r1, [pc, #84]	; 19c0c <raspicommonsettings_parse_cmdline@@Base+0x2a0>
   19bb4:	str	r3, [sp]
   19bb8:	add	r0, pc, r0
   19bbc:	ldr	r3, [pc, #76]	; 19c10 <raspicommonsettings_parse_cmdline@@Base+0x2a4>
   19bc0:	add	r1, pc, r1
   19bc4:	add	r3, pc, r3
   19bc8:	bl	12bac <vcos_pthreads_logging_assert@plt>
   19bcc:	ldr	r0, [r7, #24]
   19bd0:	cmp	r0, #0
   19bd4:	beq	19a78 <raspicommonsettings_parse_cmdline@@Base+0x10c>
   19bd8:	b	19b18 <raspicommonsettings_parse_cmdline@@Base+0x1ac>
   19bdc:	bl	129a8 <__stack_chk_fail@plt>
   19be0:	andeq	r8, r1, r4, ror r6
   19be4:	muleq	r0, r0, r1
   19be8:	andeq	r8, r1, r4, ror #24
   19bec:	muleq	r0, r4, r7
   19bf0:	andeq	r4, r0, r8, lsr r7
   19bf4:	andeq	r4, r0, ip, asr r6
   19bf8:	andeq	r4, r0, ip, lsr r6
   19bfc:	muleq	r0, r4, r1
   19c00:	andeq	r5, r0, r4, lsl r2
   19c04:			; <UNDEFINED> instruction: 0x000052b4
   19c08:	andeq	r5, r0, r8, lsr r2
   19c0c:	andeq	r5, r0, ip, lsl r1
   19c10:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>

00019c14 <print_app_details@@Base>:
   19c14:	ldr	r2, [pc, #96]	; 19c7c <print_app_details@@Base+0x68>
   19c18:	push	{r4, lr}
   19c1c:	add	r2, pc, r2
   19c20:	mov	r4, r0
   19c24:	sub	sp, sp, #8
   19c28:	ldr	r3, [r2]
   19c2c:	cmp	r3, #0
   19c30:	movne	r0, r3
   19c34:	beq	19c6c <print_app_details@@Base+0x58>
   19c38:	bl	128a0 <basename@plt>
   19c3c:	ldr	ip, [pc, #60]	; 19c80 <print_app_details@@Base+0x6c>
   19c40:	ldr	r2, [pc, #60]	; 19c84 <print_app_details@@Base+0x70>
   19c44:	mov	r1, #1
   19c48:	add	ip, pc, ip
   19c4c:	str	ip, [sp]
   19c50:	add	r2, pc, r2
   19c54:	str	ip, [sp, #4]
   19c58:	mov	r3, r0
   19c5c:	mov	r0, r4
   19c60:	bl	12b94 <__fprintf_chk@plt>
   19c64:	add	sp, sp, #8
   19c68:	pop	{r4, pc}
   19c6c:	ldr	r0, [pc, #20]	; 19c88 <print_app_details@@Base+0x74>
   19c70:	add	r0, pc, r0
   19c74:	str	r0, [r2]
   19c78:	b	19c38 <print_app_details@@Base+0x24>
   19c7c:	andeq	r8, r1, r4, lsl #27
   19c80:	andeq	r5, r0, r8, asr r4
   19c84:	andeq	r5, r0, r0, lsr r4
   19c88:	andeq	r5, r0, r4, lsl #8

00019c8c <display_valid_parameters@@Base>:
   19c8c:	ldr	r3, [pc, #72]	; 19cdc <display_valid_parameters@@Base+0x50>
   19c90:	ldr	r2, [pc, #72]	; 19ce0 <display_valid_parameters@@Base+0x54>
   19c94:	add	r3, pc, r3
   19c98:	push	{r4, r5, r6, lr}
   19c9c:	mov	r6, r0
   19ca0:	ldr	r4, [r3, r2]
   19ca4:	mov	r5, r1
   19ca8:	ldr	r0, [r4]
   19cac:	bl	19c14 <print_app_details@@Base>
   19cb0:	cmp	r5, #0
   19cb4:	beq	19cc0 <display_valid_parameters@@Base+0x34>
   19cb8:	mov	r0, r6
   19cbc:	blx	r5
   19cc0:	bl	1991c <raspicommonsettings_display_help@@Base>
   19cc4:	bl	197b0 <raspipreview_display_help@@Base>
   19cc8:	bl	16e00 <raspicamcontrol_display_help@@Base>
   19ccc:	ldr	r1, [r4]
   19cd0:	mov	r0, #10
   19cd4:	pop	{r4, r5, r6, lr}
   19cd8:	b	12be8 <fputc@plt>
   19cdc:	andeq	r8, r1, r4, ror #6
   19ce0:	andeq	r0, r0, r4, lsr #3

00019ce4 <get_sensor_defaults@@Base>:
   19ce4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19ce8:	mov	r8, r1
   19cec:	ldr	r4, [pc, #396]	; 19e80 <get_sensor_defaults@@Base+0x19c>
   19cf0:	mov	r9, r0
   19cf4:	ldr	ip, [pc, #392]	; 19e84 <get_sensor_defaults@@Base+0x1a0>
   19cf8:	mov	r0, r1
   19cfc:	add	r4, pc, r4
   19d00:	ldr	r1, [pc, #384]	; 19e88 <get_sensor_defaults@@Base+0x1a4>
   19d04:	mov	r6, r3
   19d08:	sub	sp, sp, #160	; 0xa0
   19d0c:	ldr	r5, [r4, ip]
   19d10:	add	r1, pc, r1
   19d14:	mov	r7, r2
   19d18:	mov	r2, #16
   19d1c:	ldr	r3, [r5]
   19d20:	str	r3, [sp, #156]	; 0x9c
   19d24:	bl	12b58 <strncpy@plt>
   19d28:	ldr	r0, [pc, #348]	; 19e8c <get_sensor_defaults@@Base+0x1a8>
   19d2c:	mov	r1, sp
   19d30:	add	r0, pc, r0
   19d34:	bl	128b8 <mmal_component_create@plt>
   19d38:	cmp	r0, #0
   19d3c:	beq	19d9c <get_sensor_defaults@@Base+0xb8>
   19d40:	ldr	r3, [pc, #328]	; 19e90 <get_sensor_defaults@@Base+0x1ac>
   19d44:	ldr	r0, [r4, r3]
   19d48:	ldr	r3, [r0]
   19d4c:	cmp	r3, #1
   19d50:	bls	19d64 <get_sensor_defaults@@Base+0x80>
   19d54:	ldr	r2, [pc, #312]	; 19e94 <get_sensor_defaults@@Base+0x1b0>
   19d58:	mov	r1, #2
   19d5c:	add	r2, pc, r2
   19d60:	bl	12858 <vcos_log_impl@plt>
   19d64:	ldr	r3, [r7]
   19d68:	ldr	r2, [sp, #156]	; 0x9c
   19d6c:	cmp	r3, #0
   19d70:	moveq	r3, #2592	; 0xa20
   19d74:	streq	r3, [r7]
   19d78:	ldr	r3, [r6]
   19d7c:	cmp	r3, #0
   19d80:	movweq	r3, #1944	; 0x798
   19d84:	streq	r3, [r6]
   19d88:	ldr	r3, [r5]
   19d8c:	cmp	r2, r3
   19d90:	bne	19e7c <get_sensor_defaults@@Base+0x198>
   19d94:	add	sp, sp, #160	; 0xa0
   19d98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19d9c:	ldr	r0, [sp]
   19da0:	add	sl, sp, #4
   19da4:	mov	r2, #148	; 0x94
   19da8:	mov	r3, #28
   19dac:	mov	r1, sl
   19db0:	movt	r3, #1
   19db4:	ldr	r0, [r0, #16]
   19db8:	str	r3, [sp, #4]
   19dbc:	str	r2, [sp, #8]
   19dc0:	bl	12c3c <mmal_port_parameter_get@plt>
   19dc4:	cmp	r0, #0
   19dc8:	bne	19dd8 <get_sensor_defaults@@Base+0xf4>
   19dcc:	ldr	r0, [sp]
   19dd0:	bl	1299c <mmal_component_destroy@plt>
   19dd4:	b	19d64 <get_sensor_defaults@@Base+0x80>
   19dd8:	ldr	r3, [sp]
   19ddc:	mov	r1, sl
   19de0:	mov	r2, #152	; 0x98
   19de4:	str	r2, [sp, #8]
   19de8:	ldr	r0, [r3, #16]
   19dec:	bl	12c3c <mmal_port_parameter_get@plt>
   19df0:	cmp	r0, #0
   19df4:	bne	19e54 <get_sensor_defaults@@Base+0x170>
   19df8:	ldr	r3, [sp, #12]
   19dfc:	cmp	r3, r9
   19e00:	bls	19e54 <get_sensor_defaults@@Base+0x170>
   19e04:	ldr	r3, [r7]
   19e08:	add	r1, r9, #1
   19e0c:	mov	r0, r8
   19e10:	cmp	r3, #0
   19e14:	add	r1, sl, r1, lsl #5
   19e18:	addeq	r2, sp, #160	; 0xa0
   19e1c:	addeq	r3, r2, r9, lsl #5
   19e20:	ldreq	r3, [r3, #-136]	; 0xffffff78
   19e24:	streq	r3, [r7]
   19e28:	ldr	r3, [r6]
   19e2c:	cmp	r3, #0
   19e30:	addeq	r2, sp, #160	; 0xa0
   19e34:	addeq	r3, r2, r9, lsl #5
   19e38:	mov	r2, #16
   19e3c:	ldreq	r3, [r3, #-132]	; 0xffffff7c
   19e40:	streq	r3, [r6]
   19e44:	bl	12b58 <strncpy@plt>
   19e48:	mov	r3, #0
   19e4c:	strb	r3, [r8, #15]
   19e50:	b	19dcc <get_sensor_defaults@@Base+0xe8>
   19e54:	ldr	r3, [pc, #52]	; 19e90 <get_sensor_defaults@@Base+0x1ac>
   19e58:	ldr	r0, [r4, r3]
   19e5c:	ldr	r3, [r0]
   19e60:	cmp	r3, #1
   19e64:	bls	19dcc <get_sensor_defaults@@Base+0xe8>
   19e68:	ldr	r2, [pc, #40]	; 19e98 <get_sensor_defaults@@Base+0x1b4>
   19e6c:	mov	r1, #2
   19e70:	add	r2, pc, r2
   19e74:	bl	12858 <vcos_log_impl@plt>
   19e78:	b	19dcc <get_sensor_defaults@@Base+0xe8>
   19e7c:	bl	129a8 <__stack_chk_fail@plt>
   19e80:	strdeq	r8, [r1], -ip
   19e84:	muleq	r0, r0, r1
   19e88:	muleq	r0, r4, r3
   19e8c:	andeq	r5, r0, ip, ror r3
   19e90:	andeq	r0, r0, ip, lsl #3
   19e94:	muleq	r0, ip, r3
   19e98:	andeq	r5, r0, ip, asr #4

00019e9c <set_app_name@@Base>:
   19e9c:	ldr	r3, [pc, #8]	; 19eac <set_app_name@@Base+0x10>
   19ea0:	add	r3, pc, r3
   19ea4:	str	r0, [r3]
   19ea8:	bx	lr
   19eac:	andeq	r8, r1, r0, lsl #22

00019eb0 <get_app_name@@Base>:
   19eb0:	ldr	r3, [pc, #4]	; 19ebc <get_app_name@@Base+0xc>
   19eb4:	ldr	r0, [pc, r3]
   19eb8:	bx	lr
   19ebc:	andeq	r8, r1, ip, ror #21

00019ec0 <connect_ports@@Base>:
   19ec0:	push	{r3, r4, r5, lr}
   19ec4:	mov	r3, r1
   19ec8:	mov	r4, r2
   19ecc:	mov	r1, r0
   19ed0:	mov	r2, r3
   19ed4:	mov	r0, r4
   19ed8:	mov	r3, #3
   19edc:	bl	12840 <mmal_connection_create@plt>
   19ee0:	subs	r5, r0, #0
   19ee4:	beq	19ef0 <connect_ports@@Base+0x30>
   19ee8:	mov	r0, r5
   19eec:	pop	{r3, r4, r5, pc}
   19ef0:	ldr	r0, [r4]
   19ef4:	bl	12aec <mmal_connection_enable@plt>
   19ef8:	subs	r5, r0, #0
   19efc:	beq	19ee8 <connect_ports@@Base+0x28>
   19f00:	ldr	r0, [r4]
   19f04:	bl	12a8c <mmal_connection_destroy@plt>
   19f08:	mov	r0, r5
   19f0c:	pop	{r3, r4, r5, pc}

00019f10 <check_disable_port@@Base>:
   19f10:	subs	r3, r0, #0
   19f14:	bxeq	lr
   19f18:	ldr	r3, [r3, #16]
   19f1c:	cmp	r3, #0
   19f20:	bxeq	lr
   19f24:	b	12948 <mmal_port_disable@plt>

00019f28 <default_signal_handler@@Base>:
   19f28:	push	{r3, lr}
   19f2c:	cmp	r0, #10
   19f30:	ldr	r3, [pc, #48]	; 19f68 <default_signal_handler@@Base+0x40>
   19f34:	add	r3, pc, r3
   19f38:	popeq	{r3, pc}
   19f3c:	ldr	r2, [pc, #40]	; 19f6c <default_signal_handler@@Base+0x44>
   19f40:	ldr	r0, [r3, r2]
   19f44:	ldr	r3, [r0]
   19f48:	cmp	r3, #1
   19f4c:	bls	19f60 <default_signal_handler@@Base+0x38>
   19f50:	ldr	r2, [pc, #24]	; 19f70 <default_signal_handler@@Base+0x48>
   19f54:	mov	r1, #2
   19f58:	add	r2, pc, r2
   19f5c:	bl	12858 <vcos_log_impl@plt>
   19f60:	mov	r0, #130	; 0x82
   19f64:	bl	12ad4 <exit@plt>
   19f68:	andeq	r8, r1, r4, asr #1
   19f6c:	andeq	r0, r0, ip, lsl #3
   19f70:	andeq	r5, r0, r8, asr #3

00019f74 <mmal_status_to_int@@Base>:
   19f74:	push	{r3, lr}
   19f78:	cmp	r0, #0
   19f7c:	ldr	r3, [pc, #732]	; 1a260 <mmal_status_to_int@@Base+0x2ec>
   19f80:	add	r3, pc, r3
   19f84:	popeq	{r3, pc}
   19f88:	sub	r0, r0, #1
   19f8c:	ldr	r2, [pc, #720]	; 1a264 <mmal_status_to_int@@Base+0x2f0>
   19f90:	cmp	r0, #14
   19f94:	addls	pc, pc, r0, lsl #2
   19f98:	b	1a238 <mmal_status_to_int@@Base+0x2c4>
   19f9c:	b	1a208 <mmal_status_to_int@@Base+0x294>
   19fa0:	b	1a1e0 <mmal_status_to_int@@Base+0x26c>
   19fa4:	b	1a1b8 <mmal_status_to_int@@Base+0x244>
   19fa8:	b	1a190 <mmal_status_to_int@@Base+0x21c>
   19fac:	b	1a168 <mmal_status_to_int@@Base+0x1f4>
   19fb0:	b	1a140 <mmal_status_to_int@@Base+0x1cc>
   19fb4:	b	1a118 <mmal_status_to_int@@Base+0x1a4>
   19fb8:	b	1a0f0 <mmal_status_to_int@@Base+0x17c>
   19fbc:	b	1a0c8 <mmal_status_to_int@@Base+0x154>
   19fc0:	b	1a0a0 <mmal_status_to_int@@Base+0x12c>
   19fc4:	b	1a078 <mmal_status_to_int@@Base+0x104>
   19fc8:	b	1a050 <mmal_status_to_int@@Base+0xdc>
   19fcc:	b	1a028 <mmal_status_to_int@@Base+0xb4>
   19fd0:	b	1a000 <mmal_status_to_int@@Base+0x8c>
   19fd4:	b	19fd8 <mmal_status_to_int@@Base+0x64>
   19fd8:	ldr	r0, [r3, r2]
   19fdc:	ldr	r3, [r0]
   19fe0:	cmp	r3, #1
   19fe4:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   19fe8:	ldr	r2, [pc, #632]	; 1a268 <mmal_status_to_int@@Base+0x2f4>
   19fec:	mov	r1, #2
   19ff0:	add	r2, pc, r2
   19ff4:	bl	12858 <vcos_log_impl@plt>
   19ff8:	mov	r0, #1
   19ffc:	pop	{r3, pc}
   1a000:	ldr	r0, [r3, r2]
   1a004:	ldr	r3, [r0]
   1a008:	cmp	r3, #1
   1a00c:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a010:	ldr	r2, [pc, #596]	; 1a26c <mmal_status_to_int@@Base+0x2f8>
   1a014:	mov	r1, #2
   1a018:	add	r2, pc, r2
   1a01c:	bl	12858 <vcos_log_impl@plt>
   1a020:	mov	r0, #1
   1a024:	pop	{r3, pc}
   1a028:	ldr	r0, [r3, r2]
   1a02c:	ldr	r3, [r0]
   1a030:	cmp	r3, #1
   1a034:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a038:	ldr	r2, [pc, #560]	; 1a270 <mmal_status_to_int@@Base+0x2fc>
   1a03c:	mov	r1, #2
   1a040:	add	r2, pc, r2
   1a044:	bl	12858 <vcos_log_impl@plt>
   1a048:	mov	r0, #1
   1a04c:	pop	{r3, pc}
   1a050:	ldr	r0, [r3, r2]
   1a054:	ldr	r3, [r0]
   1a058:	cmp	r3, #1
   1a05c:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a060:	ldr	r2, [pc, #524]	; 1a274 <mmal_status_to_int@@Base+0x300>
   1a064:	mov	r1, #2
   1a068:	add	r2, pc, r2
   1a06c:	bl	12858 <vcos_log_impl@plt>
   1a070:	mov	r0, #1
   1a074:	pop	{r3, pc}
   1a078:	ldr	r0, [r3, r2]
   1a07c:	ldr	r3, [r0]
   1a080:	cmp	r3, #1
   1a084:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a088:	ldr	r2, [pc, #488]	; 1a278 <mmal_status_to_int@@Base+0x304>
   1a08c:	mov	r1, #2
   1a090:	add	r2, pc, r2
   1a094:	bl	12858 <vcos_log_impl@plt>
   1a098:	mov	r0, #1
   1a09c:	pop	{r3, pc}
   1a0a0:	ldr	r0, [r3, r2]
   1a0a4:	ldr	r3, [r0]
   1a0a8:	cmp	r3, #1
   1a0ac:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a0b0:	ldr	r2, [pc, #452]	; 1a27c <mmal_status_to_int@@Base+0x308>
   1a0b4:	mov	r1, #2
   1a0b8:	add	r2, pc, r2
   1a0bc:	bl	12858 <vcos_log_impl@plt>
   1a0c0:	mov	r0, #1
   1a0c4:	pop	{r3, pc}
   1a0c8:	ldr	r0, [r3, r2]
   1a0cc:	ldr	r3, [r0]
   1a0d0:	cmp	r3, #1
   1a0d4:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a0d8:	ldr	r2, [pc, #416]	; 1a280 <mmal_status_to_int@@Base+0x30c>
   1a0dc:	mov	r1, #2
   1a0e0:	add	r2, pc, r2
   1a0e4:	bl	12858 <vcos_log_impl@plt>
   1a0e8:	mov	r0, #1
   1a0ec:	pop	{r3, pc}
   1a0f0:	ldr	r0, [r3, r2]
   1a0f4:	ldr	r3, [r0]
   1a0f8:	cmp	r3, #1
   1a0fc:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a100:	ldr	r2, [pc, #380]	; 1a284 <mmal_status_to_int@@Base+0x310>
   1a104:	mov	r1, #2
   1a108:	add	r2, pc, r2
   1a10c:	bl	12858 <vcos_log_impl@plt>
   1a110:	mov	r0, #1
   1a114:	pop	{r3, pc}
   1a118:	ldr	r0, [r3, r2]
   1a11c:	ldr	r3, [r0]
   1a120:	cmp	r3, #1
   1a124:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a128:	ldr	r2, [pc, #344]	; 1a288 <mmal_status_to_int@@Base+0x314>
   1a12c:	mov	r1, #2
   1a130:	add	r2, pc, r2
   1a134:	bl	12858 <vcos_log_impl@plt>
   1a138:	mov	r0, #1
   1a13c:	pop	{r3, pc}
   1a140:	ldr	r0, [r3, r2]
   1a144:	ldr	r3, [r0]
   1a148:	cmp	r3, #1
   1a14c:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a150:	ldr	r2, [pc, #308]	; 1a28c <mmal_status_to_int@@Base+0x318>
   1a154:	mov	r1, #2
   1a158:	add	r2, pc, r2
   1a15c:	bl	12858 <vcos_log_impl@plt>
   1a160:	mov	r0, #1
   1a164:	pop	{r3, pc}
   1a168:	ldr	r0, [r3, r2]
   1a16c:	ldr	r3, [r0]
   1a170:	cmp	r3, #1
   1a174:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a178:	ldr	r2, [pc, #272]	; 1a290 <mmal_status_to_int@@Base+0x31c>
   1a17c:	mov	r1, #2
   1a180:	add	r2, pc, r2
   1a184:	bl	12858 <vcos_log_impl@plt>
   1a188:	mov	r0, #1
   1a18c:	pop	{r3, pc}
   1a190:	ldr	r0, [r3, r2]
   1a194:	ldr	r3, [r0]
   1a198:	cmp	r3, #1
   1a19c:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a1a0:	ldr	r2, [pc, #236]	; 1a294 <mmal_status_to_int@@Base+0x320>
   1a1a4:	mov	r1, #2
   1a1a8:	add	r2, pc, r2
   1a1ac:	bl	12858 <vcos_log_impl@plt>
   1a1b0:	mov	r0, #1
   1a1b4:	pop	{r3, pc}
   1a1b8:	ldr	r0, [r3, r2]
   1a1bc:	ldr	r3, [r0]
   1a1c0:	cmp	r3, #1
   1a1c4:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a1c8:	ldr	r2, [pc, #200]	; 1a298 <mmal_status_to_int@@Base+0x324>
   1a1cc:	mov	r1, #2
   1a1d0:	add	r2, pc, r2
   1a1d4:	bl	12858 <vcos_log_impl@plt>
   1a1d8:	mov	r0, #1
   1a1dc:	pop	{r3, pc}
   1a1e0:	ldr	r0, [r3, r2]
   1a1e4:	ldr	r3, [r0]
   1a1e8:	cmp	r3, #1
   1a1ec:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a1f0:	ldr	r2, [pc, #164]	; 1a29c <mmal_status_to_int@@Base+0x328>
   1a1f4:	mov	r1, #2
   1a1f8:	add	r2, pc, r2
   1a1fc:	bl	12858 <vcos_log_impl@plt>
   1a200:	mov	r0, #1
   1a204:	pop	{r3, pc}
   1a208:	ldr	r0, [r3, r2]
   1a20c:	ldr	r3, [r0]
   1a210:	cmp	r3, #1
   1a214:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a218:	ldr	r2, [pc, #128]	; 1a2a0 <mmal_status_to_int@@Base+0x32c>
   1a21c:	mov	r1, #2
   1a220:	add	r2, pc, r2
   1a224:	bl	12858 <vcos_log_impl@plt>
   1a228:	mov	r0, #1
   1a22c:	pop	{r3, pc}
   1a230:	mov	r0, #1
   1a234:	pop	{r3, pc}
   1a238:	ldr	r0, [r3, r2]
   1a23c:	ldr	r3, [r0]
   1a240:	cmp	r3, #1
   1a244:	bls	1a230 <mmal_status_to_int@@Base+0x2bc>
   1a248:	ldr	r2, [pc, #84]	; 1a2a4 <mmal_status_to_int@@Base+0x330>
   1a24c:	mov	r1, #2
   1a250:	add	r2, pc, r2
   1a254:	bl	12858 <vcos_log_impl@plt>
   1a258:	mov	r0, #1
   1a25c:	pop	{r3, pc}
   1a260:	andeq	r8, r1, r8, ror r0
   1a264:	andeq	r0, r0, ip, lsl #3
   1a268:	andeq	r5, r0, r0, lsl #6
   1a26c:	andeq	r5, r0, r4, lsr #5
   1a270:	andeq	r5, r0, r4, ror #4
   1a274:	andeq	r5, r0, r0, lsr #4
   1a278:	andeq	r5, r0, r0, asr #3
   1a27c:	andeq	r5, r0, r4, ror #2
   1a280:	andeq	r5, r0, r0, lsl r1
   1a284:	ldrdeq	r5, [r0], -r8
   1a288:	andeq	r5, r0, r4, lsr #1
   1a28c:	andeq	r5, r0, r0, rrx
   1a290:	andeq	r5, r0, ip, lsl r0
   1a294:	ldrdeq	r4, [r0], -r8
   1a298:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   1a29c:	andeq	r4, r0, ip, asr #30
   1a2a0:	andeq	r4, r0, r4, lsl pc
   1a2a4:	andeq	r5, r0, ip, lsr #1

0001a2a8 <get_microseconds64@@Base>:
   1a2a8:	ldr	r3, [pc, #124]	; 1a32c <get_microseconds64@@Base+0x84>
   1a2ac:	mov	r0, #4
   1a2b0:	ldr	r2, [pc, #120]	; 1a330 <get_microseconds64@@Base+0x88>
   1a2b4:	add	r3, pc, r3
   1a2b8:	push	{r4, r5, r6, r7, lr}
   1a2bc:	sub	sp, sp, #20
   1a2c0:	ldr	r4, [r3, r2]
   1a2c4:	add	r1, sp, r0
   1a2c8:	ldr	r3, [r4]
   1a2cc:	str	r3, [sp, #12]
   1a2d0:	bl	12c30 <clock_gettime@plt>
   1a2d4:	ldr	r1, [sp, #8]
   1a2d8:	movw	r2, #19923	; 0x4dd3
   1a2dc:	movt	r2, #4194	; 0x1062
   1a2e0:	ldr	r0, [sp, #4]
   1a2e4:	movw	r3, #16960	; 0x4240
   1a2e8:	movt	r3, #15
   1a2ec:	smull	r6, r2, r2, r1
   1a2f0:	asr	r1, r1, #31
   1a2f4:	mul	r0, r3, r0
   1a2f8:	ldr	r5, [sp, #12]
   1a2fc:	ldr	ip, [r4]
   1a300:	rsb	r2, r1, r2, asr #6
   1a304:	adds	r6, r2, r0
   1a308:	asr	r3, r2, #31
   1a30c:	adc	r7, r3, r0, asr #31
   1a310:	cmp	r5, ip
   1a314:	mov	r0, r6
   1a318:	mov	r1, r7
   1a31c:	bne	1a328 <get_microseconds64@@Base+0x80>
   1a320:	add	sp, sp, #20
   1a324:	pop	{r4, r5, r6, r7, pc}
   1a328:	bl	129a8 <__stack_chk_fail@plt>
   1a32c:	andeq	r7, r1, r4, asr #26
   1a330:	muleq	r0, r0, r1
   1a334:	andeq	r0, r0, r0
   1a338:	ldr	r3, [pc, #472]	; 1a518 <get_microseconds64@@Base+0x270>
   1a33c:	ldr	r2, [pc, #472]	; 1a51c <get_microseconds64@@Base+0x274>
   1a340:	add	r3, pc, r3
   1a344:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a348:	sub	sp, sp, #28
   1a34c:	ldr	sl, [pc, #460]	; 1a520 <get_microseconds64@@Base+0x278>
   1a350:	ldr	r2, [r3, r2]
   1a354:	ldr	r6, [pc, #456]	; 1a524 <get_microseconds64@@Base+0x27c>
   1a358:	add	sl, pc, sl
   1a35c:	add	r3, sl, #8960	; 0x2300
   1a360:	ldr	r4, [pc, #448]	; 1a528 <get_microseconds64@@Base+0x280>
   1a364:	add	r6, pc, r6
   1a368:	add	r3, r3, #32
   1a36c:	add	r8, r6, #17664	; 0x4500
   1a370:	str	r3, [sp, #4]
   1a374:	ldr	r3, [r2]
   1a378:	add	r8, r8, #232	; 0xe8
   1a37c:	add	r4, pc, r4
   1a380:	str	r2, [sp, #8]
   1a384:	str	r4, [sp, #12]
   1a388:	str	r3, [sp, #20]
   1a38c:	ldr	r5, [sp, #12]
   1a390:	movw	r3, #17904	; 0x45f0
   1a394:	ldr	r9, [r5, r3]
   1a398:	cmp	r9, #0
   1a39c:	bne	1a4b8 <get_microseconds64@@Base+0x210>
   1a3a0:	add	r7, r6, #8960	; 0x2300
   1a3a4:	mov	r4, #0
   1a3a8:	mov	r5, #0
   1a3ac:	add	r7, r7, #24
   1a3b0:	b	1a408 <get_microseconds64@@Base+0x160>
   1a3b4:	vldr	d7, [r6, #56]	; 0x38
   1a3b8:	vcmp.f64	d7, #0.0
   1a3bc:	vmrs	APSR_nzcv, fpscr
   1a3c0:	beq	1a438 <get_microseconds64@@Base+0x190>
   1a3c4:	ldr	r3, [r6, #80]	; 0x50
   1a3c8:	cmp	r3, #1
   1a3cc:	ble	1a438 <get_microseconds64@@Base+0x190>
   1a3d0:	mov	r0, r8
   1a3d4:	bl	12978 <time@plt>
   1a3d8:	mov	r0, r6
   1a3dc:	bl	12924 <pthread_mutex_lock@plt>
   1a3e0:	add	r1, r6, #48	; 0x30
   1a3e4:	movw	r2, #8912	; 0x22d0
   1a3e8:	mov	r0, r7
   1a3ec:	bl	1293c <memcpy@plt>
   1a3f0:	mov	r0, r6
   1a3f4:	bl	12834 <pthread_mutex_unlock@plt>
   1a3f8:	movw	r3, #17904	; 0x45f0
   1a3fc:	ldr	r3, [r6, r3]
   1a400:	cmp	r3, #0
   1a404:	bne	1a4b8 <get_microseconds64@@Base+0x210>
   1a408:	add	fp, r6, #24
   1a40c:	strd	r4, [r6, #48]	; 0x30
   1a410:	str	r9, [r6, #80]	; 0x50
   1a414:	mov	r0, fp
   1a418:	bl	1aea8 <connect_gpsd@@Base>
   1a41c:	cmp	r0, #0
   1a420:	blt	1a4b8 <get_microseconds64@@Base+0x210>
   1a424:	mov	r0, fp
   1a428:	bl	1afb0 <read_gps_data_once@@Base>
   1a42c:	cmp	r0, #0
   1a430:	blt	1a4b8 <get_microseconds64@@Base+0x210>
   1a434:	bne	1a3b4 <get_microseconds64@@Base+0x10c>
   1a438:	add	r0, sp, #16
   1a43c:	bl	12978 <time@plt>
   1a440:	movw	r3, #17896	; 0x45e8
   1a444:	ldr	r3, [sl, r3]
   1a448:	ldr	r2, [sp, #16]
   1a44c:	rsb	r3, r3, r2
   1a450:	cmp	r3, #5
   1a454:	bgt	1a4d8 <get_microseconds64@@Base+0x230>
   1a458:	ldr	r7, [pc, #204]	; 1a52c <get_microseconds64@@Base+0x284>
   1a45c:	mov	r1, #0
   1a460:	mov	r0, #4
   1a464:	add	r7, pc, r7
   1a468:	ldrd	r2, [r7, #48]	; 0x30
   1a46c:	and	r2, r2, r0
   1a470:	and	r3, r3, r1
   1a474:	orrs	r1, r2, r3
   1a478:	beq	1a38c <get_microseconds64@@Base+0xe4>
   1a47c:	mov	r0, r7
   1a480:	mov	r4, #4
   1a484:	bl	12924 <pthread_mutex_lock@plt>
   1a488:	movw	r1, #8984	; 0x2318
   1a48c:	ldrd	r2, [r7, r1]
   1a490:	mov	r5, #0
   1a494:	add	ip, r7, #8960	; 0x2300
   1a498:	mov	r0, r7
   1a49c:	orr	r2, r2, r4
   1a4a0:	orr	r3, r3, r5
   1a4a4:	strd	r2, [r7, r1]
   1a4a8:	ldrd	r2, [r7, #72]	; 0x48
   1a4ac:	strd	r2, [ip, #48]	; 0x30
   1a4b0:	bl	12834 <pthread_mutex_unlock@plt>
   1a4b4:	b	1a38c <get_microseconds64@@Base+0xe4>
   1a4b8:	ldr	r5, [sp, #8]
   1a4bc:	mov	r0, #0
   1a4c0:	ldr	r2, [sp, #20]
   1a4c4:	ldr	r3, [r5]
   1a4c8:	cmp	r2, r3
   1a4cc:	bne	1a514 <get_microseconds64@@Base+0x26c>
   1a4d0:	add	sp, sp, #28
   1a4d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a4d8:	mov	r0, sl
   1a4dc:	bl	12924 <pthread_mutex_lock@plt>
   1a4e0:	movw	lr, #8984	; 0x2318
   1a4e4:	mov	r2, #0
   1a4e8:	mov	r3, #0
   1a4ec:	ldr	r4, [sp, #4]
   1a4f0:	movw	r1, #9016	; 0x2338
   1a4f4:	strd	r2, [sl, lr]
   1a4f8:	mov	r0, sl
   1a4fc:	ldrd	r2, [sl, #56]	; 0x38
   1a500:	mov	ip, #0
   1a504:	str	ip, [sl, r1]
   1a508:	strd	r2, [r4]
   1a50c:	bl	12834 <pthread_mutex_unlock@plt>
   1a510:	b	1a458 <get_microseconds64@@Base+0x1b0>
   1a514:	bl	129a8 <__stack_chk_fail@plt>
   1a518:			; <UNDEFINED> instruction: 0x00017cb8
   1a51c:	muleq	r0, r0, r1
   1a520:	andeq	r8, r1, r0, asr r6
   1a524:	andeq	r8, r1, r4, asr #12
   1a528:	andeq	r8, r1, ip, lsr #12
   1a52c:	andeq	r8, r1, r4, asr #10

0001a530 <raspi_gps_lock@@Base>:
   1a530:	push	{r4, lr}
   1a534:	ldr	r4, [pc, #20]	; 1a550 <raspi_gps_lock@@Base+0x20>
   1a538:	add	r4, pc, r4
   1a53c:	mov	r0, r4
   1a540:	bl	12924 <pthread_mutex_lock@plt>
   1a544:	add	r0, r4, #8960	; 0x2300
   1a548:	add	r0, r0, #24
   1a54c:	pop	{r4, pc}
   1a550:	andeq	r8, r1, r0, ror r4

0001a554 <raspi_gps_unlock@@Base>:
   1a554:	ldr	r0, [pc, #4]	; 1a560 <raspi_gps_unlock@@Base+0xc>
   1a558:	add	r0, pc, r0
   1a55c:	b	12834 <pthread_mutex_unlock@plt>
   1a560:	andeq	r8, r1, r0, asr r4

0001a564 <raspi_gps_shutdown@@Base>:
   1a564:	push	{r3, r4, r5, lr}
   1a568:	movw	ip, #17908	; 0x45f4
   1a56c:	ldr	r3, [pc, #204]	; 1a640 <raspi_gps_shutdown@@Base+0xdc>
   1a570:	mov	r4, r0
   1a574:	ldr	r5, [pc, #200]	; 1a644 <raspi_gps_shutdown@@Base+0xe0>
   1a578:	movw	r2, #17904	; 0x45f0
   1a57c:	add	r3, pc, r3
   1a580:	mov	r1, #1
   1a584:	add	r5, pc, r5
   1a588:	ldr	r0, [r3, ip]
   1a58c:	str	r1, [r3, r2]
   1a590:	cmp	r0, #0
   1a594:	beq	1a5b8 <raspi_gps_shutdown@@Base+0x54>
   1a598:	cmp	r4, #0
   1a59c:	bne	1a620 <raspi_gps_shutdown@@Base+0xbc>
   1a5a0:	ldr	r2, [pc, #160]	; 1a648 <raspi_gps_shutdown@@Base+0xe4>
   1a5a4:	movw	r3, #17900	; 0x45ec
   1a5a8:	mov	r1, #0
   1a5ac:	add	r2, pc, r2
   1a5b0:	ldr	r0, [r2, r3]
   1a5b4:	bl	12bdc <pthread_join@plt>
   1a5b8:	cmp	r4, #0
   1a5bc:	beq	1a5d4 <raspi_gps_shutdown@@Base+0x70>
   1a5c0:	ldr	r3, [pc, #132]	; 1a64c <raspi_gps_shutdown@@Base+0xe8>
   1a5c4:	add	r3, pc, r3
   1a5c8:	ldr	r3, [r3, #36]	; 0x24
   1a5cc:	cmp	r3, #0
   1a5d0:	bne	1a5fc <raspi_gps_shutdown@@Base+0x98>
   1a5d4:	ldr	r4, [pc, #116]	; 1a650 <raspi_gps_shutdown@@Base+0xec>
   1a5d8:	add	r4, pc, r4
   1a5dc:	add	r5, r4, #24
   1a5e0:	mov	r0, r5
   1a5e4:	bl	1af20 <disconnect_gpsd@@Base>
   1a5e8:	mov	r0, r5
   1a5ec:	bl	1af84 <libgps_unload@@Base>
   1a5f0:	mov	r0, r4
   1a5f4:	pop	{r3, r4, r5, lr}
   1a5f8:	b	128c4 <pthread_mutex_destroy@plt>
   1a5fc:	ldr	r3, [pc, #80]	; 1a654 <raspi_gps_shutdown@@Base+0xf0>
   1a600:	mov	r1, #1
   1a604:	ldr	r0, [pc, #76]	; 1a658 <raspi_gps_shutdown@@Base+0xf4>
   1a608:	mov	r2, #25
   1a60c:	ldr	r3, [r5, r3]
   1a610:	add	r0, pc, r0
   1a614:	ldr	r3, [r3]
   1a618:	bl	12a08 <fwrite@plt>
   1a61c:	b	1a5d4 <raspi_gps_shutdown@@Base+0x70>
   1a620:	ldr	r3, [pc, #44]	; 1a654 <raspi_gps_shutdown@@Base+0xf0>
   1a624:	mov	r2, #43	; 0x2b
   1a628:	ldr	r0, [pc, #44]	; 1a65c <raspi_gps_shutdown@@Base+0xf8>
   1a62c:	ldr	r3, [r5, r3]
   1a630:	add	r0, pc, r0
   1a634:	ldr	r3, [r3]
   1a638:	bl	12a08 <fwrite@plt>
   1a63c:	b	1a5a0 <raspi_gps_shutdown@@Base+0x3c>
   1a640:	andeq	r8, r1, ip, lsr #8
   1a644:	andeq	r7, r1, r4, ror sl
   1a648:	strdeq	r8, [r1], -ip
   1a64c:	andeq	r8, r1, r4, ror #7
   1a650:	ldrdeq	r8, [r1], -r0
   1a654:	muleq	r0, r4, r1
   1a658:	muleq	r0, r8, sp
   1a65c:	andeq	r4, r0, ip, asr #26

0001a660 <raspi_gps_setup@@Base>:
   1a660:	push	{r4, r5, r6, r7, lr}
   1a664:	movw	r2, #17912	; 0x45f8
   1a668:	ldr	r4, [pc, #524]	; 1a87c <raspi_gps_setup@@Base+0x21c>
   1a66c:	sub	sp, sp, #12
   1a670:	mov	r1, #0
   1a674:	mov	r7, r0
   1a678:	add	r4, pc, r4
   1a67c:	ldr	r6, [pc, #508]	; 1a880 <raspi_gps_setup@@Base+0x220>
   1a680:	add	r5, r4, #24
   1a684:	mov	r0, r4
   1a688:	add	r6, pc, r6
   1a68c:	bl	12b4c <memset@plt>
   1a690:	mov	r1, #0
   1a694:	mov	r0, r4
   1a698:	bl	12954 <pthread_mutex_init@plt>
   1a69c:	mov	r0, r5
   1a6a0:	bl	1ae74 <gpsd_init@@Base>
   1a6a4:	mov	r0, r5
   1a6a8:	bl	1ad4c <libgps_load@@Base>
   1a6ac:	cmp	r0, #0
   1a6b0:	bne	1a7b0 <raspi_gps_setup@@Base+0x150>
   1a6b4:	cmp	r7, #0
   1a6b8:	bne	1a718 <raspi_gps_setup@@Base+0xb8>
   1a6bc:	mov	r0, r5
   1a6c0:	bl	1aea8 <connect_gpsd@@Base>
   1a6c4:	cmp	r0, #0
   1a6c8:	bne	1a81c <raspi_gps_setup@@Base+0x1bc>
   1a6cc:	mov	r0, r5
   1a6d0:	mov	r1, #2
   1a6d4:	bl	1b038 <wait_gps_time@@Base>
   1a6d8:	ldr	r4, [pc, #420]	; 1a884 <raspi_gps_setup@@Base+0x224>
   1a6dc:	mov	r1, #0
   1a6e0:	ldr	r2, [pc, #416]	; 1a888 <raspi_gps_setup@@Base+0x228>
   1a6e4:	add	r4, pc, r4
   1a6e8:	add	r0, r4, #17664	; 0x4500
   1a6ec:	add	r2, pc, r2
   1a6f0:	mov	r3, r4
   1a6f4:	add	r0, r0, #236	; 0xec
   1a6f8:	bl	12a38 <pthread_create@plt>
   1a6fc:	cmp	r0, #0
   1a700:	movweq	r3, #17908	; 0x45f4
   1a704:	moveq	r2, #1
   1a708:	streq	r2, [r4, r3]
   1a70c:	bne	1a7e0 <raspi_gps_setup@@Base+0x180>
   1a710:	add	sp, sp, #12
   1a714:	pop	{r4, r5, r6, r7, pc}
   1a718:	ldr	r2, [pc, #364]	; 1a88c <raspi_gps_setup@@Base+0x22c>
   1a71c:	mov	r1, #1
   1a720:	ldr	r3, [r4, #24]
   1a724:	ldr	ip, [r4, #28]
   1a728:	ldr	r4, [r6, r2]
   1a72c:	ldr	r2, [pc, #348]	; 1a890 <raspi_gps_setup@@Base+0x230>
   1a730:	ldr	r0, [r4]
   1a734:	add	r2, pc, r2
   1a738:	str	ip, [sp]
   1a73c:	bl	12b94 <__fprintf_chk@plt>
   1a740:	mov	r0, r5
   1a744:	bl	1aea8 <connect_gpsd@@Base>
   1a748:	cmp	r0, #0
   1a74c:	bne	1a824 <raspi_gps_setup@@Base+0x1c4>
   1a750:	ldr	r0, [pc, #316]	; 1a894 <raspi_gps_setup@@Base+0x234>
   1a754:	mov	r1, #1
   1a758:	mov	r2, #21
   1a75c:	ldr	r3, [r4]
   1a760:	add	r0, pc, r0
   1a764:	bl	12a08 <fwrite@plt>
   1a768:	mov	r0, r5
   1a76c:	mov	r1, #2
   1a770:	bl	1b038 <wait_gps_time@@Base>
   1a774:	cmp	r0, #0
   1a778:	beq	1a794 <raspi_gps_setup@@Base+0x134>
   1a77c:	ldr	r0, [pc, #276]	; 1a898 <raspi_gps_setup@@Base+0x238>
   1a780:	mov	r1, #1
   1a784:	mov	r2, #32
   1a788:	ldr	r3, [r4]
   1a78c:	add	r0, pc, r0
   1a790:	bl	12a08 <fwrite@plt>
   1a794:	ldr	r0, [pc, #256]	; 1a89c <raspi_gps_setup@@Base+0x23c>
   1a798:	mov	r1, #1
   1a79c:	ldr	r3, [r4]
   1a7a0:	mov	r2, #27
   1a7a4:	add	r0, pc, r0
   1a7a8:	bl	12a08 <fwrite@plt>
   1a7ac:	b	1a6d8 <raspi_gps_setup@@Base+0x78>
   1a7b0:	mov	r0, r4
   1a7b4:	bl	128c4 <pthread_mutex_destroy@plt>
   1a7b8:	ldr	r3, [pc, #204]	; 1a88c <raspi_gps_setup@@Base+0x22c>
   1a7bc:	ldr	r0, [pc, #220]	; 1a8a0 <raspi_gps_setup@@Base+0x240>
   1a7c0:	mov	r1, #1
   1a7c4:	mov	r2, #33	; 0x21
   1a7c8:	ldr	r3, [r6, r3]
   1a7cc:	add	r0, pc, r0
   1a7d0:	ldr	r3, [r3]
   1a7d4:	bl	12a08 <fwrite@plt>
   1a7d8:	mvn	r0, #0
   1a7dc:	b	1a710 <raspi_gps_setup@@Base+0xb0>
   1a7e0:	ldr	r3, [pc, #164]	; 1a88c <raspi_gps_setup@@Base+0x22c>
   1a7e4:	mov	r1, #1
   1a7e8:	ldr	r0, [pc, #180]	; 1a8a4 <raspi_gps_setup@@Base+0x244>
   1a7ec:	mov	r2, #33	; 0x21
   1a7f0:	ldr	r3, [r6, r3]
   1a7f4:	add	r0, pc, r0
   1a7f8:	ldr	r3, [r3]
   1a7fc:	bl	12a08 <fwrite@plt>
   1a800:	mov	r0, r7
   1a804:	movw	r3, #17904	; 0x45f0
   1a808:	mov	r2, #1
   1a80c:	str	r2, [r4, r3]
   1a810:	bl	1a564 <raspi_gps_shutdown@@Base>
   1a814:	mvn	r0, #0
   1a818:	b	1a710 <raspi_gps_setup@@Base+0xb0>
   1a81c:	ldr	r3, [pc, #104]	; 1a88c <raspi_gps_setup@@Base+0x22c>
   1a820:	ldr	r4, [r6, r3]
   1a824:	ldr	r5, [pc, #124]	; 1a8a8 <raspi_gps_setup@@Base+0x248>
   1a828:	movw	r3, #8976	; 0x2310
   1a82c:	ldr	r6, [r4]
   1a830:	add	r5, pc, r5
   1a834:	ldr	r7, [r5, r3]
   1a838:	bl	12b1c <__errno_location@plt>
   1a83c:	ldr	r4, [r0]
   1a840:	mov	r0, r4
   1a844:	blx	r7
   1a848:	ldr	r2, [pc, #92]	; 1a8ac <raspi_gps_setup@@Base+0x24c>
   1a84c:	mov	r3, r4
   1a850:	mov	r1, #1
   1a854:	add	r2, pc, r2
   1a858:	str	r0, [sp]
   1a85c:	mov	r0, r6
   1a860:	bl	12b94 <__fprintf_chk@plt>
   1a864:	add	r0, r5, #24
   1a868:	bl	1af84 <libgps_unload@@Base>
   1a86c:	mov	r0, r5
   1a870:	bl	128c4 <pthread_mutex_destroy@plt>
   1a874:	mvn	r0, #0
   1a878:	b	1a710 <raspi_gps_setup@@Base+0xb0>
   1a87c:	andeq	r8, r1, r0, lsr r3
   1a880:	andeq	r7, r1, r0, ror r9
   1a884:	andeq	r8, r1, r4, asr #5
   1a888:			; <UNDEFINED> instruction: 0xfffffc44
   1a88c:	muleq	r0, r4, r1
   1a890:			; <UNDEFINED> instruction: 0x00004cb4
   1a894:	ldrdeq	r4, [r0], -r0
   1a898:	strdeq	r4, [r0], -ip
   1a89c:	andeq	r4, r0, r4, lsr #25
   1a8a0:	strdeq	r4, [r0], -r8
   1a8a4:	andeq	r4, r0, r0, ror ip
   1a8a8:	andeq	r8, r1, r8, ror r1
   1a8ac:			; <UNDEFINED> instruction: 0x00004bb0

0001a8b0 <raspi_gps_location_string@@Base>:
   1a8b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a8b4:	vpush	{d8}
   1a8b8:	sub	sp, sp, #204	; 0xcc
   1a8bc:	ldr	lr, [pc, #1020]	; 1acc0 <raspi_gps_location_string@@Base+0x410>
   1a8c0:	add	r9, sp, #92	; 0x5c
   1a8c4:	ldr	r3, [pc, #1016]	; 1acc4 <raspi_gps_location_string@@Base+0x414>
   1a8c8:	mov	ip, #0
   1a8cc:	add	lr, pc, lr
   1a8d0:	ldr	r5, [pc, #1008]	; 1acc8 <raspi_gps_location_string@@Base+0x418>
   1a8d4:	mov	r6, r9
   1a8d8:	movw	r4, #12142	; 0x2f6e
   1a8dc:	ldr	r3, [lr, r3]
   1a8e0:	add	r5, pc, r5
   1a8e4:	add	fp, r5, #24
   1a8e8:	movt	r4, #97	; 0x61
   1a8ec:	str	ip, [sp, #48]	; 0x30
   1a8f0:	add	r8, sp, #116	; 0x74
   1a8f4:	str	r3, [sp, #36]	; 0x24
   1a8f8:	add	sl, r5, #48	; 0x30
   1a8fc:	ldr	r7, [sp, #36]	; 0x24
   1a900:	ldm	r5, {r0, r1, r2, r3}
   1a904:	add	r5, r5, #72	; 0x48
   1a908:	ldr	lr, [r7]
   1a90c:	add	r7, sp, #140	; 0x8c
   1a910:	str	r4, [sp, #44]	; 0x2c
   1a914:	str	r4, [sp, #68]	; 0x44
   1a918:	mov	r4, r8
   1a91c:	stmia	r6!, {r0, r1, r2}
   1a920:	str	lr, [sp, #196]	; 0xc4
   1a924:	mov	lr, r7
   1a928:	strb	r3, [r6]
   1a92c:	add	r6, sp, #164	; 0xa4
   1a930:	str	ip, [sp, #52]	; 0x34
   1a934:	str	ip, [sp, #56]	; 0x38
   1a938:	mov	r3, r6
   1a93c:	str	ip, [sp, #60]	; 0x3c
   1a940:	str	ip, [sp, #64]	; 0x40
   1a944:	str	ip, [sp, #72]	; 0x48
   1a948:	str	ip, [sp, #76]	; 0x4c
   1a94c:	str	ip, [sp, #80]	; 0x50
   1a950:	str	ip, [sp, #84]	; 0x54
   1a954:	str	ip, [sp, #88]	; 0x58
   1a958:	strb	ip, [sp, #105]	; 0x69
   1a95c:	strb	ip, [sp, #106]	; 0x6a
   1a960:	strb	ip, [sp, #107]	; 0x6b
   1a964:	strb	ip, [sp, #108]	; 0x6c
   1a968:	strb	ip, [sp, #109]	; 0x6d
   1a96c:	strb	ip, [sp, #110]	; 0x6e
   1a970:	strb	ip, [sp, #111]	; 0x6f
   1a974:	ldm	fp, {r0, r1, r2}
   1a978:	strb	ip, [sp, #112]	; 0x70
   1a97c:	strb	ip, [sp, #113]	; 0x71
   1a980:	strb	ip, [sp, #114]	; 0x72
   1a984:	stmia	r4!, {r0, r1}
   1a988:	strh	r2, [r4]
   1a98c:	ldm	sl, {r0, r1, r2}
   1a990:	strb	ip, [sp, #115]	; 0x73
   1a994:	strh	ip, [sp, #126]	; 0x7e
   1a998:	strh	ip, [sp, #128]	; 0x80
   1a99c:	stmia	lr!, {r0, r1}
   1a9a0:	strh	r2, [lr]
   1a9a4:	ldm	r5, {r0, r1, r2}
   1a9a8:	strh	ip, [sp, #130]	; 0x82
   1a9ac:	strh	ip, [sp, #132]	; 0x84
   1a9b0:	strh	ip, [sp, #134]	; 0x86
   1a9b4:	stmia	r3!, {r0, r1}
   1a9b8:	mov	r1, ip
   1a9bc:	strb	r2, [r3]
   1a9c0:	add	r0, sp, #173	; 0xad
   1a9c4:	mov	r2, #23
   1a9c8:	strh	ip, [sp, #136]	; 0x88
   1a9cc:	strh	ip, [sp, #138]	; 0x8a
   1a9d0:	strh	ip, [sp, #150]	; 0x96
   1a9d4:	strh	ip, [sp, #152]	; 0x98
   1a9d8:	strh	ip, [sp, #154]	; 0x9a
   1a9dc:	strh	ip, [sp, #156]	; 0x9c
   1a9e0:	strh	ip, [sp, #158]	; 0x9e
   1a9e4:	strh	ip, [sp, #160]	; 0xa0
   1a9e8:	strh	ip, [sp, #162]	; 0xa2
   1a9ec:	bl	12b4c <memset@plt>
   1a9f0:	bl	1a530 <raspi_gps_lock@@Base>
   1a9f4:	mov	r1, #0
   1a9f8:	ldrd	r2, [r0]
   1a9fc:	mov	fp, r0
   1aa00:	mov	r0, #4
   1aa04:	and	r3, r3, r1
   1aa08:	and	r2, r2, r0
   1aa0c:	orrs	ip, r2, r3
   1aa10:	addeq	r4, sp, #40	; 0x28
   1aa14:	bne	1ab9c <raspi_gps_location_string@@Base+0x2ec>
   1aa18:	vldr	d7, [fp, #8]
   1aa1c:	vcmp.f64	d7, #0.0
   1aa20:	vmrs	APSR_nzcv, fpscr
   1aa24:	beq	1ab40 <raspi_gps_location_string@@Base+0x290>
   1aa28:	ldr	r3, [fp, #32]
   1aa2c:	cmp	r3, #1
   1aa30:	ble	1ab40 <raspi_gps_location_string@@Base+0x290>
   1aa34:	ldrd	r2, [fp]
   1aa38:	mov	r0, #16
   1aa3c:	mov	r1, #0
   1aa40:	and	r0, r0, r2
   1aa44:	and	r1, r1, r3
   1aa48:	orrs	ip, r0, r1
   1aa4c:	addeq	sl, sp, #44	; 0x2c
   1aa50:	addeq	r5, sp, #68	; 0x44
   1aa54:	beq	1aa8c <raspi_gps_location_string@@Base+0x1dc>
   1aa58:	vldr	d8, [fp, #48]	; 0x30
   1aa5c:	vmov.f64	d0, d8
   1aa60:	bl	12b88 <__isnan@plt>
   1aa64:	cmp	r0, #0
   1aa68:	addne	sl, sp, #44	; 0x2c
   1aa6c:	beq	1ac88 <raspi_gps_location_string@@Base+0x3d8>
   1aa70:	vldr	d8, [fp, #64]	; 0x40
   1aa74:	vmov.f64	d0, d8
   1aa78:	bl	12b88 <__isnan@plt>
   1aa7c:	cmp	r0, #0
   1aa80:	beq	1ac58 <raspi_gps_location_string@@Base+0x3a8>
   1aa84:	ldrd	r2, [fp]
   1aa88:	add	r5, sp, #68	; 0x44
   1aa8c:	mov	r0, #32
   1aa90:	mov	r1, #0
   1aa94:	and	r0, r0, r2
   1aa98:	and	r1, r1, r3
   1aa9c:	orrs	ip, r0, r1
   1aaa0:	beq	1aab0 <raspi_gps_location_string@@Base+0x200>
   1aaa4:	ldr	r1, [fp, #32]
   1aaa8:	cmp	r1, #2
   1aaac:	bgt	1abd4 <raspi_gps_location_string@@Base+0x324>
   1aab0:	mov	r0, #64	; 0x40
   1aab4:	mov	r1, #0
   1aab8:	and	r0, r0, r2
   1aabc:	and	r1, r1, r3
   1aac0:	orrs	ip, r0, r1
   1aac4:	beq	1aaec <raspi_gps_location_string@@Base+0x23c>
   1aac8:	vldr	d8, [fp, #112]	; 0x70
   1aacc:	vmov.f64	d0, d8
   1aad0:	str	r2, [sp, #32]
   1aad4:	str	r3, [sp, #28]
   1aad8:	bl	12b88 <__isnan@plt>
   1aadc:	ldr	r2, [sp, #32]
   1aae0:	ldr	r3, [sp, #28]
   1aae4:	cmp	r0, #0
   1aae8:	beq	1ac24 <raspi_gps_location_string@@Base+0x374>
   1aaec:	mov	r1, #0
   1aaf0:	mov	r0, #128	; 0x80
   1aaf4:	and	r3, r3, r1
   1aaf8:	and	r2, r2, r0
   1aafc:	orrs	r1, r2, r3
   1ab00:	beq	1ab48 <raspi_gps_location_string@@Base+0x298>
   1ab04:	vldr	d8, [fp, #96]	; 0x60
   1ab08:	vmov.f64	d0, d8
   1ab0c:	bl	12b88 <__isnan@plt>
   1ab10:	cmp	r0, #0
   1ab14:	bne	1ab48 <raspi_gps_location_string@@Base+0x298>
   1ab18:	ldr	ip, [pc, #428]	; 1accc <raspi_gps_location_string@@Base+0x41c>
   1ab1c:	mov	r1, #24
   1ab20:	vstr	d8, [sp, #8]
   1ab24:	mov	r3, r1
   1ab28:	add	ip, pc, ip
   1ab2c:	mov	r0, r7
   1ab30:	mov	r2, #1
   1ab34:	str	ip, [sp]
   1ab38:	bl	12ca8 <__snprintf_chk@plt>
   1ab3c:	b	1ab48 <raspi_gps_location_string@@Base+0x298>
   1ab40:	add	sl, sp, #44	; 0x2c
   1ab44:	add	r5, sp, #68	; 0x44
   1ab48:	bl	1a554 <raspi_gps_unlock@@Base>
   1ab4c:	ldr	r2, [pc, #380]	; 1acd0 <raspi_gps_location_string@@Base+0x420>
   1ab50:	mov	r3, r6
   1ab54:	str	r7, [sp, #16]
   1ab58:	add	r2, pc, r2
   1ab5c:	str	sl, [sp]
   1ab60:	str	r5, [sp, #4]
   1ab64:	mov	r0, r4
   1ab68:	str	r9, [sp, #8]
   1ab6c:	mov	r1, #1
   1ab70:	str	r8, [sp, #12]
   1ab74:	bl	12a44 <__asprintf_chk@plt>
   1ab78:	ldr	r7, [sp, #36]	; 0x24
   1ab7c:	ldr	r2, [sp, #196]	; 0xc4
   1ab80:	ldr	r0, [sp, #40]	; 0x28
   1ab84:	ldr	r3, [r7]
   1ab88:	cmp	r2, r3
   1ab8c:	bne	1acb4 <raspi_gps_location_string@@Base+0x404>
   1ab90:	add	sp, sp, #204	; 0xcc
   1ab94:	vpop	{d8}
   1ab98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab9c:	vldr	d7, [fp, #24]
   1aba0:	vcvt.s32.f64	s14, d7
   1aba4:	add	r4, sp, #200	; 0xc8
   1aba8:	vmov	r1, s14
   1abac:	str	r1, [r4, #-160]!	; 0xffffff60
   1abb0:	mov	r0, r4
   1abb4:	bl	12a98 <localtime@plt>
   1abb8:	ldr	r2, [pc, #276]	; 1acd4 <raspi_gps_location_string@@Base+0x424>
   1abbc:	mov	r1, #32
   1abc0:	add	r2, pc, r2
   1abc4:	mov	r3, r0
   1abc8:	mov	r0, r6
   1abcc:	bl	12a80 <strftime@plt>
   1abd0:	b	1aa18 <raspi_gps_location_string@@Base+0x168>
   1abd4:	vldr	d8, [fp, #80]	; 0x50
   1abd8:	vmov.f64	d0, d8
   1abdc:	str	r2, [sp, #32]
   1abe0:	str	r3, [sp, #28]
   1abe4:	bl	12b88 <__isnan@plt>
   1abe8:	ldr	r2, [sp, #32]
   1abec:	ldr	r3, [sp, #28]
   1abf0:	cmp	r0, #0
   1abf4:	bne	1aab0 <raspi_gps_location_string@@Base+0x200>
   1abf8:	ldr	ip, [pc, #216]	; 1acd8 <raspi_gps_location_string@@Base+0x428>
   1abfc:	mov	r1, #24
   1ac00:	mov	r3, r1
   1ac04:	mov	r2, #1
   1ac08:	add	ip, pc, ip
   1ac0c:	vstr	d8, [sp, #8]
   1ac10:	mov	r0, r9
   1ac14:	str	ip, [sp]
   1ac18:	bl	12ca8 <__snprintf_chk@plt>
   1ac1c:	ldrd	r2, [fp]
   1ac20:	b	1aab0 <raspi_gps_location_string@@Base+0x200>
   1ac24:	vldr	d7, [pc, #140]	; 1acb8 <raspi_gps_location_string@@Base+0x408>
   1ac28:	vmul.f64	d8, d8, d7
   1ac2c:	ldr	ip, [pc, #168]	; 1acdc <raspi_gps_location_string@@Base+0x42c>
   1ac30:	mov	r1, #24
   1ac34:	mov	r3, r1
   1ac38:	mov	r2, #1
   1ac3c:	add	ip, pc, ip
   1ac40:	mov	r0, r8
   1ac44:	str	ip, [sp]
   1ac48:	vstr	d8, [sp, #8]
   1ac4c:	bl	12ca8 <__snprintf_chk@plt>
   1ac50:	ldrd	r2, [fp]
   1ac54:	b	1aaec <raspi_gps_location_string@@Base+0x23c>
   1ac58:	ldr	r2, [pc, #128]	; 1ace0 <raspi_gps_location_string@@Base+0x430>
   1ac5c:	add	r5, sp, #68	; 0x44
   1ac60:	mov	r1, #24
   1ac64:	vstr	d8, [sp, #8]
   1ac68:	add	r2, pc, r2
   1ac6c:	mov	r3, r1
   1ac70:	str	r2, [sp]
   1ac74:	mov	r0, r5
   1ac78:	mov	r2, #1
   1ac7c:	bl	12ca8 <__snprintf_chk@plt>
   1ac80:	ldrd	r2, [fp]
   1ac84:	b	1aa8c <raspi_gps_location_string@@Base+0x1dc>
   1ac88:	add	sl, sp, #44	; 0x2c
   1ac8c:	ldr	r2, [pc, #80]	; 1ace4 <raspi_gps_location_string@@Base+0x434>
   1ac90:	mov	r1, #24
   1ac94:	vstr	d8, [sp, #8]
   1ac98:	add	r2, pc, r2
   1ac9c:	mov	r0, sl
   1aca0:	str	r2, [sp]
   1aca4:	mov	r3, r1
   1aca8:	mov	r2, #1
   1acac:	bl	12ca8 <__snprintf_chk@plt>
   1acb0:	b	1aa70 <raspi_gps_location_string@@Base+0x1c0>
   1acb4:	bl	129a8 <__stack_chk_fail@plt>
   1acb8:	stclgt	12, cr12, [ip], {205}	; 0xcd
   1acbc:	andmi	ip, ip, ip, asr #25
   1acc0:	andeq	r7, r1, ip, lsr #14
   1acc4:	muleq	r0, r0, r1
   1acc8:	andeq	r4, r0, r4, lsr sl
   1accc:	andeq	r4, r0, r0, asr #19
   1acd0:	muleq	r0, ip, r9
   1acd4:	andeq	r4, r0, ip, ror #17
   1acd8:	andeq	r4, r0, r0, asr #17
   1acdc:	muleq	r0, ip, r8
   1ace0:	andeq	r4, r0, r8, asr r8
   1ace4:	andeq	r4, r0, r8, lsr #16
   1ace8:	push	{r3, r4, r5, lr}
   1acec:	mov	r5, r0
   1acf0:	mov	r0, r1
   1acf4:	mov	r1, r2
   1acf8:	bl	12c84 <dlsym@plt>
   1acfc:	ldr	r4, [pc, #60]	; 1ad40 <raspi_gps_location_string@@Base+0x490>
   1ad00:	add	r4, pc, r4
   1ad04:	str	r0, [r5]
   1ad08:	bl	129c0 <dlerror@plt>
   1ad0c:	subs	r3, r0, #0
   1ad10:	bne	1ad1c <raspi_gps_location_string@@Base+0x46c>
   1ad14:	mov	r0, r3
   1ad18:	pop	{r3, r4, r5, pc}
   1ad1c:	ldr	ip, [pc, #32]	; 1ad44 <raspi_gps_location_string@@Base+0x494>
   1ad20:	mov	r1, #1
   1ad24:	ldr	r2, [pc, #28]	; 1ad48 <raspi_gps_location_string@@Base+0x498>
   1ad28:	ldr	r0, [r4, ip]
   1ad2c:	add	r2, pc, r2
   1ad30:	ldr	r0, [r0]
   1ad34:	bl	12b94 <__fprintf_chk@plt>
   1ad38:	mvn	r0, #0
   1ad3c:	pop	{r3, r4, r5, pc}
   1ad40:	strdeq	r7, [r1], -r8
   1ad44:	muleq	r0, r4, r1
   1ad48:	muleq	r0, ip, r0

0001ad4c <libgps_load@@Base>:
   1ad4c:	push	{r4, r5, r6, lr}
   1ad50:	mov	r1, #1
   1ad54:	ldr	r5, [pc, #240]	; 1ae4c <libgps_load@@Base+0x100>
   1ad58:	mov	r4, r0
   1ad5c:	ldr	r3, [pc, #236]	; 1ae50 <libgps_load@@Base+0x104>
   1ad60:	add	r5, pc, r5
   1ad64:	ldr	r3, [r5, r3]
   1ad68:	ldr	r0, [r3]
   1ad6c:	bl	12a20 <dlopen@plt>
   1ad70:	cmp	r0, #0
   1ad74:	str	r0, [r4, #8]
   1ad78:	beq	1ae1c <libgps_load@@Base+0xd0>
   1ad7c:	ldr	r2, [pc, #208]	; 1ae54 <libgps_load@@Base+0x108>
   1ad80:	add	r5, r4, #8896	; 0x22c0
   1ad84:	mov	r1, r0
   1ad88:	add	r0, r5, #40	; 0x28
   1ad8c:	add	r2, pc, r2
   1ad90:	bl	1ace8 <raspi_gps_location_string@@Base+0x438>
   1ad94:	ldr	r2, [pc, #188]	; 1ae58 <libgps_load@@Base+0x10c>
   1ad98:	ldr	r1, [r4, #8]
   1ad9c:	add	r2, pc, r2
   1ada0:	mov	r6, r0
   1ada4:	add	r0, r5, #44	; 0x2c
   1ada8:	bl	1ace8 <raspi_gps_location_string@@Base+0x438>
   1adac:	ldr	r2, [pc, #168]	; 1ae5c <libgps_load@@Base+0x110>
   1adb0:	ldr	r1, [r4, #8]
   1adb4:	add	r2, pc, r2
   1adb8:	orr	r6, r0, r6
   1adbc:	add	r0, r5, #48	; 0x30
   1adc0:	bl	1ace8 <raspi_gps_location_string@@Base+0x438>
   1adc4:	ldr	r2, [pc, #148]	; 1ae60 <libgps_load@@Base+0x114>
   1adc8:	ldr	r1, [r4, #8]
   1adcc:	add	r2, pc, r2
   1add0:	orr	r6, r6, r0
   1add4:	add	r0, r5, #52	; 0x34
   1add8:	bl	1ace8 <raspi_gps_location_string@@Base+0x438>
   1addc:	ldr	r2, [pc, #128]	; 1ae64 <libgps_load@@Base+0x118>
   1ade0:	ldr	r1, [r4, #8]
   1ade4:	add	r2, pc, r2
   1ade8:	orr	r6, r6, r0
   1adec:	add	r0, r5, #56	; 0x38
   1adf0:	bl	1ace8 <raspi_gps_location_string@@Base+0x438>
   1adf4:	ldr	r2, [pc, #108]	; 1ae68 <libgps_load@@Base+0x11c>
   1adf8:	ldr	r1, [r4, #8]
   1adfc:	add	r2, pc, r2
   1ae00:	orr	r4, r6, r0
   1ae04:	add	r0, r5, #60	; 0x3c
   1ae08:	bl	1ace8 <raspi_gps_location_string@@Base+0x438>
   1ae0c:	orrs	r4, r4, r0
   1ae10:	moveq	r0, #0
   1ae14:	mvnne	r0, #0
   1ae18:	pop	{r4, r5, r6, pc}
   1ae1c:	ldr	r3, [pc, #72]	; 1ae6c <libgps_load@@Base+0x120>
   1ae20:	ldr	r3, [r5, r3]
   1ae24:	ldr	r4, [r3]
   1ae28:	bl	129c0 <dlerror@plt>
   1ae2c:	ldr	r2, [pc, #60]	; 1ae70 <libgps_load@@Base+0x124>
   1ae30:	mov	r1, #1
   1ae34:	add	r2, pc, r2
   1ae38:	mov	r3, r0
   1ae3c:	mov	r0, r4
   1ae40:	bl	12b94 <__fprintf_chk@plt>
   1ae44:	mvn	r0, #0
   1ae48:	pop	{r4, r5, r6, pc}
   1ae4c:	muleq	r1, r8, r2
   1ae50:	andeq	r0, r0, r8, lsr #3
   1ae54:	andeq	r4, r0, r4, lsl #15
   1ae58:	andeq	r4, r0, r0, lsl #15
   1ae5c:	andeq	r4, r0, r4, ror r7
   1ae60:	andeq	r4, r0, r8, ror #14
   1ae64:	andeq	r4, r0, ip, asr r7
   1ae68:	andeq	r4, r0, r0, asr r7
   1ae6c:	muleq	r0, r4, r1
   1ae70:	muleq	r0, r4, pc	; <UNPREDICTABLE>

0001ae74 <gpsd_init@@Base>:
   1ae74:	push	{r4, lr}
   1ae78:	mov	r2, #8960	; 0x2300
   1ae7c:	mov	r1, #0
   1ae80:	mov	r4, r0
   1ae84:	bl	12b4c <memset@plt>
   1ae88:	ldr	r2, [pc, #16]	; 1aea0 <gpsd_init@@Base+0x2c>
   1ae8c:	ldr	r3, [pc, #16]	; 1aea4 <gpsd_init@@Base+0x30>
   1ae90:	add	r2, pc, r2
   1ae94:	add	r3, pc, r3
   1ae98:	stm	r4, {r2, r3}
   1ae9c:	pop	{r4, pc}
   1aea0:	andeq	r4, r0, r8, asr #13
   1aea4:	ldrdeq	r4, [r0], -r0

0001aea8 <connect_gpsd@@Base>:
   1aea8:	ldr	r3, [r0, #8]
   1aeac:	push	{r4, r5, r6, lr}
   1aeb0:	cmp	r3, #0
   1aeb4:	mov	r4, r0
   1aeb8:	beq	1af18 <connect_gpsd@@Base+0x70>
   1aebc:	ldr	r3, [r0, #12]
   1aec0:	cmp	r3, #0
   1aec4:	movne	r5, #0
   1aec8:	beq	1aed4 <connect_gpsd@@Base+0x2c>
   1aecc:	mov	r0, r5
   1aed0:	pop	{r4, r5, r6, pc}
   1aed4:	add	r6, r0, #24
   1aed8:	movw	r3, #8944	; 0x22f0
   1aedc:	ldr	r3, [r0, r3]
   1aee0:	mov	r2, r6
   1aee4:	ldm	r0, {r0, r1}
   1aee8:	blx	r3
   1aeec:	subs	r5, r0, #0
   1aef0:	bne	1af18 <connect_gpsd@@Base+0x70>
   1aef4:	movw	r3, #8956	; 0x22fc
   1aef8:	mov	r1, #1
   1aefc:	mov	r0, r6
   1af00:	str	r1, [r4, #12]
   1af04:	ldr	r3, [r4, r3]
   1af08:	mov	r2, r5
   1af0c:	blx	r3
   1af10:	mov	r0, r5
   1af14:	pop	{r4, r5, r6, pc}
   1af18:	mvn	r5, #0
   1af1c:	b	1aecc <connect_gpsd@@Base+0x24>

0001af20 <disconnect_gpsd@@Base>:
   1af20:	push	{r3, r4, r5, lr}
   1af24:	mov	r4, r0
   1af28:	ldr	r3, [r0, #8]
   1af2c:	cmp	r3, #0
   1af30:	beq	1af7c <disconnect_gpsd@@Base+0x5c>
   1af34:	ldr	r0, [r0, #12]
   1af38:	cmp	r0, #0
   1af3c:	popeq	{r3, r4, r5, pc}
   1af40:	add	r5, r4, #24
   1af44:	movw	r3, #8956	; 0x22fc
   1af48:	ldr	r3, [r4, r3]
   1af4c:	mov	r1, #2
   1af50:	mov	r2, #0
   1af54:	mov	r0, r5
   1af58:	blx	r3
   1af5c:	movw	r3, #8948	; 0x22f4
   1af60:	ldr	r3, [r4, r3]
   1af64:	mov	r0, r5
   1af68:	blx	r3
   1af6c:	mov	r3, #0
   1af70:	mov	r0, r3
   1af74:	str	r3, [r4, #12]
   1af78:	pop	{r3, r4, r5, pc}
   1af7c:	mvn	r0, #0
   1af80:	pop	{r3, r4, r5, pc}

0001af84 <libgps_unload@@Base>:
   1af84:	ldr	r3, [r0, #8]
   1af88:	push	{r4, lr}
   1af8c:	cmp	r3, #0
   1af90:	mov	r4, r0
   1af94:	popeq	{r4, pc}
   1af98:	bl	1af20 <disconnect_gpsd@@Base>
   1af9c:	ldr	r0, [r4, #8]
   1afa0:	bl	129b4 <dlclose@plt>
   1afa4:	mov	r3, #0
   1afa8:	str	r3, [r4, #8]
   1afac:	pop	{r4, pc}

0001afb0 <read_gps_data_once@@Base>:
   1afb0:	push	{r3, r4, r5, lr}
   1afb4:	mov	r4, r0
   1afb8:	ldr	r3, [r0, #8]
   1afbc:	cmp	r3, #0
   1afc0:	beq	1b030 <read_gps_data_once@@Base+0x80>
   1afc4:	ldr	r3, [r0, #12]
   1afc8:	cmp	r3, #0
   1afcc:	bne	1afd8 <read_gps_data_once@@Base+0x28>
   1afd0:	mov	r0, #0
   1afd4:	pop	{r3, r4, r5, pc}
   1afd8:	add	r5, r0, #24
   1afdc:	movw	r3, #8940	; 0x22ec
   1afe0:	ldr	r3, [r0, r3]
   1afe4:	mov	r1, #200	; 0xc8
   1afe8:	mov	r0, r5
   1afec:	blx	r3
   1aff0:	cmp	r0, #0
   1aff4:	beq	1afd0 <read_gps_data_once@@Base+0x20>
   1aff8:	movw	r3, #8936	; 0x22e8
   1affc:	mov	r0, r5
   1b000:	ldr	r3, [r4, r3]
   1b004:	blx	r3
   1b008:	cmp	r0, #0
   1b00c:	popge	{r3, r4, r5, pc}
   1b010:	movw	r3, #8948	; 0x22f4
   1b014:	mov	r0, r5
   1b018:	ldr	r3, [r4, r3]
   1b01c:	blx	r3
   1b020:	mov	r3, #0
   1b024:	mov	r0, r3
   1b028:	str	r3, [r4, #12]
   1b02c:	pop	{r3, r4, r5, pc}
   1b030:	mvn	r0, #0
   1b034:	pop	{r3, r4, r5, pc}

0001b038 <wait_gps_time@@Base>:
   1b038:	ldr	r3, [r0, #8]
   1b03c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b040:	cmp	r3, #0
   1b044:	mov	sl, r0
   1b048:	mov	r4, r1
   1b04c:	beq	1b104 <wait_gps_time@@Base+0xcc>
   1b050:	ldr	r3, [r0, #12]
   1b054:	cmp	r3, #0
   1b058:	beq	1b104 <wait_gps_time@@Base+0xcc>
   1b05c:	mov	r0, #0
   1b060:	mov	r8, #4
   1b064:	bl	12978 <time@plt>
   1b068:	mov	r9, #0
   1b06c:	movw	r7, #8940	; 0x22ec
   1b070:	add	r5, sl, #24
   1b074:	mov	r6, r0
   1b078:	b	1b0a8 <wait_gps_time@@Base+0x70>
   1b07c:	vmrs	APSR_nzcv, fpscr
   1b080:	beq	1b098 <wait_gps_time@@Base+0x60>
   1b084:	ldrd	r2, [sl, #24]
   1b088:	and	r2, r2, r8
   1b08c:	and	r3, r3, r9
   1b090:	orrs	ip, r2, r3
   1b094:	bne	1b0e8 <wait_gps_time@@Base+0xb0>
   1b098:	ldr	r3, [sl, r7]
   1b09c:	blx	r3
   1b0a0:	cmp	r0, #0
   1b0a4:	bne	1b0f8 <wait_gps_time@@Base+0xc0>
   1b0a8:	mov	r0, #0
   1b0ac:	bl	12978 <time@plt>
   1b0b0:	vldr	d7, [sl, #32]
   1b0b4:	mov	r1, #200	; 0xc8
   1b0b8:	vcmp.f64	d7, #0.0
   1b0bc:	rsb	r3, r6, r0
   1b0c0:	mov	r0, r5
   1b0c4:	cmp	r3, r4
   1b0c8:	blt	1b07c <wait_gps_time@@Base+0x44>
   1b0cc:	vmrs	APSR_nzcv, fpscr
   1b0d0:	beq	1b104 <wait_gps_time@@Base+0xcc>
   1b0d4:	ldrd	r0, [sl, #24]
   1b0d8:	mov	r2, #4
   1b0dc:	mov	r3, #0
   1b0e0:	and	r2, r2, r0
   1b0e4:	and	r3, r3, r1
   1b0e8:	orrs	r1, r2, r3
   1b0ec:	movne	r0, #0
   1b0f0:	mvneq	r0, #0
   1b0f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b0f8:	mov	r0, sl
   1b0fc:	bl	1afb0 <read_gps_data_once@@Base>
   1b100:	b	1b0a8 <wait_gps_time@@Base+0x70>
   1b104:	mvn	r0, #0
   1b108:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

0001b10c <deg_to_str@@Base>:
   1b10c:	ldr	r3, [pc, #252]	; 1b210 <deg_to_str@@Base+0x104>
   1b110:	ldr	r2, [pc, #252]	; 1b214 <deg_to_str@@Base+0x108>
   1b114:	add	r3, pc, r3
   1b118:	push	{r4, r5, r6, r7, lr}
   1b11c:	vpush	{d8}
   1b120:	subs	r7, r1, #0
   1b124:	ldr	r4, [r3, r2]
   1b128:	sub	sp, sp, #44	; 0x2c
   1b12c:	mov	r5, r0
   1b130:	ldr	r3, [r4]
   1b134:	str	r3, [sp, #36]	; 0x24
   1b138:	ble	1b1ec <deg_to_str@@Base+0xe0>
   1b13c:	vcmpe.f64	d0, #0.0
   1b140:	mov	r6, #0
   1b144:	strb	r6, [r0]
   1b148:	vmrs	APSR_nzcv, fpscr
   1b14c:	bmi	1b1ec <deg_to_str@@Base+0xe0>
   1b150:	vldr	d6, [pc, #160]	; 1b1f8 <deg_to_str@@Base+0xec>
   1b154:	vcmpe.f64	d0, d6
   1b158:	vmrs	APSR_nzcv, fpscr
   1b15c:	bgt	1b1ec <deg_to_str@@Base+0xe0>
   1b160:	add	r0, sp, #16
   1b164:	vldr	d8, [pc, #148]	; 1b200 <deg_to_str@@Base+0xf4>
   1b168:	bl	12ab0 <modf@plt>
   1b16c:	add	r0, sp, #40	; 0x28
   1b170:	vmov	r2, r3, d0
   1b174:	vmul.f64	d0, d0, d8
   1b178:	strd	r2, [r0, #-16]!
   1b17c:	bl	12ab0 <modf@plt>
   1b180:	vldr	d5, [pc, #128]	; 1b208 <deg_to_str@@Base+0xfc>
   1b184:	vldr	d6, [sp, #16]
   1b188:	vldr	d7, [sp, #24]
   1b18c:	vcvt.s32.f64	s12, d6
   1b190:	ldr	ip, [pc, #128]	; 1b218 <deg_to_str@@Base+0x10c>
   1b194:	mov	r0, r5
   1b198:	mov	r1, r7
   1b19c:	add	ip, pc, ip
   1b1a0:	mov	r2, #1
   1b1a4:	mvn	r3, #0
   1b1a8:	str	ip, [sp]
   1b1ac:	vcvt.s32.f64	s14, d7
   1b1b0:	vstr	s12, [sp, #4]
   1b1b4:	vstr	s14, [sp, #8]
   1b1b8:	vmul.f64	d0, d0, d8
   1b1bc:	vmul.f64	d5, d0, d5
   1b1c0:	vcvt.s32.f64	s10, d5
   1b1c4:	vstr	s10, [sp, #12]
   1b1c8:	bl	12ca8 <__snprintf_chk@plt>
   1b1cc:	mov	r0, r6
   1b1d0:	ldr	r2, [sp, #36]	; 0x24
   1b1d4:	ldr	r3, [r4]
   1b1d8:	cmp	r2, r3
   1b1dc:	bne	1b1f4 <deg_to_str@@Base+0xe8>
   1b1e0:	add	sp, sp, #44	; 0x2c
   1b1e4:	vpop	{d8}
   1b1e8:	pop	{r4, r5, r6, r7, pc}
   1b1ec:	mvn	r0, #0
   1b1f0:	b	1b1d0 <deg_to_str@@Base+0xc4>
   1b1f4:	bl	129a8 <__stack_chk_fail@plt>
   1b1f8:	andeq	r0, r0, r0
   1b1fc:	rsbsmi	r8, r6, r0
   1b200:	andeq	r0, r0, r0
   1b204:	submi	r0, lr, r0
   1b208:	andeq	r0, r0, r0
   1b20c:	addmi	r4, pc, r0
   1b210:	andeq	r6, r1, r4, ror #29
   1b214:	muleq	r0, r0, r1
   1b218:	ldrdeq	r4, [r0], -r0
   1b21c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b220:	mov	r6, r0
   1b224:	ldr	r4, [r0, #56]	; 0x38
   1b228:	sub	sp, sp, #12
   1b22c:	ldr	r8, [pc, #408]	; 1b3cc <deg_to_str@@Base+0x2c0>
   1b230:	mov	r5, r1
   1b234:	cmp	r4, #0
   1b238:	add	r8, pc, r8
   1b23c:	beq	1b374 <deg_to_str@@Base+0x268>
   1b240:	ldr	r7, [r1, #20]
   1b244:	cmp	r7, #0
   1b248:	bne	1b284 <deg_to_str@@Base+0x178>
   1b24c:	movw	r3, #43472	; 0xa9d0
   1b250:	movt	r3, #3
   1b254:	ldr	r3, [r4, r3]
   1b258:	cmp	r3, #0
   1b25c:	beq	1b39c <deg_to_str@@Base+0x290>
   1b260:	cmp	r7, #0
   1b264:	bne	1b304 <deg_to_str@@Base+0x1f8>
   1b268:	mov	r0, r5
   1b26c:	bl	12c48 <mmal_buffer_header_release@plt>
   1b270:	ldr	r3, [r6, #16]
   1b274:	cmp	r3, #0
   1b278:	bne	1b2b0 <deg_to_str@@Base+0x1a4>
   1b27c:	add	sp, sp, #12
   1b280:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b284:	ldr	r2, [r4, #4]
   1b288:	movw	r3, #44176	; 0xac90
   1b28c:	movt	r3, #3
   1b290:	ldr	r3, [r2, r3]
   1b294:	cmp	r3, #3
   1b298:	ldreq	r3, [r0, #20]
   1b29c:	ldreq	r3, [r3, #12]
   1b2a0:	ldreq	r2, [r3, #4]
   1b2a4:	ldreq	r7, [r3]
   1b2a8:	muleq	r7, r7, r2
   1b2ac:	b	1b24c <deg_to_str@@Base+0x140>
   1b2b0:	ldr	r3, [r4, #4]
   1b2b4:	ldr	r3, [r3, #664]	; 0x298
   1b2b8:	ldr	r0, [r3]
   1b2bc:	bl	12bc4 <mmal_queue_get@plt>
   1b2c0:	subs	r1, r0, #0
   1b2c4:	beq	1b2d8 <deg_to_str@@Base+0x1cc>
   1b2c8:	mov	r0, r6
   1b2cc:	bl	12888 <mmal_port_send_buffer@plt>
   1b2d0:	cmp	r0, #0
   1b2d4:	beq	1b27c <deg_to_str@@Base+0x170>
   1b2d8:	ldr	r3, [pc, #240]	; 1b3d0 <deg_to_str@@Base+0x2c4>
   1b2dc:	ldr	r0, [r8, r3]
   1b2e0:	ldr	r3, [r0]
   1b2e4:	cmp	r3, #1
   1b2e8:	bls	1b27c <deg_to_str@@Base+0x170>
   1b2ec:	ldr	r2, [pc, #224]	; 1b3d4 <deg_to_str@@Base+0x2c8>
   1b2f0:	mov	r1, #2
   1b2f4:	add	r2, pc, r2
   1b2f8:	add	sp, sp, #12
   1b2fc:	pop	{r4, r5, r6, r7, r8, r9, lr}
   1b300:	b	12858 <vcos_log_impl@plt>
   1b304:	mov	r0, r5
   1b308:	bl	12aa4 <mmal_buffer_header_mem_lock@plt>
   1b30c:	movw	r3, #43472	; 0xa9d0
   1b310:	movt	r3, #3
   1b314:	mov	r1, #1
   1b318:	mov	r2, r7
   1b31c:	ldr	r0, [r5, #12]
   1b320:	ldr	r3, [r4, r3]
   1b324:	bl	12a08 <fwrite@plt>
   1b328:	mov	r9, r0
   1b32c:	mov	r0, r5
   1b330:	bl	128dc <mmal_buffer_header_mem_unlock@plt>
   1b334:	cmp	r9, r7
   1b338:	beq	1b268 <deg_to_str@@Base+0x15c>
   1b33c:	ldr	r3, [pc, #140]	; 1b3d0 <deg_to_str@@Base+0x2c4>
   1b340:	ldr	r0, [r8, r3]
   1b344:	ldr	r3, [r0]
   1b348:	cmp	r3, #1
   1b34c:	bls	1b368 <deg_to_str@@Base+0x25c>
   1b350:	ldr	r2, [pc, #128]	; 1b3d8 <deg_to_str@@Base+0x2cc>
   1b354:	mov	r3, r9
   1b358:	str	r7, [sp]
   1b35c:	mov	r1, #2
   1b360:	add	r2, pc, r2
   1b364:	bl	12858 <vcos_log_impl@plt>
   1b368:	mov	r3, #1
   1b36c:	str	r3, [r4, #8]
   1b370:	b	1b268 <deg_to_str@@Base+0x15c>
   1b374:	ldr	r3, [pc, #84]	; 1b3d0 <deg_to_str@@Base+0x2c4>
   1b378:	ldr	r0, [r8, r3]
   1b37c:	ldr	r3, [r0]
   1b380:	cmp	r3, #1
   1b384:	bls	1b268 <deg_to_str@@Base+0x15c>
   1b388:	ldr	r2, [pc, #76]	; 1b3dc <deg_to_str@@Base+0x2d0>
   1b38c:	mov	r1, #2
   1b390:	add	r2, pc, r2
   1b394:	bl	12858 <vcos_log_impl@plt>
   1b398:	b	1b268 <deg_to_str@@Base+0x15c>
   1b39c:	ldr	r3, [pc, #60]	; 1b3e0 <deg_to_str@@Base+0x2d4>
   1b3a0:	movw	r2, #1461	; 0x5b5
   1b3a4:	ldr	r0, [pc, #56]	; 1b3e4 <deg_to_str@@Base+0x2d8>
   1b3a8:	add	r3, pc, r3
   1b3ac:	ldr	r1, [pc, #52]	; 1b3e8 <deg_to_str@@Base+0x2dc>
   1b3b0:	str	r3, [sp]
   1b3b4:	add	r0, pc, r0
   1b3b8:	ldr	r3, [pc, #44]	; 1b3ec <deg_to_str@@Base+0x2e0>
   1b3bc:	add	r1, pc, r1
   1b3c0:	add	r3, pc, r3
   1b3c4:	bl	12bac <vcos_pthreads_logging_assert@plt>
   1b3c8:	b	1b260 <deg_to_str@@Base+0x154>
   1b3cc:	andeq	r6, r1, r0, asr #27
   1b3d0:	andeq	r0, r0, ip, lsl #3
   1b3d4:	andeq	r4, r0, r4, lsr r4
   1b3d8:	andeq	r4, r0, r0, ror #6
   1b3dc:	andeq	r4, r0, r8, ror #6
   1b3e0:	andeq	r4, r0, r0, lsl #6
   1b3e4:	muleq	r0, r0, r2
   1b3e8:	ldrdeq	r4, [r0], -r8
   1b3ec:	strdeq	r2, [r0], -r8
   1b3f0:	ldr	r3, [pc, #396]	; 1b584 <deg_to_str@@Base+0x478>
   1b3f4:	ldr	r2, [pc, #396]	; 1b588 <deg_to_str@@Base+0x47c>
   1b3f8:	add	r3, pc, r3
   1b3fc:	ldr	r1, [r0, #324]	; 0x144
   1b400:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b404:	sub	sp, sp, #36	; 0x24
   1b408:	ldr	r5, [r3, r2]
   1b40c:	tst	r1, #2
   1b410:	mov	r4, r0
   1b414:	ldr	r3, [r5]
   1b418:	str	r3, [sp, #28]
   1b41c:	beq	1b538 <deg_to_str@@Base+0x42c>
   1b420:	ldr	r3, [r0, #40]	; 0x28
   1b424:	cmp	r3, #0
   1b428:	bne	1b528 <deg_to_str@@Base+0x41c>
   1b42c:	movw	r3, #44184	; 0xac98
   1b430:	ldr	r1, [pc, #340]	; 1b58c <deg_to_str@@Base+0x480>
   1b434:	movt	r3, #3
   1b438:	mov	r2, #4
   1b43c:	add	r1, pc, r1
   1b440:	ldr	r0, [r0, r3]
   1b444:	bl	19280 <raspicli_unmap_xref@@Base>
   1b448:	ldr	r2, [r4, #52]	; 0x34
   1b44c:	movw	r3, #19923	; 0x4dd3
   1b450:	movt	r3, #4194	; 0x1062
   1b454:	ldr	r7, [r4, #56]	; 0x38
   1b458:	smull	r1, r3, r3, r2
   1b45c:	asr	r2, r2, #31
   1b460:	rsb	r8, r2, r3, asr #6
   1b464:	cmp	r0, #0
   1b468:	movne	fp, r0
   1b46c:	beq	1b574 <deg_to_str@@Base+0x468>
   1b470:	ldr	r6, [pc, #280]	; 1b590 <deg_to_str@@Base+0x484>
   1b474:	mov	r2, #3
   1b478:	ldr	r0, [r4, #84]	; 0x54
   1b47c:	add	r6, pc, r6
   1b480:	ldr	sl, [r4, #60]	; 0x3c
   1b484:	add	r1, r6, #32
   1b488:	bl	19280 <raspicli_unmap_xref@@Base>
   1b48c:	add	r1, r6, #56	; 0x38
   1b490:	mov	r2, #3
   1b494:	mov	r9, r0
   1b498:	ldr	r0, [r4, #88]	; 0x58
   1b49c:	bl	19280 <raspicli_unmap_xref@@Base>
   1b4a0:	ldr	r2, [pc, #236]	; 1b594 <deg_to_str@@Base+0x488>
   1b4a4:	str	sl, [sp, #8]
   1b4a8:	mov	r3, r8
   1b4ac:	add	r2, pc, r2
   1b4b0:	str	r9, [sp, #12]
   1b4b4:	str	r7, [sp]
   1b4b8:	mov	r1, #1
   1b4bc:	str	fp, [sp, #4]
   1b4c0:	str	r0, [sp, #16]
   1b4c4:	add	r0, sp, #24
   1b4c8:	bl	12a44 <__asprintf_chk@plt>
   1b4cc:	ldr	r2, [sp, #24]
   1b4d0:	ldr	ip, [r4, #588]	; 0x24c
   1b4d4:	ldr	r0, [r4, #640]	; 0x280
   1b4d8:	ldr	r1, [r4, #324]	; 0x144
   1b4dc:	ldr	r3, [r4, #584]	; 0x248
   1b4e0:	str	ip, [sp]
   1b4e4:	ldr	ip, [r4, #592]	; 0x250
   1b4e8:	str	ip, [sp, #4]
   1b4ec:	ldr	ip, [r4, #596]	; 0x254
   1b4f0:	str	ip, [sp, #8]
   1b4f4:	ldr	ip, [r4, #600]	; 0x258
   1b4f8:	str	ip, [sp, #12]
   1b4fc:	ldr	ip, [r4, #604]	; 0x25c
   1b500:	str	ip, [sp, #16]
   1b504:	bl	18624 <raspicamcontrol_set_annotate@@Base>
   1b508:	ldr	r0, [sp, #24]
   1b50c:	bl	12900 <free@plt>
   1b510:	ldr	r2, [sp, #28]
   1b514:	ldr	r3, [r5]
   1b518:	cmp	r2, r3
   1b51c:	bne	1b580 <deg_to_str@@Base+0x474>
   1b520:	add	sp, sp, #36	; 0x24
   1b524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b528:	bl	1a8b0 <raspi_gps_location_string@@Base>
   1b52c:	mov	r2, r0
   1b530:	str	r0, [sp, #24]
   1b534:	b	1b4d0 <deg_to_str@@Base+0x3c4>
   1b538:	ldr	ip, [r0, #588]	; 0x24c
   1b53c:	add	r2, r4, #328	; 0x148
   1b540:	ldr	r3, [r4, #584]	; 0x248
   1b544:	ldr	r0, [r0, #640]	; 0x280
   1b548:	str	ip, [sp]
   1b54c:	ldr	ip, [r4, #592]	; 0x250
   1b550:	str	ip, [sp, #4]
   1b554:	ldr	ip, [r4, #596]	; 0x254
   1b558:	str	ip, [sp, #8]
   1b55c:	ldr	ip, [r4, #600]	; 0x258
   1b560:	str	ip, [sp, #12]
   1b564:	ldr	ip, [r4, #604]	; 0x25c
   1b568:	str	ip, [sp, #16]
   1b56c:	bl	18624 <raspicamcontrol_set_annotate@@Base>
   1b570:	b	1b510 <deg_to_str@@Base+0x404>
   1b574:	ldr	fp, [pc, #28]	; 1b598 <deg_to_str@@Base+0x48c>
   1b578:	add	fp, pc, fp
   1b57c:	b	1b470 <deg_to_str@@Base+0x364>
   1b580:	bl	129a8 <__stack_chk_fail@plt>
   1b584:	andeq	r6, r1, r0, lsl #24
   1b588:	muleq	r0, r0, r1
   1b58c:	muleq	r1, ip, r2
   1b590:	andeq	r7, r1, ip, asr r2
   1b594:			; <UNDEFINED> instruction: 0x000042b4
   1b598:	andeq	r4, r0, r0, ror #3
   1b59c:	movw	r2, #19923	; 0x4dd3
   1b5a0:	movt	r2, #4194	; 0x1062
   1b5a4:	push	{r4, r5, lr}
   1b5a8:	sub	sp, sp, #20
   1b5ac:	umull	r3, r2, r2, r0
   1b5b0:	ldr	lr, [pc, #92]	; 1b614 <deg_to_str@@Base+0x508>
   1b5b4:	ldr	r4, [pc, #92]	; 1b618 <deg_to_str@@Base+0x50c>
   1b5b8:	mov	ip, r0
   1b5bc:	add	lr, pc, lr
   1b5c0:	mov	r5, #1000	; 0x3e8
   1b5c4:	movw	r3, #16960	; 0x4240
   1b5c8:	movt	r3, #15
   1b5cc:	ldr	r4, [lr, r4]
   1b5d0:	add	r0, sp, #4
   1b5d4:	lsr	r2, r2, #6
   1b5d8:	str	r2, [sp, #4]
   1b5dc:	mov	r1, #0
   1b5e0:	mls	r2, r5, r2, ip
   1b5e4:	ldr	ip, [r4]
   1b5e8:	str	ip, [sp, #12]
   1b5ec:	mul	r3, r3, r2
   1b5f0:	str	r3, [sp, #8]
   1b5f4:	bl	12930 <nanosleep@plt>
   1b5f8:	ldr	r2, [sp, #12]
   1b5fc:	ldr	r3, [r4]
   1b600:	cmp	r2, r3
   1b604:	bne	1b610 <deg_to_str@@Base+0x504>
   1b608:	add	sp, sp, #20
   1b60c:	pop	{r4, r5, pc}
   1b610:	bl	129a8 <__stack_chk_fail@plt>
   1b614:	andeq	r6, r1, ip, lsr sl
   1b618:	muleq	r0, r0, r1
   1b61c:	ldr	ip, [pc, #432]	; 1b7d4 <deg_to_str@@Base+0x6c8>
   1b620:	mov	r1, #1
   1b624:	ldr	r3, [pc, #428]	; 1b7d8 <deg_to_str@@Base+0x6cc>
   1b628:	mov	r2, #93	; 0x5d
   1b62c:	add	ip, pc, ip
   1b630:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b634:	mov	r7, r0
   1b638:	ldr	r4, [ip, r3]
   1b63c:	ldr	r0, [pc, #408]	; 1b7dc <deg_to_str@@Base+0x6d0>
   1b640:	ldr	r6, [pc, #408]	; 1b7e0 <deg_to_str@@Base+0x6d4>
   1b644:	ldr	r3, [r4]
   1b648:	add	r0, pc, r0
   1b64c:	bl	12a08 <fwrite@plt>
   1b650:	ldr	r2, [pc, #396]	; 1b7e4 <deg_to_str@@Base+0x6d8>
   1b654:	mov	r3, r7
   1b658:	mov	r1, #1
   1b65c:	add	r2, pc, r2
   1b660:	ldr	r0, [r4]
   1b664:	bl	12b94 <__fprintf_chk@plt>
   1b668:	ldr	r0, [pc, #376]	; 1b7e8 <deg_to_str@@Base+0x6dc>
   1b66c:	add	r6, pc, r6
   1b670:	ldr	r3, [r4]
   1b674:	mov	r2, #26
   1b678:	mov	r1, #1
   1b67c:	add	r0, pc, r0
   1b680:	ldr	r8, [pc, #356]	; 1b7ec <deg_to_str@@Base+0x6e0>
   1b684:	bl	12a08 <fwrite@plt>
   1b688:	add	r0, r6, #80	; 0x50
   1b68c:	mov	r1, #29
   1b690:	add	r8, pc, r8
   1b694:	bl	19168 <raspicli_display_help@@Base>
   1b698:	ldr	r2, [pc, #336]	; 1b7f0 <deg_to_str@@Base+0x6e4>
   1b69c:	ldr	r3, [r6, #32]
   1b6a0:	mov	r1, #1
   1b6a4:	add	r2, pc, r2
   1b6a8:	ldr	r0, [r4]
   1b6ac:	bl	12b94 <__fprintf_chk@plt>
   1b6b0:	ldr	r3, [r6, #40]	; 0x28
   1b6b4:	mov	r2, r8
   1b6b8:	mov	r1, #1
   1b6bc:	ldr	r0, [r4]
   1b6c0:	mov	r5, r6
   1b6c4:	bl	12b94 <__fprintf_chk@plt>
   1b6c8:	mov	r2, r8
   1b6cc:	ldr	r3, [r6, #48]	; 0x30
   1b6d0:	mov	r1, #1
   1b6d4:	ldr	r0, [r4]
   1b6d8:	add	r9, r6, #24
   1b6dc:	bl	12b94 <__fprintf_chk@plt>
   1b6e0:	ldr	r2, [pc, #268]	; 1b7f4 <deg_to_str@@Base+0x6e8>
   1b6e4:	ldr	r3, [r6, #56]	; 0x38
   1b6e8:	mov	r1, #1
   1b6ec:	add	r2, pc, r2
   1b6f0:	ldr	r0, [r4]
   1b6f4:	bl	12b94 <__fprintf_chk@plt>
   1b6f8:	mov	r2, r8
   1b6fc:	ldr	r3, [r6, #64]	; 0x40
   1b700:	mov	r1, #1
   1b704:	ldr	r0, [r4]
   1b708:	mov	r7, r8
   1b70c:	bl	12b94 <__fprintf_chk@plt>
   1b710:	mov	r2, r8
   1b714:	ldr	r3, [r6, #72]	; 0x48
   1b718:	mov	r1, #1
   1b71c:	ldr	r0, [r4]
   1b720:	bl	12b94 <__fprintf_chk@plt>
   1b724:	ldr	r2, [pc, #204]	; 1b7f8 <deg_to_str@@Base+0x6ec>
   1b728:	ldr	r0, [r4]
   1b72c:	mov	r1, #1
   1b730:	ldr	r3, [r6]
   1b734:	add	r2, pc, r2
   1b738:	bl	12b94 <__fprintf_chk@plt>
   1b73c:	ldr	r3, [r5, #8]!
   1b740:	mov	r1, #1
   1b744:	ldr	r0, [r4]
   1b748:	mov	r2, r7
   1b74c:	bl	12b94 <__fprintf_chk@plt>
   1b750:	cmp	r5, r9
   1b754:	bne	1b73c <deg_to_str@@Base+0x630>
   1b758:	ldr	r5, [pc, #156]	; 1b7fc <deg_to_str@@Base+0x6f0>
   1b75c:	mov	r1, #1
   1b760:	ldr	r2, [pc, #152]	; 1b800 <deg_to_str@@Base+0x6f4>
   1b764:	add	r5, pc, r5
   1b768:	ldr	r0, [r4]
   1b76c:	add	r2, pc, r2
   1b770:	ldr	r3, [r5, #660]	; 0x294
   1b774:	bl	12b94 <__fprintf_chk@plt>
   1b778:	ldr	r3, [r5, #668]	; 0x29c
   1b77c:	mov	r2, r7
   1b780:	ldr	r0, [r4]
   1b784:	mov	r1, #1
   1b788:	bl	12b94 <__fprintf_chk@plt>
   1b78c:	ldr	r3, [r5, #676]	; 0x2a4
   1b790:	mov	r2, r7
   1b794:	ldr	r0, [r4]
   1b798:	mov	r1, #1
   1b79c:	bl	12b94 <__fprintf_chk@plt>
   1b7a0:	ldr	r0, [pc, #92]	; 1b804 <deg_to_str@@Base+0x6f8>
   1b7a4:	ldr	r3, [r4]
   1b7a8:	mov	r1, #1
   1b7ac:	mov	r2, #2
   1b7b0:	add	r0, pc, r0
   1b7b4:	bl	12a08 <fwrite@plt>
   1b7b8:	ldr	r0, [pc, #72]	; 1b808 <deg_to_str@@Base+0x6fc>
   1b7bc:	ldr	r3, [r4]
   1b7c0:	mov	r1, #1
   1b7c4:	add	r0, pc, r0
   1b7c8:	movw	r2, #338	; 0x152
   1b7cc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b7d0:	b	12a08 <fwrite@plt>
   1b7d4:	andeq	r6, r1, ip, asr #19
   1b7d8:	andeq	r0, r0, r4, lsr #3
   1b7dc:	andeq	r4, r0, ip, lsr #2
   1b7e0:	andeq	r7, r1, ip, rrx
   1b7e4:	andeq	r4, r0, r8, ror r1
   1b7e8:	andeq	r4, r0, r0, ror r1
   1b7ec:	andeq	r4, r0, r0, ror #1
   1b7f0:	andeq	r4, r0, r4, ror #2
   1b7f4:	andeq	r4, r0, r8, lsr r1
   1b7f8:	andeq	r4, r0, ip, lsl #2
   1b7fc:	andeq	r6, r1, r4, ror pc
   1b800:	strdeq	r4, [r0], -r8
   1b804:	andeq	r4, r0, r8, lsr r0
   1b808:	andeq	r4, r0, r4, asr #1
   1b80c:	push	{r4, r5, r6, r7, lr}
   1b810:	subs	r4, r0, #0
   1b814:	ldr	r5, [pc, #756]	; 1bb10 <deg_to_str@@Base+0xa04>
   1b818:	sub	sp, sp, #12
   1b81c:	add	r5, pc, r5
   1b820:	beq	1bad8 <deg_to_str@@Base+0x9cc>
   1b824:	bl	19840 <raspicommonsettings_dump_parameters@@Base>
   1b828:	ldr	r2, [r4, #56]	; 0x38
   1b82c:	ldr	r0, [pc, #736]	; 1bb14 <deg_to_str@@Base+0xa08>
   1b830:	mov	r1, #1
   1b834:	ldr	r3, [r4, #52]	; 0x34
   1b838:	ldr	r6, [r5, r0]
   1b83c:	str	r2, [sp]
   1b840:	ldr	r2, [r4, #44]	; 0x2c
   1b844:	ldr	r0, [r6]
   1b848:	ldr	r5, [pc, #712]	; 1bb18 <deg_to_str@@Base+0xa0c>
   1b84c:	str	r2, [sp, #4]
   1b850:	ldr	r2, [pc, #708]	; 1bb1c <deg_to_str@@Base+0xa10>
   1b854:	add	r5, pc, r5
   1b858:	add	r2, pc, r2
   1b85c:	bl	12b94 <__fprintf_chk@plt>
   1b860:	add	r1, r5, #32
   1b864:	mov	r2, #3
   1b868:	ldr	r0, [r4, #84]	; 0x54
   1b86c:	ldr	r7, [r6]
   1b870:	bl	19280 <raspicli_unmap_xref@@Base>
   1b874:	ldr	r2, [pc, #676]	; 1bb20 <deg_to_str@@Base+0xa14>
   1b878:	mov	r1, #1
   1b87c:	add	r2, pc, r2
   1b880:	mov	r3, r0
   1b884:	mov	r0, r7
   1b888:	bl	12b94 <__fprintf_chk@plt>
   1b88c:	add	r1, r5, #56	; 0x38
   1b890:	mov	r2, #3
   1b894:	ldr	r0, [r4, #88]	; 0x58
   1b898:	ldr	r5, [r6]
   1b89c:	bl	19280 <raspicli_unmap_xref@@Base>
   1b8a0:	ldr	r2, [pc, #636]	; 1bb24 <deg_to_str@@Base+0xa18>
   1b8a4:	mov	r1, #1
   1b8a8:	add	r2, pc, r2
   1b8ac:	mov	r3, r0
   1b8b0:	mov	r0, r5
   1b8b4:	bl	12b94 <__fprintf_chk@plt>
   1b8b8:	ldr	r3, [r4, #68]	; 0x44
   1b8bc:	ldr	r0, [r6]
   1b8c0:	cmp	r3, #0
   1b8c4:	ldr	r3, [r4, #64]	; 0x40
   1b8c8:	bne	1ba48 <deg_to_str@@Base+0x93c>
   1b8cc:	ldr	r2, [pc, #596]	; 1bb28 <deg_to_str@@Base+0xa1c>
   1b8d0:	add	r2, pc, r2
   1b8d4:	str	r2, [sp]
   1b8d8:	mov	r1, #1
   1b8dc:	ldr	r2, [pc, #584]	; 1bb2c <deg_to_str@@Base+0xa20>
   1b8e0:	add	r2, pc, r2
   1b8e4:	bl	12b94 <__fprintf_chk@plt>
   1b8e8:	movw	r3, #44220	; 0xacbc
   1b8ec:	movt	r3, #3
   1b8f0:	ldr	r0, [r6]
   1b8f4:	ldr	r3, [r4, r3]
   1b8f8:	cmp	r3, #0
   1b8fc:	beq	1ba64 <deg_to_str@@Base+0x958>
   1b900:	ldr	r3, [pc, #552]	; 1bb30 <deg_to_str@@Base+0xa24>
   1b904:	add	r3, pc, r3
   1b908:	ldr	r2, [pc, #548]	; 1bb34 <deg_to_str@@Base+0xa28>
   1b90c:	mov	r1, #1
   1b910:	add	r2, pc, r2
   1b914:	bl	12b94 <__fprintf_chk@plt>
   1b918:	movw	r3, #44184	; 0xac98
   1b91c:	ldr	r1, [pc, #532]	; 1bb38 <deg_to_str@@Base+0xa2c>
   1b920:	movt	r3, #3
   1b924:	mov	r2, #4
   1b928:	ldr	r5, [r6]
   1b92c:	add	r1, pc, r1
   1b930:	ldr	r0, [r4, r3]
   1b934:	bl	19280 <raspicli_unmap_xref@@Base>
   1b938:	ldr	ip, [r4, #60]	; 0x3c
   1b93c:	ldr	r2, [pc, #504]	; 1bb3c <deg_to_str@@Base+0xa30>
   1b940:	mov	r1, #1
   1b944:	add	r2, pc, r2
   1b948:	str	ip, [sp]
   1b94c:	mov	r3, r0
   1b950:	mov	r0, r5
   1b954:	bl	12b94 <__fprintf_chk@plt>
   1b958:	movw	r3, #44224	; 0xacc0
   1b95c:	ldr	r2, [pc, #476]	; 1bb40 <deg_to_str@@Base+0xa34>
   1b960:	movt	r3, #3
   1b964:	ldr	r0, [r6]
   1b968:	mov	r1, #1
   1b96c:	ldr	r3, [r4, r3]
   1b970:	add	r2, pc, r2
   1b974:	bl	12b94 <__fprintf_chk@plt>
   1b978:	ldr	r3, [r4, #104]	; 0x68
   1b97c:	cmp	r3, #0
   1b980:	bne	1ba70 <deg_to_str@@Base+0x964>
   1b984:	movw	r3, #44172	; 0xac8c
   1b988:	movt	r3, #3
   1b98c:	ldr	r3, [r4, r3]
   1b990:	cmp	r3, #0
   1b994:	bne	1ba98 <deg_to_str@@Base+0x98c>
   1b998:	ldr	r0, [pc, #420]	; 1bb44 <deg_to_str@@Base+0xa38>
   1b99c:	mov	r1, #1
   1b9a0:	mov	r2, #14
   1b9a4:	ldr	r3, [r6]
   1b9a8:	add	r0, pc, r0
   1b9ac:	ldr	r7, [pc, #404]	; 1bb48 <deg_to_str@@Base+0xa3c>
   1b9b0:	bl	12a08 <fwrite@plt>
   1b9b4:	mov	r5, #0
   1b9b8:	add	r7, pc, r7
   1b9bc:	add	r3, r7, r5
   1b9c0:	ldr	r2, [r4, #92]	; 0x5c
   1b9c4:	ldr	r3, [r3, #4]
   1b9c8:	cmp	r2, r3
   1b9cc:	beq	1ba54 <deg_to_str@@Base+0x948>
   1b9d0:	add	r5, r5, #8
   1b9d4:	cmp	r5, #40	; 0x28
   1b9d8:	bne	1b9bc <deg_to_str@@Base+0x8b0>
   1b9dc:	ldr	r1, [pc, #360]	; 1bb4c <deg_to_str@@Base+0xa40>
   1b9e0:	movw	r3, #44156	; 0xac7c
   1b9e4:	movt	r3, #3
   1b9e8:	mov	r2, #2
   1b9ec:	add	r1, pc, r1
   1b9f0:	ldr	r5, [r6]
   1b9f4:	ldr	r0, [r4, r3]
   1b9f8:	add	r1, r1, #684	; 0x2ac
   1b9fc:	bl	19280 <raspicli_unmap_xref@@Base>
   1ba00:	ldr	r2, [pc, #328]	; 1bb50 <deg_to_str@@Base+0xa44>
   1ba04:	mov	r1, #1
   1ba08:	add	r2, pc, r2
   1ba0c:	mov	r3, r0
   1ba10:	mov	r0, r5
   1ba14:	bl	12b94 <__fprintf_chk@plt>
   1ba18:	ldr	r0, [pc, #308]	; 1bb54 <deg_to_str@@Base+0xa48>
   1ba1c:	ldr	r3, [r6]
   1ba20:	mov	r1, #1
   1ba24:	mov	r2, #2
   1ba28:	add	r0, pc, r0
   1ba2c:	bl	12a08 <fwrite@plt>
   1ba30:	add	r0, r4, #124	; 0x7c
   1ba34:	bl	1959c <raspipreview_dump_parameters@@Base>
   1ba38:	add	r0, r4, #160	; 0xa0
   1ba3c:	add	sp, sp, #12
   1ba40:	pop	{r4, r5, r6, r7, lr}
   1ba44:	b	17014 <raspicamcontrol_dump_parameters@@Base>
   1ba48:	ldr	r2, [pc, #264]	; 1bb58 <deg_to_str@@Base+0xa4c>
   1ba4c:	add	r2, pc, r2
   1ba50:	b	1b8d4 <deg_to_str@@Base+0x7c8>
   1ba54:	ldr	r0, [r7, r5]
   1ba58:	ldr	r1, [r6]
   1ba5c:	bl	12c54 <fputs@plt>
   1ba60:	b	1b9d0 <deg_to_str@@Base+0x8c4>
   1ba64:	ldr	r3, [pc, #240]	; 1bb5c <deg_to_str@@Base+0xa50>
   1ba68:	add	r3, pc, r3
   1ba6c:	b	1b908 <deg_to_str@@Base+0x7fc>
   1ba70:	ldr	ip, [r4, #108]	; 0x6c
   1ba74:	mov	r1, #1
   1ba78:	ldr	r0, [r6]
   1ba7c:	ldr	r2, [pc, #220]	; 1bb60 <deg_to_str@@Base+0xa54>
   1ba80:	str	ip, [sp]
   1ba84:	ldr	ip, [r4, #112]	; 0x70
   1ba88:	add	r2, pc, r2
   1ba8c:	str	ip, [sp, #4]
   1ba90:	bl	12b94 <__fprintf_chk@plt>
   1ba94:	b	1b984 <deg_to_str@@Base+0x878>
   1ba98:	ldr	r1, [pc, #196]	; 1bb64 <deg_to_str@@Base+0xa58>
   1ba9c:	movw	r3, #44176	; 0xac90
   1baa0:	movt	r3, #3
   1baa4:	mov	r2, #3
   1baa8:	add	r1, pc, r1
   1baac:	ldr	r5, [r6]
   1bab0:	ldr	r0, [r4, r3]
   1bab4:	add	r1, r1, #660	; 0x294
   1bab8:	bl	19280 <raspicli_unmap_xref@@Base>
   1babc:	ldr	r2, [pc, #164]	; 1bb68 <deg_to_str@@Base+0xa5c>
   1bac0:	mov	r1, #1
   1bac4:	add	r2, pc, r2
   1bac8:	mov	r3, r0
   1bacc:	mov	r0, r5
   1bad0:	bl	12b94 <__fprintf_chk@plt>
   1bad4:	b	1b998 <deg_to_str@@Base+0x88c>
   1bad8:	ldr	r3, [pc, #140]	; 1bb6c <deg_to_str@@Base+0xa60>
   1badc:	movw	r2, #470	; 0x1d6
   1bae0:	ldr	r1, [pc, #136]	; 1bb70 <deg_to_str@@Base+0xa64>
   1bae4:	add	r3, pc, r3
   1bae8:	ldr	r0, [pc, #132]	; 1bb74 <deg_to_str@@Base+0xa68>
   1baec:	str	r3, [sp]
   1baf0:	add	r1, pc, r1
   1baf4:	ldr	r3, [pc, #124]	; 1bb78 <deg_to_str@@Base+0xa6c>
   1baf8:	add	r0, pc, r0
   1bafc:	add	r1, r1, #28
   1bb00:	add	r3, pc, r3
   1bb04:	bl	12bac <vcos_pthreads_logging_assert@plt>
   1bb08:	add	sp, sp, #12
   1bb0c:	pop	{r4, r5, r6, r7, pc}
   1bb10:	ldrdeq	r6, [r1], -ip
   1bb14:	muleq	r0, r4, r1
   1bb18:	andeq	r6, r1, r4, lsl #29
   1bb1c:	andeq	r4, r0, r4, lsl #3
   1bb20:	andeq	r4, r0, ip, lsl #3
   1bb24:	andeq	r4, r0, r4, ror r1
   1bb28:	strdeq	r2, [r0], -r0
   1bb2c:	andeq	r4, r0, ip, asr #2
   1bb30:			; <UNDEFINED> instruction: 0x000023b8
   1bb34:	andeq	r4, r0, ip, asr #2
   1bb38:	andeq	r6, r1, ip, lsr #27
   1bb3c:	andeq	r4, r0, r4, lsr r1
   1bb40:	andeq	r4, r0, r0, lsr r1
   1bb44:	andeq	r4, r0, ip, ror #2
   1bb48:	andeq	r6, r1, r8, asr #9
   1bb4c:	andeq	r6, r1, ip, ror #25
   1bb50:	andeq	r4, r0, ip, lsl r1
   1bb54:	andeq	r3, r0, r0, asr #27
   1bb58:	andeq	r2, r0, r0, ror r2
   1bb5c:	andeq	r2, r0, r8, asr r2
   1bb60:	andeq	r4, r0, r8, lsr #32
   1bb64:	andeq	r6, r1, r0, lsr ip
   1bb68:	andeq	r4, r0, r0, lsr r0
   1bb6c:	andeq	r3, r0, r4, asr #9
   1bb70:	andeq	r3, r0, r4, lsr #21
   1bb74:	andeq	r3, r0, ip, asr #22
   1bb78:			; <UNDEFINED> instruction: 0x000021b8
   1bb7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bb80:	sub	sp, sp, #180	; 0xb4
   1bb84:	ldr	r8, [pc, #1636]	; 1c1f0 <deg_to_str@@Base+0x10e4>
   1bb88:	mov	r4, r1
   1bb8c:	ldr	r3, [pc, #1632]	; 1c1f4 <deg_to_str@@Base+0x10e8>
   1bb90:	mov	r2, #0
   1bb94:	add	r8, pc, r8
   1bb98:	ldr	r1, [r0, #104]	; 0x68
   1bb9c:	mov	r7, r0
   1bba0:	ldr	r3, [r8, r3]
   1bba4:	cmp	r1, r2
   1bba8:	str	r2, [sp, #28]
   1bbac:	str	r3, [sp, #16]
   1bbb0:	ldr	r3, [r3]
   1bbb4:	str	r3, [sp, #172]	; 0xac
   1bbb8:	bne	1bbc8 <deg_to_str@@Base+0xabc>
   1bbbc:	ldr	r3, [r0, #120]	; 0x78
   1bbc0:	cmp	r3, r2
   1bbc4:	beq	1bc54 <deg_to_str@@Base+0xb48>
   1bbc8:	mov	r0, r4
   1bbcc:	mov	r1, #37	; 0x25
   1bbd0:	bl	12b04 <strchr@plt>
   1bbd4:	subs	r5, r0, #0
   1bbd8:	beq	1bc08 <deg_to_str@@Base+0xafc>
   1bbdc:	bl	12ac8 <__ctype_b_loc@plt>
   1bbe0:	mov	r2, r5
   1bbe4:	ldr	r0, [r0]
   1bbe8:	ldrb	r3, [r2, #1]!
   1bbec:	lsl	r1, r3, #1
   1bbf0:	ldrh	r1, [r0, r1]
   1bbf4:	tst	r1, #2048	; 0x800
   1bbf8:	bne	1bbe8 <deg_to_str@@Base+0xadc>
   1bbfc:	cmp	r3, #117	; 0x75
   1bc00:	cmpne	r3, #100	; 0x64
   1bc04:	beq	1bed0 <deg_to_str@@Base+0xdc4>
   1bc08:	mov	r0, #0
   1bc0c:	add	r9, sp, #176	; 0xb0
   1bc10:	bl	12978 <time@plt>
   1bc14:	str	r0, [r9, #-140]!	; 0xffffff74
   1bc18:	mov	r0, r9
   1bc1c:	bl	12a98 <localtime@plt>
   1bc20:	mov	r2, r4
   1bc24:	add	r4, sp, #72	; 0x48
   1bc28:	mov	r1, #100	; 0x64
   1bc2c:	mov	r3, r0
   1bc30:	mov	r0, r4
   1bc34:	bl	12a80 <strftime@plt>
   1bc38:	ldr	r2, [pc, #1464]	; 1c1f8 <deg_to_str@@Base+0x10ec>
   1bc3c:	mov	r3, r4
   1bc40:	add	r0, sp, #28
   1bc44:	mov	r1, #1
   1bc48:	add	r2, pc, r2
   1bc4c:	bl	12a44 <__asprintf_chk@plt>
   1bc50:	ldr	r4, [sp, #28]
   1bc54:	cmp	r4, #0
   1bc58:	beq	1c0b0 <deg_to_str@@Base+0xfa4>
   1bc5c:	ldr	r0, [pc, #1432]	; 1c1fc <deg_to_str@@Base+0x10f0>
   1bc60:	mov	r1, r4
   1bc64:	mov	r2, #6
   1bc68:	add	r0, pc, r0
   1bc6c:	bl	12c60 <strncmp@plt>
   1bc70:	cmp	r0, #0
   1bc74:	bne	1be70 <deg_to_str@@Base+0xd64>
   1bc78:	mov	r3, #1
   1bc7c:	str	r3, [sp, #20]
   1bc80:	add	r4, r4, #6
   1bc84:	mov	r1, #58	; 0x3a
   1bc88:	mov	r0, r4
   1bc8c:	bl	12b04 <strchr@plt>
   1bc90:	subs	r6, r0, #0
   1bc94:	beq	1c178 <deg_to_str@@Base+0x106c>
   1bc98:	ldr	r1, [pc, #1376]	; 1c200 <deg_to_str@@Base+0x10f4>
   1bc9c:	add	r0, r6, #1
   1bca0:	add	r2, sp, #26
   1bca4:	add	r1, pc, r1
   1bca8:	bl	12bf4 <sscanf@plt>
   1bcac:	cmp	r0, #1
   1bcb0:	mov	sl, r0
   1bcb4:	bne	1c1a0 <deg_to_str@@Base+0x1094>
   1bcb8:	ldrb	r2, [r6]
   1bcbc:	mov	r5, #0
   1bcc0:	strb	r5, [r6]
   1bcc4:	mov	r0, r4
   1bcc8:	ldrh	ip, [sp, #26]
   1bccc:	add	r1, sp, #44	; 0x2c
   1bcd0:	str	r2, [sp, #12]
   1bcd4:	mov	fp, #2
   1bcd8:	str	r5, [sp, #44]	; 0x2c
   1bcdc:	add	r9, sp, #40	; 0x28
   1bce0:	lsl	lr, ip, #8
   1bce4:	str	r5, [sp, #48]	; 0x30
   1bce8:	orr	ip, lr, ip, lsr #8
   1bcec:	str	r5, [sp, #52]	; 0x34
   1bcf0:	strh	fp, [sp, #40]	; 0x28
   1bcf4:	strh	ip, [sp, #42]	; 0x2a
   1bcf8:	bl	12870 <inet_aton@plt>
   1bcfc:	ldr	r2, [sp, #12]
   1bd00:	cmp	r0, r5
   1bd04:	beq	1c1c8 <deg_to_str@@Base+0x10bc>
   1bd08:	movw	r1, #44216	; 0xacb8
   1bd0c:	movt	r1, #3
   1bd10:	strb	r2, [r6]
   1bd14:	mov	r0, fp
   1bd18:	ldrb	r6, [r7, r1]
   1bd1c:	cmp	r6, #0
   1bd20:	beq	1bee8 <deg_to_str@@Base+0xddc>
   1bd24:	mov	r1, sl
   1bd28:	mov	r2, r5
   1bd2c:	bl	12c18 <socket@plt>
   1bd30:	subs	r6, r0, #0
   1bd34:	blt	1c07c <deg_to_str@@Base+0xf70>
   1bd38:	add	r3, sp, #176	; 0xb0
   1bd3c:	mov	r2, fp
   1bd40:	mov	r1, #4
   1bd44:	str	sl, [r3, #-144]!	; 0xffffff70
   1bd48:	str	r1, [sp]
   1bd4c:	mov	r1, sl
   1bd50:	bl	128ac <setsockopt@plt>
   1bd54:	mov	r0, r6
   1bd58:	mov	r1, r9
   1bd5c:	mov	r2, #16
   1bd60:	bl	12b40 <bind@plt>
   1bd64:	cmp	r0, #0
   1bd68:	bge	1bd80 <deg_to_str@@Base+0xc74>
   1bd6c:	b	1c140 <deg_to_str@@Base+0x1034>
   1bd70:	bl	12b1c <__errno_location@plt>
   1bd74:	ldr	r0, [r0]
   1bd78:	cmp	r0, #4
   1bd7c:	bne	1c00c <deg_to_str@@Base+0xf00>
   1bd80:	mov	r0, r6
   1bd84:	mov	r1, #0
   1bd88:	bl	12bd0 <listen@plt>
   1bd8c:	cmn	r0, #1
   1bd90:	str	r0, [sp, #32]
   1bd94:	beq	1bd70 <deg_to_str@@Base+0xc64>
   1bd98:	ldr	r3, [pc, #1124]	; 1c204 <deg_to_str@@Base+0x10f8>
   1bd9c:	add	sl, sp, #56	; 0x38
   1bda0:	ldr	r0, [sp, #44]	; 0x2c
   1bda4:	add	r9, sp, #36	; 0x24
   1bda8:	ldr	fp, [r8, r3]
   1bdac:	ldr	r5, [fp]
   1bdb0:	bl	12990 <inet_ntoa@plt>
   1bdb4:	ldrh	ip, [sp, #42]	; 0x2a
   1bdb8:	mov	r1, #1
   1bdbc:	ldr	r2, [pc, #1092]	; 1c208 <deg_to_str@@Base+0x10fc>
   1bdc0:	lsl	lr, ip, #8
   1bdc4:	add	r2, pc, r2
   1bdc8:	orr	ip, lr, ip, lsr #8
   1bdcc:	uxth	ip, ip
   1bdd0:	str	ip, [sp]
   1bdd4:	mov	r3, r0
   1bdd8:	mov	r0, r5
   1bddc:	bl	12b94 <__fprintf_chk@plt>
   1bde0:	mov	r3, #16
   1bde4:	str	r3, [sp, #36]	; 0x24
   1bde8:	b	1bdfc <deg_to_str@@Base+0xcf0>
   1bdec:	bl	12b1c <__errno_location@plt>
   1bdf0:	ldr	r0, [r0]
   1bdf4:	cmp	r0, #4
   1bdf8:	bne	1c11c <deg_to_str@@Base+0x1010>
   1bdfc:	mov	r0, r6
   1be00:	mov	r1, sl
   1be04:	mov	r2, r9
   1be08:	bl	129e4 <accept@plt>
   1be0c:	cmn	r0, #1
   1be10:	mov	r5, r0
   1be14:	beq	1bdec <deg_to_str@@Base+0xce0>
   1be18:	cmp	r0, #0
   1be1c:	blt	1c114 <deg_to_str@@Base+0x1008>
   1be20:	ldr	r0, [sp, #60]	; 0x3c
   1be24:	ldr	r9, [fp]
   1be28:	bl	12990 <inet_ntoa@plt>
   1be2c:	ldrh	ip, [sp, #58]	; 0x3a
   1be30:	mov	r1, #1
   1be34:	ldr	r2, [pc, #976]	; 1c20c <deg_to_str@@Base+0x1100>
   1be38:	lsl	lr, ip, #8
   1be3c:	add	r2, pc, r2
   1be40:	orr	ip, lr, ip, lsr #8
   1be44:	uxth	ip, ip
   1be48:	str	ip, [sp]
   1be4c:	mov	r3, r0
   1be50:	mov	r0, r9
   1be54:	bl	12b94 <__fprintf_chk@plt>
   1be58:	mov	r0, r6
   1be5c:	bl	12c78 <close@plt>
   1be60:	cmp	r5, #0
   1be64:	movlt	r5, #0
   1be68:	bge	1bf7c <deg_to_str@@Base+0xe70>
   1be6c:	b	1bfa8 <deg_to_str@@Base+0xe9c>
   1be70:	ldr	r0, [pc, #920]	; 1c210 <deg_to_str@@Base+0x1104>
   1be74:	mov	r1, r4
   1be78:	mov	r2, #6
   1be7c:	add	r0, pc, r0
   1be80:	bl	12c60 <strncmp@plt>
   1be84:	cmp	r0, #0
   1be88:	bne	1bf94 <deg_to_str@@Base+0xe88>
   1be8c:	movw	r3, #44216	; 0xacb8
   1be90:	movt	r3, #3
   1be94:	ldrb	r3, [r7, r3]
   1be98:	cmp	r3, #0
   1be9c:	moveq	r3, #2
   1bea0:	streq	r3, [sp, #20]
   1bea4:	beq	1bc80 <deg_to_str@@Base+0xb74>
   1bea8:	ldr	r3, [pc, #852]	; 1c204 <deg_to_str@@Base+0x10f8>
   1beac:	mov	r1, #1
   1beb0:	ldr	r0, [pc, #860]	; 1c214 <deg_to_str@@Base+0x1108>
   1beb4:	mov	r2, #37	; 0x25
   1beb8:	ldr	r3, [r8, r3]
   1bebc:	add	r0, pc, r0
   1bec0:	ldr	r3, [r3]
   1bec4:	bl	12a08 <fwrite@plt>
   1bec8:	mov	r0, #131	; 0x83
   1becc:	bl	12ad4 <exit@plt>
   1bed0:	mov	r2, r4
   1bed4:	add	r0, sp, #28
   1bed8:	mov	r1, #1
   1bedc:	ldr	r3, [r7, #112]	; 0x70
   1bee0:	bl	12a44 <__asprintf_chk@plt>
   1bee4:	b	1bc50 <deg_to_str@@Base+0xb44>
   1bee8:	ldr	r1, [sp, #20]
   1beec:	mov	r2, r6
   1bef0:	bl	12c18 <socket@plt>
   1bef4:	subs	r5, r0, #0
   1bef8:	blt	1c044 <deg_to_str@@Base+0xf38>
   1befc:	ldr	r3, [pc, #768]	; 1c204 <deg_to_str@@Base+0x10f8>
   1bf00:	ldr	r0, [sp, #44]	; 0x2c
   1bf04:	ldr	fp, [r8, r3]
   1bf08:	ldr	r6, [fp]
   1bf0c:	bl	12990 <inet_ntoa@plt>
   1bf10:	ldrh	ip, [sp, #26]
   1bf14:	mov	r1, sl
   1bf18:	ldr	r2, [pc, #760]	; 1c218 <deg_to_str@@Base+0x110c>
   1bf1c:	str	ip, [sp]
   1bf20:	add	r2, pc, r2
   1bf24:	mov	r3, r0
   1bf28:	mov	r0, r6
   1bf2c:	bl	12b94 <__fprintf_chk@plt>
   1bf30:	b	1bf44 <deg_to_str@@Base+0xe38>
   1bf34:	bl	12b1c <__errno_location@plt>
   1bf38:	ldr	r0, [r0]
   1bf3c:	cmp	r0, #4
   1bf40:	bne	1c0f0 <deg_to_str@@Base+0xfe4>
   1bf44:	mov	r0, r5
   1bf48:	mov	r1, r9
   1bf4c:	mov	r2, #16
   1bf50:	bl	12c90 <connect@plt>
   1bf54:	cmn	r0, #1
   1bf58:	beq	1bf34 <deg_to_str@@Base+0xe28>
   1bf5c:	cmp	r0, #0
   1bf60:	blt	1c0e8 <deg_to_str@@Base+0xfdc>
   1bf64:	ldr	r0, [pc, #688]	; 1c21c <deg_to_str@@Base+0x1110>
   1bf68:	mov	r1, #1
   1bf6c:	ldr	r3, [fp]
   1bf70:	mov	r2, #28
   1bf74:	add	r0, pc, r0
   1bf78:	bl	12a08 <fwrite@plt>
   1bf7c:	ldr	r1, [pc, #668]	; 1c220 <deg_to_str@@Base+0x1114>
   1bf80:	mov	r0, r5
   1bf84:	add	r1, pc, r1
   1bf88:	bl	1284c <fdopen@plt>
   1bf8c:	mov	r5, r0
   1bf90:	b	1bfa8 <deg_to_str@@Base+0xe9c>
   1bf94:	ldr	r1, [pc, #648]	; 1c224 <deg_to_str@@Base+0x1118>
   1bf98:	mov	r0, r4
   1bf9c:	add	r1, pc, r1
   1bfa0:	bl	12c0c <fopen64@plt>
   1bfa4:	mov	r5, r0
   1bfa8:	ldr	r3, [r7, #36]	; 0x24
   1bfac:	cmp	r3, #0
   1bfb0:	beq	1bfdc <deg_to_str@@Base+0xed0>
   1bfb4:	cmp	r5, #0
   1bfb8:	beq	1c0c0 <deg_to_str@@Base+0xfb4>
   1bfbc:	ldr	r0, [pc, #576]	; 1c204 <deg_to_str@@Base+0x10f8>
   1bfc0:	mov	r3, r4
   1bfc4:	ldr	r2, [pc, #604]	; 1c228 <deg_to_str@@Base+0x111c>
   1bfc8:	mov	r1, #1
   1bfcc:	ldr	r0, [r8, r0]
   1bfd0:	add	r2, pc, r2
   1bfd4:	ldr	r0, [r0]
   1bfd8:	bl	12b94 <__fprintf_chk@plt>
   1bfdc:	ldr	r0, [sp, #28]
   1bfe0:	cmp	r0, #0
   1bfe4:	beq	1bfec <deg_to_str@@Base+0xee0>
   1bfe8:	bl	12900 <free@plt>
   1bfec:	ldr	r1, [sp, #16]
   1bff0:	mov	r0, r5
   1bff4:	ldr	r2, [sp, #172]	; 0xac
   1bff8:	ldr	r3, [r1]
   1bffc:	cmp	r2, r3
   1c000:	bne	1c174 <deg_to_str@@Base+0x1068>
   1c004:	add	sp, sp, #180	; 0xb4
   1c008:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c00c:	ldr	r3, [pc, #496]	; 1c204 <deg_to_str@@Base+0x10f8>
   1c010:	ldr	r3, [r8, r3]
   1c014:	ldr	r5, [r3]
   1c018:	bl	12a74 <strerror@plt>
   1c01c:	ldr	r2, [pc, #520]	; 1c22c <deg_to_str@@Base+0x1120>
   1c020:	mov	r1, #1
   1c024:	add	r2, pc, r2
   1c028:	mov	r3, r0
   1c02c:	mov	r0, r5
   1c030:	bl	12b94 <__fprintf_chk@plt>
   1c034:	mov	r0, r6
   1c038:	mov	r5, #0
   1c03c:	bl	12c78 <close@plt>
   1c040:	b	1bfa8 <deg_to_str@@Base+0xe9c>
   1c044:	ldr	r2, [pc, #440]	; 1c204 <deg_to_str@@Base+0x10f8>
   1c048:	mov	r5, r6
   1c04c:	ldr	r3, [r8, r2]
   1c050:	ldr	r6, [r3]
   1c054:	bl	12b1c <__errno_location@plt>
   1c058:	ldr	r0, [r0]
   1c05c:	bl	12a74 <strerror@plt>
   1c060:	ldr	r2, [pc, #456]	; 1c230 <deg_to_str@@Base+0x1124>
   1c064:	mov	r1, sl
   1c068:	add	r2, pc, r2
   1c06c:	mov	r3, r0
   1c070:	mov	r0, r6
   1c074:	bl	12b94 <__fprintf_chk@plt>
   1c078:	b	1bfa8 <deg_to_str@@Base+0xe9c>
   1c07c:	ldr	r3, [pc, #384]	; 1c204 <deg_to_str@@Base+0x10f8>
   1c080:	ldr	r3, [r8, r3]
   1c084:	ldr	r6, [r3]
   1c088:	bl	12b1c <__errno_location@plt>
   1c08c:	ldr	r0, [r0]
   1c090:	bl	12a74 <strerror@plt>
   1c094:	ldr	r2, [pc, #408]	; 1c234 <deg_to_str@@Base+0x1128>
   1c098:	mov	r1, sl
   1c09c:	add	r2, pc, r2
   1c0a0:	mov	r3, r0
   1c0a4:	mov	r0, r6
   1c0a8:	bl	12b94 <__fprintf_chk@plt>
   1c0ac:	b	1bfa8 <deg_to_str@@Base+0xe9c>
   1c0b0:	ldr	r3, [r7, #36]	; 0x24
   1c0b4:	cmp	r3, #0
   1c0b8:	moveq	r5, r4
   1c0bc:	beq	1bfdc <deg_to_str@@Base+0xed0>
   1c0c0:	ldr	r0, [pc, #316]	; 1c204 <deg_to_str@@Base+0x10f8>
   1c0c4:	mov	r3, r4
   1c0c8:	ldr	r2, [pc, #360]	; 1c238 <deg_to_str@@Base+0x112c>
   1c0cc:	mov	r1, #1
   1c0d0:	mov	r5, #0
   1c0d4:	ldr	r0, [r8, r0]
   1c0d8:	add	r2, pc, r2
   1c0dc:	ldr	r0, [r0]
   1c0e0:	bl	12b94 <__fprintf_chk@plt>
   1c0e4:	b	1bfdc <deg_to_str@@Base+0xed0>
   1c0e8:	bl	12b1c <__errno_location@plt>
   1c0ec:	ldr	r0, [r0]
   1c0f0:	ldr	r6, [fp]
   1c0f4:	bl	12a74 <strerror@plt>
   1c0f8:	ldr	r2, [pc, #316]	; 1c23c <deg_to_str@@Base+0x1130>
   1c0fc:	mov	r1, #1
   1c100:	add	r2, pc, r2
   1c104:	mov	r3, r0
   1c108:	mov	r0, r6
   1c10c:	bl	12b94 <__fprintf_chk@plt>
   1c110:	b	1bf7c <deg_to_str@@Base+0xe70>
   1c114:	bl	12b1c <__errno_location@plt>
   1c118:	ldr	r0, [r0]
   1c11c:	ldr	r9, [fp]
   1c120:	bl	12a74 <strerror@plt>
   1c124:	ldr	r2, [pc, #276]	; 1c240 <deg_to_str@@Base+0x1134>
   1c128:	mov	r1, #1
   1c12c:	add	r2, pc, r2
   1c130:	mov	r3, r0
   1c134:	mov	r0, r9
   1c138:	bl	12b94 <__fprintf_chk@plt>
   1c13c:	b	1be58 <deg_to_str@@Base+0xd4c>
   1c140:	ldr	r3, [pc, #188]	; 1c204 <deg_to_str@@Base+0x10f8>
   1c144:	ldr	r3, [r8, r3]
   1c148:	ldr	r5, [r3]
   1c14c:	bl	12b1c <__errno_location@plt>
   1c150:	ldr	r0, [r0]
   1c154:	bl	12a74 <strerror@plt>
   1c158:	ldr	r2, [pc, #228]	; 1c244 <deg_to_str@@Base+0x1138>
   1c15c:	mov	r1, sl
   1c160:	add	r2, pc, r2
   1c164:	mov	r3, r0
   1c168:	mov	r0, r5
   1c16c:	bl	12b94 <__fprintf_chk@plt>
   1c170:	b	1c034 <deg_to_str@@Base+0xf28>
   1c174:	bl	129a8 <__stack_chk_fail@plt>
   1c178:	ldr	r0, [pc, #132]	; 1c204 <deg_to_str@@Base+0x10f8>
   1c17c:	mov	r3, r4
   1c180:	ldr	r2, [pc, #192]	; 1c248 <deg_to_str@@Base+0x113c>
   1c184:	mov	r1, #1
   1c188:	ldr	r0, [r8, r0]
   1c18c:	add	r2, pc, r2
   1c190:	ldr	r0, [r0]
   1c194:	bl	12b94 <__fprintf_chk@plt>
   1c198:	mov	r0, #132	; 0x84
   1c19c:	bl	12ad4 <exit@plt>
   1c1a0:	ldr	r0, [pc, #92]	; 1c204 <deg_to_str@@Base+0x10f8>
   1c1a4:	mov	r3, r4
   1c1a8:	ldr	r2, [pc, #156]	; 1c24c <deg_to_str@@Base+0x1140>
   1c1ac:	mov	r1, #1
   1c1b0:	ldr	r0, [r8, r0]
   1c1b4:	add	r2, pc, r2
   1c1b8:	ldr	r0, [r0]
   1c1bc:	bl	12b94 <__fprintf_chk@plt>
   1c1c0:	mov	r0, #133	; 0x85
   1c1c4:	bl	12ad4 <exit@plt>
   1c1c8:	ldr	r0, [pc, #52]	; 1c204 <deg_to_str@@Base+0x10f8>
   1c1cc:	mov	r1, sl
   1c1d0:	ldr	r2, [pc, #120]	; 1c250 <deg_to_str@@Base+0x1144>
   1c1d4:	mov	r3, r4
   1c1d8:	ldr	r0, [r8, r0]
   1c1dc:	add	r2, pc, r2
   1c1e0:	ldr	r0, [r0]
   1c1e4:	bl	12b94 <__fprintf_chk@plt>
   1c1e8:	mov	r0, #134	; 0x86
   1c1ec:	bl	12ad4 <exit@plt>
   1c1f0:	andeq	r6, r1, r4, ror #8
   1c1f4:	muleq	r0, r0, r1
   1c1f8:	andeq	r2, r0, r0, ror r0
   1c1fc:	ldrdeq	r3, [r0], -r4
   1c200:	andeq	r3, r0, ip, lsr #30
   1c204:	muleq	r0, r4, r1
   1c208:			; <UNDEFINED> instruction: 0x00003fb4
   1c20c:	andeq	r3, r0, r4, asr #28
   1c210:	andeq	r3, r0, r8, asr #25
   1c214:	muleq	r0, r0, ip
   1c218:	ldrdeq	r3, [r0], -r4
   1c21c:	andeq	r3, r0, r4, lsr #27
   1c220:	andeq	r2, r0, r8, lsl pc
   1c224:	ldrdeq	r3, [r0], -r8
   1c228:	andeq	r3, r0, r8, ror #26
   1c22c:	andeq	r3, r0, r0, lsl #27
   1c230:	andeq	r3, r0, r0, ror ip
   1c234:	andeq	r3, r0, ip, lsr ip
   1c238:	andeq	r3, r0, ip, ror ip
   1c23c:	andeq	r3, r0, ip, lsl #24
   1c240:	andeq	r3, r0, r4, ror fp
   1c244:	andeq	r3, r0, r8, asr fp
   1c248:	andeq	r3, r0, r8, ror #19
   1c24c:	andeq	r3, r0, r0, lsr #20
   1c250:	andeq	r3, r0, r0, ror sl
   1c254:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c258:	mvn	r4, #0
   1c25c:	ldr	r6, [pc, #2076]	; 1ca80 <deg_to_str@@Base+0x1974>
   1c260:	mvn	r5, #0
   1c264:	ldr	r8, [pc, #2072]	; 1ca84 <deg_to_str@@Base+0x1978>
   1c268:	sub	sp, sp, #36	; 0x24
   1c26c:	add	r6, pc, r6
   1c270:	mov	r9, r0
   1c274:	add	r8, pc, r8
   1c278:	mov	r7, r1
   1c27c:	ldrd	r2, [r6]
   1c280:	cmp	r3, r5
   1c284:	cmpeq	r2, r4
   1c288:	beq	1c648 <deg_to_str@@Base+0x153c>
   1c28c:	ldr	r6, [r9, #56]	; 0x38
   1c290:	cmp	r6, #0
   1c294:	beq	1c608 <deg_to_str@@Base+0x14fc>
   1c298:	bl	1a2a8 <get_microseconds64@@Base>
   1c29c:	mov	r3, #0
   1c2a0:	mov	r2, #1000	; 0x3e8
   1c2a4:	bl	1d04c <deg_to_str@@Base+0x1f40>
   1c2a8:	ldr	r3, [r6]
   1c2ac:	cmp	r3, #0
   1c2b0:	strd	r0, [sp, #24]
   1c2b4:	beq	1c8c4 <deg_to_str@@Base+0x17b8>
   1c2b8:	ldr	r2, [r6, #4]
   1c2bc:	movw	r3, #44164	; 0xac84
   1c2c0:	movt	r3, #3
   1c2c4:	ldr	r3, [r2, r3]
   1c2c8:	cmp	r3, #0
   1c2cc:	bne	1c390 <deg_to_str@@Base+0x1284>
   1c2d0:	ldr	r3, [r6, #12]
   1c2d4:	cmp	r3, #0
   1c2d8:	ldr	r3, [r7, #28]
   1c2dc:	beq	1c660 <deg_to_str@@Base+0x1554>
   1c2e0:	ldr	r4, [r7, #20]
   1c2e4:	tst	r3, #32
   1c2e8:	ldr	fp, [r6, #16]
   1c2ec:	ldr	r2, [r6, #20]
   1c2f0:	str	r4, [sp, #16]
   1c2f4:	beq	1c3d8 <deg_to_str@@Base+0x12cc>
   1c2f8:	movw	r4, #43464	; 0xa9c8
   1c2fc:	movt	r4, #3
   1c300:	ldr	r5, [sp, #16]
   1c304:	ldr	r3, [r6, r4]
   1c308:	add	r3, r5, r3
   1c30c:	cmp	r3, #29
   1c310:	bls	1c814 <deg_to_str@@Base+0x1708>
   1c314:	ldr	r3, [pc, #1900]	; 1ca88 <deg_to_str@@Base+0x197c>
   1c318:	ldr	r0, [r8, r3]
   1c31c:	ldr	r3, [r0]
   1c320:	cmp	r3, #1
   1c324:	bls	1c338 <deg_to_str@@Base+0x122c>
   1c328:	ldr	r2, [pc, #1884]	; 1ca8c <deg_to_str@@Base+0x1980>
   1c32c:	mov	r1, #2
   1c330:	add	r2, pc, r2
   1c334:	bl	12858 <vcos_log_impl@plt>
   1c338:	mov	r2, #1000	; 0x3e8
   1c33c:	mov	r3, #0
   1c340:	ldrd	r0, [sp, #24]
   1c344:	bl	1d004 <deg_to_str@@Base+0x1ef8>
   1c348:	ldr	sl, [pc, #1856]	; 1ca90 <deg_to_str@@Base+0x1984>
   1c34c:	add	sl, pc, sl
   1c350:	ldrd	r2, [sl, #16]
   1c354:	mov	r4, r0
   1c358:	mov	r5, r1
   1c35c:	cmp	r5, r3
   1c360:	cmpeq	r4, r2
   1c364:	beq	1c374 <deg_to_str@@Base+0x1268>
   1c368:	ldr	r0, [r6, #4]
   1c36c:	bl	1b3f0 <deg_to_str@@Base+0x2e4>
   1c370:	strd	r4, [sl, #16]
   1c374:	mov	r0, r7
   1c378:	bl	12c48 <mmal_buffer_header_release@plt>
   1c37c:	ldr	r3, [r9, #16]
   1c380:	cmp	r3, #0
   1c384:	bne	1c5b4 <deg_to_str@@Base+0x14a8>
   1c388:	add	sp, sp, #36	; 0x24
   1c38c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c390:	movw	r3, #43468	; 0xa9cc
   1c394:	movt	r3, #3
   1c398:	ldr	r3, [r6, r3]
   1c39c:	cmp	r3, #0
   1c3a0:	bne	1c2d0 <deg_to_str@@Base+0x11c4>
   1c3a4:	ldr	r3, [pc, #1768]	; 1ca94 <deg_to_str@@Base+0x1988>
   1c3a8:	movw	r2, #1225	; 0x4c9
   1c3ac:	ldr	r1, [pc, #1764]	; 1ca98 <deg_to_str@@Base+0x198c>
   1c3b0:	add	r3, pc, r3
   1c3b4:	ldr	r0, [pc, #1760]	; 1ca9c <deg_to_str@@Base+0x1990>
   1c3b8:	str	r3, [sp]
   1c3bc:	add	r1, pc, r1
   1c3c0:	ldr	r3, [pc, #1752]	; 1caa0 <deg_to_str@@Base+0x1994>
   1c3c4:	add	r0, pc, r0
   1c3c8:	add	r1, r1, #40	; 0x28
   1c3cc:	add	r3, pc, r3
   1c3d0:	bl	12bac <vcos_pthreads_logging_assert@plt>
   1c3d4:	b	1c2d0 <deg_to_str@@Base+0x11c4>
   1c3d8:	tst	r3, #128	; 0x80
   1c3dc:	bne	1c338 <deg_to_str@@Base+0x122c>
   1c3e0:	ldr	r1, [pc, #1724]	; 1caa4 <deg_to_str@@Base+0x1998>
   1c3e4:	add	r1, pc, r1
   1c3e8:	ldr	r0, [r1, #8]
   1c3ec:	cmn	r0, #1
   1c3f0:	streq	r2, [r1, #8]
   1c3f4:	tst	r3, #8
   1c3f8:	bne	1c854 <deg_to_str@@Base+0x1748>
   1c3fc:	movw	r1, #43424	; 0xa9a0
   1c400:	movt	r1, #3
   1c404:	ldr	r1, [r6, r1]
   1c408:	tst	r3, #4
   1c40c:	ldrne	r3, [pc, #1684]	; 1caa8 <deg_to_str@@Base+0x199c>
   1c410:	mvnne	r0, #0
   1c414:	addne	r3, pc, r3
   1c418:	strne	r0, [r3, #8]
   1c41c:	movw	sl, #43428	; 0xa9a4
   1c420:	movt	sl, #3
   1c424:	movw	r5, #45683	; 0xb273
   1c428:	movt	r5, #17895	; 0x45e7
   1c42c:	ldr	r0, [r6, sl]
   1c430:	movw	r4, #60000	; 0xea60
   1c434:	add	r3, r0, #1
   1c438:	smull	ip, lr, r5, r3
   1c43c:	asr	ip, r3, #31
   1c440:	rsb	ip, ip, lr, asr #14
   1c444:	mls	r3, r4, ip, r3
   1c448:	cmp	r3, r1
   1c44c:	beq	1c484 <deg_to_str@@Base+0x1378>
   1c450:	ldr	ip, [sp, #16]
   1c454:	add	r4, r2, ip
   1c458:	add	r3, r0, #1
   1c45c:	add	r1, r0, #8
   1c460:	smull	ip, r0, r5, r3
   1c464:	ldr	r1, [r6, r1, lsl #2]
   1c468:	asr	ip, r3, #31
   1c46c:	cmp	r2, r1
   1c470:	add	lr, fp, r1
   1c474:	rsb	r0, ip, r0, asr #14
   1c478:	bgt	1c630 <deg_to_str@@Base+0x1524>
   1c47c:	cmp	r1, r4
   1c480:	bcc	1c638 <deg_to_str@@Base+0x152c>
   1c484:	ldr	r4, [sp, #16]
   1c488:	rsb	r2, r2, fp
   1c48c:	mov	r0, r7
   1c490:	movw	sl, #43424	; 0xa9a0
   1c494:	cmp	r2, r4
   1c498:	movcc	r4, r2
   1c49c:	bl	12aa4 <mmal_buffer_header_mem_lock@plt>
   1c4a0:	ldr	r3, [r6, #20]
   1c4a4:	movt	sl, #3
   1c4a8:	ldr	r0, [r6, #12]
   1c4ac:	mov	r2, r4
   1c4b0:	ldr	r1, [r7, #12]
   1c4b4:	add	r0, r0, r3
   1c4b8:	bl	1293c <memcpy@plt>
   1c4bc:	ldr	r3, [sp, #16]
   1c4c0:	ldr	r1, [r7, #12]
   1c4c4:	rsb	r2, r4, r3
   1c4c8:	ldr	r0, [r6, #12]
   1c4cc:	add	r1, r1, r4
   1c4d0:	bl	1293c <memcpy@plt>
   1c4d4:	mov	r0, r7
   1c4d8:	bl	128dc <mmal_buffer_header_mem_unlock@plt>
   1c4dc:	ldr	r3, [r7, #20]
   1c4e0:	ldr	r0, [r6, #20]
   1c4e4:	ldr	r1, [r6, #16]
   1c4e8:	add	r0, r0, r3
   1c4ec:	cmp	r0, r1
   1c4f0:	movhi	r3, #1
   1c4f4:	strhi	r3, [r6, #24]
   1c4f8:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1c4fc:	movw	r3, #43428	; 0xa9a4
   1c500:	movt	r3, #3
   1c504:	ldr	r4, [r6, r3]
   1c508:	ldr	r3, [r6, sl]
   1c50c:	cmp	r4, r3
   1c510:	str	r1, [r6, #20]
   1c514:	beq	1c338 <deg_to_str@@Base+0x122c>
   1c518:	ldr	fp, [pc, #1420]	; 1caac <deg_to_str@@Base+0x19a0>
   1c51c:	movw	r5, #45683	; 0xb273
   1c520:	movt	r5, #17895	; 0x45e7
   1c524:	add	fp, pc, fp
   1c528:	add	r3, r4, #8
   1c52c:	ldr	r0, [r6, #12]
   1c530:	mov	r1, #2
   1c534:	mov	r2, fp
   1c538:	ldr	r3, [r6, r3, lsl #2]
   1c53c:	ldr	ip, [pc, #1348]	; 1ca88 <deg_to_str@@Base+0x197c>
   1c540:	add	lr, r0, r3
   1c544:	ldrb	r3, [r0, r3]
   1c548:	cmp	r3, #0
   1c54c:	bne	1c574 <deg_to_str@@Base+0x1468>
   1c550:	ldrb	r3, [lr, #1]
   1c554:	cmp	r3, #0
   1c558:	bne	1c574 <deg_to_str@@Base+0x1468>
   1c55c:	ldrb	r3, [lr, #2]
   1c560:	cmp	r3, #0
   1c564:	bne	1c574 <deg_to_str@@Base+0x1468>
   1c568:	ldrb	r3, [lr, #3]
   1c56c:	cmp	r3, #1
   1c570:	beq	1c58c <deg_to_str@@Base+0x1480>
   1c574:	ldr	r3, [r8, ip]
   1c578:	mov	r0, r3
   1c57c:	ldr	r3, [r3]
   1c580:	cmp	r3, #1
   1c584:	bls	1c58c <deg_to_str@@Base+0x1480>
   1c588:	bl	12858 <vcos_log_impl@plt>
   1c58c:	add	r3, r4, #1
   1c590:	ldr	r2, [r6, sl]
   1c594:	smull	r0, r4, r5, r3
   1c598:	asr	r1, r3, #31
   1c59c:	rsb	r4, r1, r4, asr #14
   1c5a0:	movw	r1, #60000	; 0xea60
   1c5a4:	mls	r4, r1, r4, r3
   1c5a8:	cmp	r2, r4
   1c5ac:	bne	1c528 <deg_to_str@@Base+0x141c>
   1c5b0:	b	1c338 <deg_to_str@@Base+0x122c>
   1c5b4:	ldr	r3, [r6, #4]
   1c5b8:	ldr	r3, [r3, #668]	; 0x29c
   1c5bc:	ldr	r0, [r3]
   1c5c0:	bl	12bc4 <mmal_queue_get@plt>
   1c5c4:	subs	r1, r0, #0
   1c5c8:	beq	1c5dc <deg_to_str@@Base+0x14d0>
   1c5cc:	mov	r0, r9
   1c5d0:	bl	12888 <mmal_port_send_buffer@plt>
   1c5d4:	cmp	r0, #0
   1c5d8:	beq	1c388 <deg_to_str@@Base+0x127c>
   1c5dc:	ldr	r3, [pc, #1188]	; 1ca88 <deg_to_str@@Base+0x197c>
   1c5e0:	ldr	r0, [r8, r3]
   1c5e4:	ldr	r3, [r0]
   1c5e8:	cmp	r3, #1
   1c5ec:	bls	1c388 <deg_to_str@@Base+0x127c>
   1c5f0:	ldr	r2, [pc, #1208]	; 1cab0 <deg_to_str@@Base+0x19a4>
   1c5f4:	mov	r1, #2
   1c5f8:	add	r2, pc, r2
   1c5fc:	add	sp, sp, #36	; 0x24
   1c600:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c604:	b	12858 <vcos_log_impl@plt>
   1c608:	ldr	r3, [pc, #1144]	; 1ca88 <deg_to_str@@Base+0x197c>
   1c60c:	ldr	r0, [r8, r3]
   1c610:	ldr	r3, [r0]
   1c614:	cmp	r3, #1
   1c618:	bls	1c374 <deg_to_str@@Base+0x1268>
   1c61c:	ldr	r2, [pc, #1168]	; 1cab4 <deg_to_str@@Base+0x19a8>
   1c620:	mov	r1, #2
   1c624:	add	r2, pc, r2
   1c628:	bl	12858 <vcos_log_impl@plt>
   1c62c:	b	1c374 <deg_to_str@@Base+0x1268>
   1c630:	cmp	lr, r4
   1c634:	bcs	1c484 <deg_to_str@@Base+0x1378>
   1c638:	movw	r1, #60000	; 0xea60
   1c63c:	mls	r0, r1, r0, r3
   1c640:	str	r0, [r6, sl]
   1c644:	b	1c458 <deg_to_str@@Base+0x134c>
   1c648:	bl	1a2a8 <get_microseconds64@@Base>
   1c64c:	mov	r2, #1000	; 0x3e8
   1c650:	mov	r3, #0
   1c654:	bl	1d04c <deg_to_str@@Base+0x1f40>
   1c658:	strd	r0, [r6]
   1c65c:	b	1c28c <deg_to_str@@Base+0x1180>
   1c660:	tst	r3, #32
   1c664:	beq	1c78c <deg_to_str@@Base+0x1680>
   1c668:	ldr	r0, [r6, #4]
   1c66c:	ldr	r1, [r0, #104]	; 0x68
   1c670:	cmp	r1, #0
   1c674:	bne	1c89c <deg_to_str@@Base+0x1790>
   1c678:	ldr	r3, [r0, #120]	; 0x78
   1c67c:	cmp	r3, #0
   1c680:	beq	1c78c <deg_to_str@@Base+0x1680>
   1c684:	ldr	r3, [r0, #116]	; 0x74
   1c688:	cmp	r3, #0
   1c68c:	beq	1c78c <deg_to_str@@Base+0x1680>
   1c690:	ldr	r3, [r0, #108]	; 0x6c
   1c694:	mov	ip, #0
   1c698:	ldr	r1, [pc, #1048]	; 1cab8 <deg_to_str@@Base+0x19ac>
   1c69c:	ldrd	r4, [sp, #24]
   1c6a0:	cmp	r3, ip
   1c6a4:	ldr	r2, [r0, #112]	; 0x70
   1c6a8:	add	r1, pc, r1
   1c6ac:	str	ip, [r0, #116]	; 0x74
   1c6b0:	add	r2, r2, #1
   1c6b4:	strd	r4, [r1]
   1c6b8:	str	r2, [r0, #112]	; 0x70
   1c6bc:	beq	1c6cc <deg_to_str@@Base+0x15c0>
   1c6c0:	cmp	r2, r3
   1c6c4:	movgt	r3, #1
   1c6c8:	strgt	r3, [r0, #112]	; 0x70
   1c6cc:	ldr	r1, [r0, #24]
   1c6d0:	cmp	r1, #0
   1c6d4:	beq	1c704 <deg_to_str@@Base+0x15f8>
   1c6d8:	ldrb	r3, [r1]
   1c6dc:	cmp	r3, #45	; 0x2d
   1c6e0:	beq	1c704 <deg_to_str@@Base+0x15f8>
   1c6e4:	bl	1bb7c <deg_to_str@@Base+0xa70>
   1c6e8:	subs	r4, r0, #0
   1c6ec:	ldreq	r0, [r6, #4]
   1c6f0:	beq	1c704 <deg_to_str@@Base+0x15f8>
   1c6f4:	ldr	r0, [r6]
   1c6f8:	bl	12ba0 <fclose@plt>
   1c6fc:	ldr	r0, [r6, #4]
   1c700:	str	r4, [r6]
   1c704:	movw	r3, #44168	; 0xac88
   1c708:	movt	r3, #3
   1c70c:	ldr	r1, [r0, r3]
   1c710:	cmp	r1, #0
   1c714:	beq	1c74c <deg_to_str@@Base+0x1640>
   1c718:	ldrb	r3, [r1]
   1c71c:	cmp	r3, #45	; 0x2d
   1c720:	beq	1c74c <deg_to_str@@Base+0x1640>
   1c724:	bl	1bb7c <deg_to_str@@Base+0xa70>
   1c728:	subs	r5, r0, #0
   1c72c:	ldreq	r0, [r6, #4]
   1c730:	beq	1c74c <deg_to_str@@Base+0x1640>
   1c734:	movw	r4, #43468	; 0xa9cc
   1c738:	movt	r4, #3
   1c73c:	ldr	r0, [r6, r4]
   1c740:	bl	12ba0 <fclose@plt>
   1c744:	ldr	r0, [r6, #4]
   1c748:	str	r5, [r6, r4]
   1c74c:	movw	r3, #44192	; 0xaca0
   1c750:	movt	r3, #3
   1c754:	ldr	r1, [r0, r3]
   1c758:	cmp	r1, #0
   1c75c:	beq	1c78c <deg_to_str@@Base+0x1680>
   1c760:	ldrb	r3, [r1]
   1c764:	cmp	r3, #45	; 0x2d
   1c768:	beq	1c78c <deg_to_str@@Base+0x1680>
   1c76c:	bl	1bb7c <deg_to_str@@Base+0xa70>
   1c770:	subs	r5, r0, #0
   1c774:	beq	1c78c <deg_to_str@@Base+0x1680>
   1c778:	movw	r4, #43480	; 0xa9d8
   1c77c:	movt	r4, #3
   1c780:	ldr	r0, [r6, r4]
   1c784:	bl	12ba0 <fclose@plt>
   1c788:	str	r5, [r6, r4]
   1c78c:	ldr	r3, [r7, #20]
   1c790:	cmp	r3, #0
   1c794:	beq	1c338 <deg_to_str@@Base+0x122c>
   1c798:	mov	r0, r7
   1c79c:	bl	12aa4 <mmal_buffer_header_mem_lock@plt>
   1c7a0:	ldr	r3, [r7, #28]
   1c7a4:	tst	r3, #128	; 0x80
   1c7a8:	beq	1c8f8 <deg_to_str@@Base+0x17ec>
   1c7ac:	ldr	r2, [r6, #4]
   1c7b0:	movw	r3, #44164	; 0xac84
   1c7b4:	movt	r3, #3
   1c7b8:	ldr	r3, [r2, r3]
   1c7bc:	cmp	r3, #0
   1c7c0:	ldreq	sl, [r7, #20]
   1c7c4:	bne	1ca34 <deg_to_str@@Base+0x1928>
   1c7c8:	mov	r0, r7
   1c7cc:	bl	128dc <mmal_buffer_header_mem_unlock@plt>
   1c7d0:	ldr	r3, [r7, #20]
   1c7d4:	cmp	sl, r3
   1c7d8:	beq	1c338 <deg_to_str@@Base+0x122c>
   1c7dc:	ldr	r2, [pc, #676]	; 1ca88 <deg_to_str@@Base+0x197c>
   1c7e0:	ldr	r0, [r8, r2]
   1c7e4:	ldr	r2, [r0]
   1c7e8:	cmp	r2, #1
   1c7ec:	bls	1c808 <deg_to_str@@Base+0x16fc>
   1c7f0:	ldr	r2, [pc, #708]	; 1cabc <deg_to_str@@Base+0x19b0>
   1c7f4:	mov	r1, #2
   1c7f8:	str	r3, [sp]
   1c7fc:	mov	r3, sl
   1c800:	add	r2, pc, r2
   1c804:	bl	12858 <vcos_log_impl@plt>
   1c808:	mov	r3, #1
   1c80c:	str	r3, [r6, #8]
   1c810:	b	1c338 <deg_to_str@@Base+0x122c>
   1c814:	mov	r0, r7
   1c818:	bl	12aa4 <mmal_buffer_header_mem_lock@plt>
   1c81c:	ldr	r0, [r6, r4]
   1c820:	ldr	r2, [r7, #20]
   1c824:	add	r0, r0, #239616	; 0x3a800
   1c828:	ldr	r1, [r7, #12]
   1c82c:	add	r0, r0, #424	; 0x1a8
   1c830:	add	r0, r6, r0
   1c834:	bl	1293c <memcpy@plt>
   1c838:	mov	r0, r7
   1c83c:	bl	128dc <mmal_buffer_header_mem_unlock@plt>
   1c840:	ldr	r2, [r6, r4]
   1c844:	ldr	r3, [r7, #20]
   1c848:	add	r3, r2, r3
   1c84c:	str	r3, [r6, r4]
   1c850:	b	1c338 <deg_to_str@@Base+0x122c>
   1c854:	movw	r0, #43424	; 0xa9a0
   1c858:	movt	r0, #3
   1c85c:	movw	r4, #45683	; 0xb273
   1c860:	movt	r4, #17895	; 0x45e7
   1c864:	ldr	lr, [r6, r0]
   1c868:	movw	sl, #60000	; 0xea60
   1c86c:	ldr	r5, [pc, #588]	; 1cac0 <deg_to_str@@Base+0x19b4>
   1c870:	add	ip, lr, #1
   1c874:	add	lr, lr, #8
   1c878:	add	r5, pc, r5
   1c87c:	smull	r1, r4, r4, ip
   1c880:	asr	r1, ip, #31
   1c884:	ldr	r5, [r5, #8]
   1c888:	str	r5, [r6, lr, lsl #2]
   1c88c:	rsb	r1, r1, r4, asr #14
   1c890:	mls	r1, sl, r1, ip
   1c894:	str	r1, [r6, r0]
   1c898:	b	1c408 <deg_to_str@@Base+0x12fc>
   1c89c:	ldr	r3, [pc, #544]	; 1cac4 <deg_to_str@@Base+0x19b8>
   1c8a0:	ldrd	r4, [sp, #24]
   1c8a4:	add	r3, pc, r3
   1c8a8:	ldrd	r2, [r3]
   1c8ac:	adds	r2, r2, r1
   1c8b0:	adc	r3, r3, r1, asr #31
   1c8b4:	cmp	r2, r4
   1c8b8:	sbcs	r5, r3, r5
   1c8bc:	blt	1c690 <deg_to_str@@Base+0x1584>
   1c8c0:	b	1c678 <deg_to_str@@Base+0x156c>
   1c8c4:	ldr	r3, [pc, #508]	; 1cac8 <deg_to_str@@Base+0x19bc>
   1c8c8:	movw	r2, #1224	; 0x4c8
   1c8cc:	ldr	r1, [pc, #504]	; 1cacc <deg_to_str@@Base+0x19c0>
   1c8d0:	add	r3, pc, r3
   1c8d4:	ldr	r0, [pc, #500]	; 1cad0 <deg_to_str@@Base+0x19c4>
   1c8d8:	str	r3, [sp]
   1c8dc:	add	r1, pc, r1
   1c8e0:	ldr	r3, [pc, #492]	; 1cad4 <deg_to_str@@Base+0x19c8>
   1c8e4:	add	r0, pc, r0
   1c8e8:	add	r1, r1, #40	; 0x28
   1c8ec:	add	r3, pc, r3
   1c8f0:	bl	12bac <vcos_pthreads_logging_assert@plt>
   1c8f4:	b	1c2b8 <deg_to_str@@Base+0x11ac>
   1c8f8:	ldr	r3, [r6]
   1c8fc:	mov	r1, #1
   1c900:	ldr	r0, [r7, #12]
   1c904:	ldr	r2, [r7, #20]
   1c908:	bl	12a08 <fwrite@plt>
   1c90c:	movw	r3, #43476	; 0xa9d4
   1c910:	movt	r3, #3
   1c914:	ldr	r3, [r6, r3]
   1c918:	cmp	r3, #0
   1c91c:	mov	sl, r0
   1c920:	bne	1ca74 <deg_to_str@@Base+0x1968>
   1c924:	ldr	lr, [r6, #4]
   1c928:	movw	r3, #44196	; 0xaca4
   1c92c:	movt	r3, #3
   1c930:	ldr	r3, [lr, r3]
   1c934:	cmp	r3, #0
   1c938:	beq	1c7c8 <deg_to_str@@Base+0x16bc>
   1c93c:	ldr	r3, [r7, #28]
   1c940:	tst	r3, #4
   1c944:	bne	1c958 <deg_to_str@@Base+0x184c>
   1c948:	cmp	r3, #0
   1c94c:	beq	1c960 <deg_to_str@@Base+0x1854>
   1c950:	tst	r3, #8
   1c954:	beq	1c7c8 <deg_to_str@@Base+0x16bc>
   1c958:	tst	r3, #32
   1c95c:	bne	1c7c8 <deg_to_str@@Base+0x16bc>
   1c960:	ldrd	r2, [r7, #32]
   1c964:	cmp	r3, #-2147483648	; 0x80000000
   1c968:	cmpeq	r2, #0
   1c96c:	beq	1c7c8 <deg_to_str@@Base+0x16bc>
   1c970:	movw	r1, #44208	; 0xacb0
   1c974:	movt	r1, #3
   1c978:	ldrd	r0, [r1, lr]
   1c97c:	cmp	r3, r1
   1c980:	cmpeq	r2, r0
   1c984:	beq	1c7c8 <deg_to_str@@Base+0x16bc>
   1c988:	movw	r1, #44188	; 0xac9c
   1c98c:	movt	r1, #3
   1c990:	movw	r0, #44200	; 0xaca8
   1c994:	movt	r0, #3
   1c998:	ldr	r1, [lr, r1]
   1c99c:	movw	ip, #43480	; 0xa9d8
   1c9a0:	movt	ip, #3
   1c9a4:	cmp	r1, #0
   1c9a8:	movweq	r1, #44200	; 0xaca8
   1c9ac:	movteq	r1, #3
   1c9b0:	strdeq	r2, [lr, r1]
   1c9b4:	movw	r1, #44208	; 0xacb0
   1c9b8:	ldrd	r4, [lr, r0]
   1c9bc:	movt	r1, #3
   1c9c0:	mov	r0, r2
   1c9c4:	strd	r2, [lr, r1]
   1c9c8:	mov	r1, r3
   1c9cc:	mov	r2, #1000	; 0x3e8
   1c9d0:	subs	r0, r0, r4
   1c9d4:	sbc	r1, r1, r5
   1c9d8:	mov	r3, #0
   1c9dc:	ldr	r5, [r6, ip]
   1c9e0:	strd	r0, [sp, #16]
   1c9e4:	bl	1d004 <deg_to_str@@Base+0x1ef8>
   1c9e8:	mov	r2, #1000	; 0x3e8
   1c9ec:	mov	r3, #0
   1c9f0:	ldr	r4, [pc, #224]	; 1cad8 <deg_to_str@@Base+0x19cc>
   1c9f4:	add	r4, pc, r4
   1c9f8:	strd	r0, [sp]
   1c9fc:	ldrd	r0, [sp, #16]
   1ca00:	bl	1d004 <deg_to_str@@Base+0x1ef8>
   1ca04:	mov	r1, #1
   1ca08:	mov	r0, r5
   1ca0c:	strd	r2, [sp, #8]
   1ca10:	mov	r2, r4
   1ca14:	bl	12b94 <__fprintf_chk@plt>
   1ca18:	ldr	r2, [r6, #4]
   1ca1c:	movw	r3, #44188	; 0xac9c
   1ca20:	movt	r3, #3
   1ca24:	ldr	r1, [r2, r3]
   1ca28:	add	r1, r1, #1
   1ca2c:	str	r1, [r2, r3]
   1ca30:	b	1c7c8 <deg_to_str@@Base+0x16bc>
   1ca34:	movw	r4, #43468	; 0xa9cc
   1ca38:	movt	r4, #3
   1ca3c:	ldr	r0, [r7, #12]
   1ca40:	mov	r1, #1
   1ca44:	ldr	r3, [r6, r4]
   1ca48:	ldr	r2, [r7, #20]
   1ca4c:	bl	12a08 <fwrite@plt>
   1ca50:	movw	r3, #43476	; 0xa9d4
   1ca54:	movt	r3, #3
   1ca58:	ldr	r3, [r6, r3]
   1ca5c:	cmp	r3, #0
   1ca60:	mov	sl, r0
   1ca64:	beq	1c7c8 <deg_to_str@@Base+0x16bc>
   1ca68:	ldr	r0, [r6, r4]
   1ca6c:	bl	128d0 <fflush@plt>
   1ca70:	b	1c7c8 <deg_to_str@@Base+0x16bc>
   1ca74:	ldr	r0, [r6]
   1ca78:	bl	128d0 <fflush@plt>
   1ca7c:	b	1c924 <deg_to_str@@Base+0x1818>
   1ca80:	andeq	r6, r1, ip, asr #8
   1ca84:	andeq	r5, r1, r4, lsl #27
   1ca88:	andeq	r0, r0, ip, lsl #3
   1ca8c:	andeq	r3, r0, r8, asr #21
   1ca90:	andeq	r6, r1, ip, ror #6
   1ca94:	andeq	r3, r0, r0, lsr sl
   1ca98:	ldrdeq	r3, [r0], -r8
   1ca9c:	andeq	r3, r0, r0, lsl #5
   1caa0:	andeq	r1, r0, ip, ror #17
   1caa4:	ldrdeq	r6, [r1], -r4
   1caa8:	andeq	r6, r1, r4, lsr #5
   1caac:	andeq	r3, r0, ip, ror #17
   1cab0:	andeq	r3, r0, r8, lsr #17
   1cab4:	andeq	r3, r0, r8, asr #16
   1cab8:	andeq	r6, r1, r0, lsl r0
   1cabc:	andeq	r3, r0, r8, lsr r6
   1cac0:	andeq	r5, r1, r0, asr #28
   1cac4:	andeq	r5, r1, r4, lsl lr
   1cac8:	strdeq	r3, [r0], -ip
   1cacc:			; <UNDEFINED> instruction: 0x00002cb8
   1cad0:	andeq	r2, r0, r0, ror #26
   1cad4:	andeq	r1, r0, ip, asr #7
   1cad8:	andeq	r3, r0, r4, lsr r4
   1cadc:	cmp	r1, #0
   1cae0:	push	{r4, lr}
   1cae4:	mov	r4, r0
   1cae8:	beq	1cafc <deg_to_str@@Base+0x19f0>
   1caec:	ldr	r3, [r0]
   1caf0:	ldr	r3, [r3, #32]
   1caf4:	ldr	r0, [r3]
   1caf8:	bl	128f4 <mmal_port_pool_destroy@plt>
   1cafc:	ldr	r0, [r4]
   1cb00:	cmp	r0, #0
   1cb04:	popeq	{r4, pc}
   1cb08:	bl	1299c <mmal_component_destroy@plt>
   1cb0c:	mov	r3, #0
   1cb10:	str	r3, [r4]
   1cb14:	pop	{r4, pc}
   1cb18:	ldr	r3, [pc, #144]	; 1cbb0 <deg_to_str@@Base+0x1aa4>
   1cb1c:	ldr	r2, [pc, #144]	; 1cbb4 <deg_to_str@@Base+0x1aa8>
   1cb20:	add	r3, pc, r3
   1cb24:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cb28:	subs	r9, r1, #0
   1cb2c:	ldr	sl, [r3, r2]
   1cb30:	sub	sp, sp, #16
   1cb34:	mov	r6, r0
   1cb38:	ldr	r3, [sl]
   1cb3c:	str	r3, [sp, #12]
   1cb40:	ble	1cb90 <deg_to_str@@Base+0x1a84>
   1cb44:	mov	r4, #0
   1cb48:	mov	r5, #57600	; 0xe100
   1cb4c:	add	r8, sp, #4
   1cb50:	movt	r5, #1525	; 0x5f5
   1cb54:	mov	r7, r4
   1cb58:	b	1cb68 <deg_to_str@@Base+0x1a5c>
   1cb5c:	add	r4, r4, #100	; 0x64
   1cb60:	cmp	r4, r9
   1cb64:	bge	1cb90 <deg_to_str@@Base+0x1a84>
   1cb68:	mov	r0, r8
   1cb6c:	mov	r1, #0
   1cb70:	str	r7, [sp, #4]
   1cb74:	str	r5, [sp, #8]
   1cb78:	bl	12930 <nanosleep@plt>
   1cb7c:	ldr	r3, [r6]
   1cb80:	cmp	r3, #0
   1cb84:	beq	1cb5c <deg_to_str@@Base+0x1a50>
   1cb88:	mov	r0, #1
   1cb8c:	b	1cb94 <deg_to_str@@Base+0x1a88>
   1cb90:	mov	r0, #0
   1cb94:	ldr	r2, [sp, #12]
   1cb98:	ldr	r3, [sl]
   1cb9c:	cmp	r2, r3
   1cba0:	bne	1cbac <deg_to_str@@Base+0x1aa0>
   1cba4:	add	sp, sp, #16
   1cba8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cbac:	bl	129a8 <__stack_chk_fail@plt>
   1cbb0:	ldrdeq	r5, [r1], -r8
   1cbb4:	muleq	r0, r0, r1
   1cbb8:	subs	r2, r1, #1
   1cbbc:	bxeq	lr
   1cbc0:	bcc	1cd98 <deg_to_str@@Base+0x1c8c>
   1cbc4:	cmp	r0, r1
   1cbc8:	bls	1cd7c <deg_to_str@@Base+0x1c70>
   1cbcc:	tst	r1, r2
   1cbd0:	beq	1cd88 <deg_to_str@@Base+0x1c7c>
   1cbd4:	clz	r3, r0
   1cbd8:	clz	r2, r1
   1cbdc:	sub	r3, r2, r3
   1cbe0:	rsbs	r3, r3, #31
   1cbe4:	addne	r3, r3, r3, lsl #1
   1cbe8:	mov	r2, #0
   1cbec:	addne	pc, pc, r3, lsl #2
   1cbf0:	nop	{0}
   1cbf4:	cmp	r0, r1, lsl #31
   1cbf8:	adc	r2, r2, r2
   1cbfc:	subcs	r0, r0, r1, lsl #31
   1cc00:	cmp	r0, r1, lsl #30
   1cc04:	adc	r2, r2, r2
   1cc08:	subcs	r0, r0, r1, lsl #30
   1cc0c:	cmp	r0, r1, lsl #29
   1cc10:	adc	r2, r2, r2
   1cc14:	subcs	r0, r0, r1, lsl #29
   1cc18:	cmp	r0, r1, lsl #28
   1cc1c:	adc	r2, r2, r2
   1cc20:	subcs	r0, r0, r1, lsl #28
   1cc24:	cmp	r0, r1, lsl #27
   1cc28:	adc	r2, r2, r2
   1cc2c:	subcs	r0, r0, r1, lsl #27
   1cc30:	cmp	r0, r1, lsl #26
   1cc34:	adc	r2, r2, r2
   1cc38:	subcs	r0, r0, r1, lsl #26
   1cc3c:	cmp	r0, r1, lsl #25
   1cc40:	adc	r2, r2, r2
   1cc44:	subcs	r0, r0, r1, lsl #25
   1cc48:	cmp	r0, r1, lsl #24
   1cc4c:	adc	r2, r2, r2
   1cc50:	subcs	r0, r0, r1, lsl #24
   1cc54:	cmp	r0, r1, lsl #23
   1cc58:	adc	r2, r2, r2
   1cc5c:	subcs	r0, r0, r1, lsl #23
   1cc60:	cmp	r0, r1, lsl #22
   1cc64:	adc	r2, r2, r2
   1cc68:	subcs	r0, r0, r1, lsl #22
   1cc6c:	cmp	r0, r1, lsl #21
   1cc70:	adc	r2, r2, r2
   1cc74:	subcs	r0, r0, r1, lsl #21
   1cc78:	cmp	r0, r1, lsl #20
   1cc7c:	adc	r2, r2, r2
   1cc80:	subcs	r0, r0, r1, lsl #20
   1cc84:	cmp	r0, r1, lsl #19
   1cc88:	adc	r2, r2, r2
   1cc8c:	subcs	r0, r0, r1, lsl #19
   1cc90:	cmp	r0, r1, lsl #18
   1cc94:	adc	r2, r2, r2
   1cc98:	subcs	r0, r0, r1, lsl #18
   1cc9c:	cmp	r0, r1, lsl #17
   1cca0:	adc	r2, r2, r2
   1cca4:	subcs	r0, r0, r1, lsl #17
   1cca8:	cmp	r0, r1, lsl #16
   1ccac:	adc	r2, r2, r2
   1ccb0:	subcs	r0, r0, r1, lsl #16
   1ccb4:	cmp	r0, r1, lsl #15
   1ccb8:	adc	r2, r2, r2
   1ccbc:	subcs	r0, r0, r1, lsl #15
   1ccc0:	cmp	r0, r1, lsl #14
   1ccc4:	adc	r2, r2, r2
   1ccc8:	subcs	r0, r0, r1, lsl #14
   1cccc:	cmp	r0, r1, lsl #13
   1ccd0:	adc	r2, r2, r2
   1ccd4:	subcs	r0, r0, r1, lsl #13
   1ccd8:	cmp	r0, r1, lsl #12
   1ccdc:	adc	r2, r2, r2
   1cce0:	subcs	r0, r0, r1, lsl #12
   1cce4:	cmp	r0, r1, lsl #11
   1cce8:	adc	r2, r2, r2
   1ccec:	subcs	r0, r0, r1, lsl #11
   1ccf0:	cmp	r0, r1, lsl #10
   1ccf4:	adc	r2, r2, r2
   1ccf8:	subcs	r0, r0, r1, lsl #10
   1ccfc:	cmp	r0, r1, lsl #9
   1cd00:	adc	r2, r2, r2
   1cd04:	subcs	r0, r0, r1, lsl #9
   1cd08:	cmp	r0, r1, lsl #8
   1cd0c:	adc	r2, r2, r2
   1cd10:	subcs	r0, r0, r1, lsl #8
   1cd14:	cmp	r0, r1, lsl #7
   1cd18:	adc	r2, r2, r2
   1cd1c:	subcs	r0, r0, r1, lsl #7
   1cd20:	cmp	r0, r1, lsl #6
   1cd24:	adc	r2, r2, r2
   1cd28:	subcs	r0, r0, r1, lsl #6
   1cd2c:	cmp	r0, r1, lsl #5
   1cd30:	adc	r2, r2, r2
   1cd34:	subcs	r0, r0, r1, lsl #5
   1cd38:	cmp	r0, r1, lsl #4
   1cd3c:	adc	r2, r2, r2
   1cd40:	subcs	r0, r0, r1, lsl #4
   1cd44:	cmp	r0, r1, lsl #3
   1cd48:	adc	r2, r2, r2
   1cd4c:	subcs	r0, r0, r1, lsl #3
   1cd50:	cmp	r0, r1, lsl #2
   1cd54:	adc	r2, r2, r2
   1cd58:	subcs	r0, r0, r1, lsl #2
   1cd5c:	cmp	r0, r1, lsl #1
   1cd60:	adc	r2, r2, r2
   1cd64:	subcs	r0, r0, r1, lsl #1
   1cd68:	cmp	r0, r1
   1cd6c:	adc	r2, r2, r2
   1cd70:	subcs	r0, r0, r1
   1cd74:	mov	r0, r2
   1cd78:	bx	lr
   1cd7c:	moveq	r0, #1
   1cd80:	movne	r0, #0
   1cd84:	bx	lr
   1cd88:	clz	r2, r1
   1cd8c:	rsb	r2, r2, #31
   1cd90:	lsr	r0, r0, r2
   1cd94:	bx	lr
   1cd98:	cmp	r0, #0
   1cd9c:	mvnne	r0, #0
   1cda0:	b	1d088 <deg_to_str@@Base+0x1f7c>
   1cda4:	cmp	r1, #0
   1cda8:	beq	1cd98 <deg_to_str@@Base+0x1c8c>
   1cdac:	push	{r0, r1, lr}
   1cdb0:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1cdb4:	pop	{r1, r2, lr}
   1cdb8:	mul	r3, r2, r0
   1cdbc:	sub	r1, r1, r3
   1cdc0:	bx	lr
   1cdc4:	cmp	r1, #0
   1cdc8:	beq	1cfd4 <deg_to_str@@Base+0x1ec8>
   1cdcc:	eor	ip, r0, r1
   1cdd0:	rsbmi	r1, r1, #0
   1cdd4:	subs	r2, r1, #1
   1cdd8:	beq	1cfa0 <deg_to_str@@Base+0x1e94>
   1cddc:	movs	r3, r0
   1cde0:	rsbmi	r3, r0, #0
   1cde4:	cmp	r3, r1
   1cde8:	bls	1cfac <deg_to_str@@Base+0x1ea0>
   1cdec:	tst	r1, r2
   1cdf0:	beq	1cfbc <deg_to_str@@Base+0x1eb0>
   1cdf4:	clz	r2, r3
   1cdf8:	clz	r0, r1
   1cdfc:	sub	r2, r0, r2
   1ce00:	rsbs	r2, r2, #31
   1ce04:	addne	r2, r2, r2, lsl #1
   1ce08:	mov	r0, #0
   1ce0c:	addne	pc, pc, r2, lsl #2
   1ce10:	nop	{0}
   1ce14:	cmp	r3, r1, lsl #31
   1ce18:	adc	r0, r0, r0
   1ce1c:	subcs	r3, r3, r1, lsl #31
   1ce20:	cmp	r3, r1, lsl #30
   1ce24:	adc	r0, r0, r0
   1ce28:	subcs	r3, r3, r1, lsl #30
   1ce2c:	cmp	r3, r1, lsl #29
   1ce30:	adc	r0, r0, r0
   1ce34:	subcs	r3, r3, r1, lsl #29
   1ce38:	cmp	r3, r1, lsl #28
   1ce3c:	adc	r0, r0, r0
   1ce40:	subcs	r3, r3, r1, lsl #28
   1ce44:	cmp	r3, r1, lsl #27
   1ce48:	adc	r0, r0, r0
   1ce4c:	subcs	r3, r3, r1, lsl #27
   1ce50:	cmp	r3, r1, lsl #26
   1ce54:	adc	r0, r0, r0
   1ce58:	subcs	r3, r3, r1, lsl #26
   1ce5c:	cmp	r3, r1, lsl #25
   1ce60:	adc	r0, r0, r0
   1ce64:	subcs	r3, r3, r1, lsl #25
   1ce68:	cmp	r3, r1, lsl #24
   1ce6c:	adc	r0, r0, r0
   1ce70:	subcs	r3, r3, r1, lsl #24
   1ce74:	cmp	r3, r1, lsl #23
   1ce78:	adc	r0, r0, r0
   1ce7c:	subcs	r3, r3, r1, lsl #23
   1ce80:	cmp	r3, r1, lsl #22
   1ce84:	adc	r0, r0, r0
   1ce88:	subcs	r3, r3, r1, lsl #22
   1ce8c:	cmp	r3, r1, lsl #21
   1ce90:	adc	r0, r0, r0
   1ce94:	subcs	r3, r3, r1, lsl #21
   1ce98:	cmp	r3, r1, lsl #20
   1ce9c:	adc	r0, r0, r0
   1cea0:	subcs	r3, r3, r1, lsl #20
   1cea4:	cmp	r3, r1, lsl #19
   1cea8:	adc	r0, r0, r0
   1ceac:	subcs	r3, r3, r1, lsl #19
   1ceb0:	cmp	r3, r1, lsl #18
   1ceb4:	adc	r0, r0, r0
   1ceb8:	subcs	r3, r3, r1, lsl #18
   1cebc:	cmp	r3, r1, lsl #17
   1cec0:	adc	r0, r0, r0
   1cec4:	subcs	r3, r3, r1, lsl #17
   1cec8:	cmp	r3, r1, lsl #16
   1cecc:	adc	r0, r0, r0
   1ced0:	subcs	r3, r3, r1, lsl #16
   1ced4:	cmp	r3, r1, lsl #15
   1ced8:	adc	r0, r0, r0
   1cedc:	subcs	r3, r3, r1, lsl #15
   1cee0:	cmp	r3, r1, lsl #14
   1cee4:	adc	r0, r0, r0
   1cee8:	subcs	r3, r3, r1, lsl #14
   1ceec:	cmp	r3, r1, lsl #13
   1cef0:	adc	r0, r0, r0
   1cef4:	subcs	r3, r3, r1, lsl #13
   1cef8:	cmp	r3, r1, lsl #12
   1cefc:	adc	r0, r0, r0
   1cf00:	subcs	r3, r3, r1, lsl #12
   1cf04:	cmp	r3, r1, lsl #11
   1cf08:	adc	r0, r0, r0
   1cf0c:	subcs	r3, r3, r1, lsl #11
   1cf10:	cmp	r3, r1, lsl #10
   1cf14:	adc	r0, r0, r0
   1cf18:	subcs	r3, r3, r1, lsl #10
   1cf1c:	cmp	r3, r1, lsl #9
   1cf20:	adc	r0, r0, r0
   1cf24:	subcs	r3, r3, r1, lsl #9
   1cf28:	cmp	r3, r1, lsl #8
   1cf2c:	adc	r0, r0, r0
   1cf30:	subcs	r3, r3, r1, lsl #8
   1cf34:	cmp	r3, r1, lsl #7
   1cf38:	adc	r0, r0, r0
   1cf3c:	subcs	r3, r3, r1, lsl #7
   1cf40:	cmp	r3, r1, lsl #6
   1cf44:	adc	r0, r0, r0
   1cf48:	subcs	r3, r3, r1, lsl #6
   1cf4c:	cmp	r3, r1, lsl #5
   1cf50:	adc	r0, r0, r0
   1cf54:	subcs	r3, r3, r1, lsl #5
   1cf58:	cmp	r3, r1, lsl #4
   1cf5c:	adc	r0, r0, r0
   1cf60:	subcs	r3, r3, r1, lsl #4
   1cf64:	cmp	r3, r1, lsl #3
   1cf68:	adc	r0, r0, r0
   1cf6c:	subcs	r3, r3, r1, lsl #3
   1cf70:	cmp	r3, r1, lsl #2
   1cf74:	adc	r0, r0, r0
   1cf78:	subcs	r3, r3, r1, lsl #2
   1cf7c:	cmp	r3, r1, lsl #1
   1cf80:	adc	r0, r0, r0
   1cf84:	subcs	r3, r3, r1, lsl #1
   1cf88:	cmp	r3, r1
   1cf8c:	adc	r0, r0, r0
   1cf90:	subcs	r3, r3, r1
   1cf94:	cmp	ip, #0
   1cf98:	rsbmi	r0, r0, #0
   1cf9c:	bx	lr
   1cfa0:	teq	ip, r0
   1cfa4:	rsbmi	r0, r0, #0
   1cfa8:	bx	lr
   1cfac:	movcc	r0, #0
   1cfb0:	asreq	r0, ip, #31
   1cfb4:	orreq	r0, r0, #1
   1cfb8:	bx	lr
   1cfbc:	clz	r2, r1
   1cfc0:	rsb	r2, r2, #31
   1cfc4:	cmp	ip, #0
   1cfc8:	lsr	r0, r3, r2
   1cfcc:	rsbmi	r0, r0, #0
   1cfd0:	bx	lr
   1cfd4:	cmp	r0, #0
   1cfd8:	mvngt	r0, #-2147483648	; 0x80000000
   1cfdc:	movlt	r0, #-2147483648	; 0x80000000
   1cfe0:	b	1d088 <deg_to_str@@Base+0x1f7c>
   1cfe4:	cmp	r1, #0
   1cfe8:	beq	1cfd4 <deg_to_str@@Base+0x1ec8>
   1cfec:	push	{r0, r1, lr}
   1cff0:	bl	1cdcc <deg_to_str@@Base+0x1cc0>
   1cff4:	pop	{r1, r2, lr}
   1cff8:	mul	r3, r2, r0
   1cffc:	sub	r1, r1, r3
   1d000:	bx	lr
   1d004:	cmp	r3, #0
   1d008:	cmpeq	r2, #0
   1d00c:	bne	1d030 <deg_to_str@@Base+0x1f24>
   1d010:	cmp	r1, #0
   1d014:	movlt	r1, #-2147483648	; 0x80000000
   1d018:	movlt	r0, #0
   1d01c:	blt	1d02c <deg_to_str@@Base+0x1f20>
   1d020:	cmpeq	r0, #0
   1d024:	mvnne	r1, #-2147483648	; 0x80000000
   1d028:	mvnne	r0, #0
   1d02c:	b	1d088 <deg_to_str@@Base+0x1f7c>
   1d030:	sub	sp, sp, #8
   1d034:	push	{sp, lr}
   1d038:	bl	1d098 <deg_to_str@@Base+0x1f8c>
   1d03c:	ldr	lr, [sp, #4]
   1d040:	add	sp, sp, #8
   1d044:	pop	{r2, r3}
   1d048:	bx	lr
   1d04c:	cmp	r3, #0
   1d050:	cmpeq	r2, #0
   1d054:	bne	1d06c <deg_to_str@@Base+0x1f60>
   1d058:	cmp	r1, #0
   1d05c:	cmpeq	r0, #0
   1d060:	mvnne	r1, #0
   1d064:	mvnne	r0, #0
   1d068:	b	1d088 <deg_to_str@@Base+0x1f7c>
   1d06c:	sub	sp, sp, #8
   1d070:	push	{sp, lr}
   1d074:	bl	1d0d4 <deg_to_str@@Base+0x1fc8>
   1d078:	ldr	lr, [sp, #4]
   1d07c:	add	sp, sp, #8
   1d080:	pop	{r2, r3}
   1d084:	bx	lr
   1d088:	push	{r1, lr}
   1d08c:	mov	r0, #8
   1d090:	bl	12864 <raise@plt>
   1d094:	pop	{r1, pc}
   1d098:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d09c:	mov	r8, r2
   1d0a0:	mov	r6, r0
   1d0a4:	mov	r7, r1
   1d0a8:	mov	sl, r3
   1d0ac:	ldr	r9, [sp, #32]
   1d0b0:	bl	1d110 <deg_to_str@@Base+0x2004>
   1d0b4:	umull	r4, r5, r8, r0
   1d0b8:	mul	r8, r8, r1
   1d0bc:	mla	r2, r0, sl, r8
   1d0c0:	add	r5, r2, r5
   1d0c4:	subs	r4, r6, r4
   1d0c8:	sbc	r5, r7, r5
   1d0cc:	strd	r4, [r9]
   1d0d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d0d4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1d0d8:	mov	r8, r2
   1d0dc:	mov	r6, r0
   1d0e0:	mov	r7, r1
   1d0e4:	mov	r5, r3
   1d0e8:	ldr	r9, [sp, #32]
   1d0ec:	bl	1d59c <deg_to_str@@Base+0x2490>
   1d0f0:	mul	r3, r0, r5
   1d0f4:	umull	r4, r5, r0, r8
   1d0f8:	mla	r8, r8, r1, r3
   1d0fc:	add	r5, r8, r5
   1d100:	subs	r4, r6, r4
   1d104:	sbc	r5, r7, r5
   1d108:	strd	r4, [r9]
   1d10c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1d110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d114:	rsbs	r4, r0, #0
   1d118:	rsc	r5, r1, #0
   1d11c:	cmp	r1, #0
   1d120:	mvn	r6, #0
   1d124:	sub	sp, sp, #12
   1d128:	movge	r4, r0
   1d12c:	movge	r5, r1
   1d130:	movge	r6, #0
   1d134:	cmp	r3, #0
   1d138:	blt	1d370 <deg_to_str@@Base+0x2264>
   1d13c:	cmp	r3, #0
   1d140:	mov	sl, r4
   1d144:	mov	ip, r5
   1d148:	mov	r0, r2
   1d14c:	mov	r1, r3
   1d150:	mov	r8, r2
   1d154:	mov	r7, r4
   1d158:	mov	r9, r5
   1d15c:	bne	1d254 <deg_to_str@@Base+0x2148>
   1d160:	cmp	r2, r5
   1d164:	bls	1d290 <deg_to_str@@Base+0x2184>
   1d168:	clz	r3, r2
   1d16c:	cmp	r3, #0
   1d170:	rsbne	r2, r3, #32
   1d174:	lslne	r8, r0, r3
   1d178:	lsrne	r2, r4, r2
   1d17c:	lslne	r7, r4, r3
   1d180:	orrne	r9, r2, r5, lsl r3
   1d184:	lsr	r4, r8, #16
   1d188:	uxth	sl, r8
   1d18c:	mov	r1, r4
   1d190:	mov	r0, r9
   1d194:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d198:	mov	r1, r4
   1d19c:	mov	fp, r0
   1d1a0:	mov	r0, r9
   1d1a4:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d1a8:	mul	r0, sl, fp
   1d1ac:	lsr	r2, r7, #16
   1d1b0:	orr	r1, r2, r1, lsl #16
   1d1b4:	cmp	r0, r1
   1d1b8:	bls	1d1dc <deg_to_str@@Base+0x20d0>
   1d1bc:	adds	r1, r1, r8
   1d1c0:	sub	r3, fp, #1
   1d1c4:	bcs	1d1d8 <deg_to_str@@Base+0x20cc>
   1d1c8:	cmp	r0, r1
   1d1cc:	subhi	fp, fp, #2
   1d1d0:	addhi	r1, r1, r8
   1d1d4:	bhi	1d1dc <deg_to_str@@Base+0x20d0>
   1d1d8:	mov	fp, r3
   1d1dc:	rsb	r9, r0, r1
   1d1e0:	mov	r1, r4
   1d1e4:	uxth	r7, r7
   1d1e8:	mov	r0, r9
   1d1ec:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d1f0:	mov	r1, r4
   1d1f4:	mov	r5, r0
   1d1f8:	mov	r0, r9
   1d1fc:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d200:	mul	sl, sl, r5
   1d204:	orr	r1, r7, r1, lsl #16
   1d208:	cmp	sl, r1
   1d20c:	bls	1d22c <deg_to_str@@Base+0x2120>
   1d210:	adds	r8, r1, r8
   1d214:	sub	r3, r5, #1
   1d218:	bcs	1d228 <deg_to_str@@Base+0x211c>
   1d21c:	cmp	sl, r8
   1d220:	subhi	r5, r5, #2
   1d224:	bhi	1d22c <deg_to_str@@Base+0x2120>
   1d228:	mov	r5, r3
   1d22c:	orr	r3, r5, fp, lsl #16
   1d230:	mov	r4, #0
   1d234:	cmp	r6, #0
   1d238:	mov	r0, r3
   1d23c:	mov	r1, r4
   1d240:	beq	1d24c <deg_to_str@@Base+0x2140>
   1d244:	rsbs	r0, r0, #0
   1d248:	rsc	r1, r1, #0
   1d24c:	add	sp, sp, #12
   1d250:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d254:	cmp	r3, r5
   1d258:	movhi	r4, #0
   1d25c:	movhi	r3, r4
   1d260:	bhi	1d234 <deg_to_str@@Base+0x2128>
   1d264:	clz	r5, r1
   1d268:	cmp	r5, #0
   1d26c:	bne	1d45c <deg_to_str@@Base+0x2350>
   1d270:	cmp	r1, ip
   1d274:	cmpcs	r2, sl
   1d278:	movhi	r4, #0
   1d27c:	movls	r4, #1
   1d280:	movls	r3, #1
   1d284:	movls	r4, r5
   1d288:	movhi	r3, r4
   1d28c:	b	1d234 <deg_to_str@@Base+0x2128>
   1d290:	cmp	r2, #0
   1d294:	bne	1d2a8 <deg_to_str@@Base+0x219c>
   1d298:	mov	r1, r2
   1d29c:	mov	r0, #1
   1d2a0:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d2a4:	mov	r8, r0
   1d2a8:	clz	r3, r8
   1d2ac:	cmp	r3, #0
   1d2b0:	bne	1d380 <deg_to_str@@Base+0x2274>
   1d2b4:	rsb	r9, r8, r9
   1d2b8:	lsr	r5, r8, #16
   1d2bc:	uxth	sl, r8
   1d2c0:	mov	r4, #1
   1d2c4:	mov	r1, r5
   1d2c8:	mov	r0, r9
   1d2cc:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d2d0:	mov	r1, r5
   1d2d4:	mov	fp, r0
   1d2d8:	mov	r0, r9
   1d2dc:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d2e0:	mul	r0, sl, fp
   1d2e4:	lsr	r2, r7, #16
   1d2e8:	orr	r1, r2, r1, lsl #16
   1d2ec:	cmp	r0, r1
   1d2f0:	bls	1d310 <deg_to_str@@Base+0x2204>
   1d2f4:	adds	r1, r1, r8
   1d2f8:	sub	r3, fp, #1
   1d2fc:	bcs	1d57c <deg_to_str@@Base+0x2470>
   1d300:	cmp	r0, r1
   1d304:	subhi	fp, fp, #2
   1d308:	addhi	r1, r1, r8
   1d30c:	bls	1d57c <deg_to_str@@Base+0x2470>
   1d310:	rsb	r2, r0, r1
   1d314:	mov	r1, r5
   1d318:	str	r2, [sp]
   1d31c:	uxth	r7, r7
   1d320:	mov	r0, r2
   1d324:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d328:	ldr	r2, [sp]
   1d32c:	mov	r1, r5
   1d330:	mov	r9, r0
   1d334:	mov	r0, r2
   1d338:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d33c:	mul	sl, sl, r9
   1d340:	orr	r1, r7, r1, lsl #16
   1d344:	cmp	sl, r1
   1d348:	bls	1d368 <deg_to_str@@Base+0x225c>
   1d34c:	adds	r8, r1, r8
   1d350:	sub	r3, r9, #1
   1d354:	bcs	1d364 <deg_to_str@@Base+0x2258>
   1d358:	cmp	sl, r8
   1d35c:	subhi	r9, r9, #2
   1d360:	bhi	1d368 <deg_to_str@@Base+0x225c>
   1d364:	mov	r9, r3
   1d368:	orr	r3, r9, fp, lsl #16
   1d36c:	b	1d234 <deg_to_str@@Base+0x2128>
   1d370:	mvn	r6, r6
   1d374:	rsbs	r2, r2, #0
   1d378:	rsc	r3, r3, #0
   1d37c:	b	1d13c <deg_to_str@@Base+0x2030>
   1d380:	lsl	r8, r8, r3
   1d384:	rsb	fp, r3, #32
   1d388:	lsr	r4, r9, fp
   1d38c:	lsr	fp, r7, fp
   1d390:	lsr	r5, r8, #16
   1d394:	orr	fp, fp, r9, lsl r3
   1d398:	mov	r0, r4
   1d39c:	lsl	r7, r7, r3
   1d3a0:	mov	r1, r5
   1d3a4:	uxth	sl, r8
   1d3a8:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d3ac:	mov	r1, r5
   1d3b0:	mov	r3, r0
   1d3b4:	mov	r0, r4
   1d3b8:	str	r3, [sp]
   1d3bc:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d3c0:	ldr	r3, [sp]
   1d3c4:	lsr	r2, fp, #16
   1d3c8:	mul	r0, sl, r3
   1d3cc:	orr	r1, r2, r1, lsl #16
   1d3d0:	cmp	r0, r1
   1d3d4:	bls	1d3f4 <deg_to_str@@Base+0x22e8>
   1d3d8:	adds	r1, r1, r8
   1d3dc:	sub	r2, r3, #1
   1d3e0:	bcs	1d594 <deg_to_str@@Base+0x2488>
   1d3e4:	cmp	r0, r1
   1d3e8:	subhi	r3, r3, #2
   1d3ec:	addhi	r1, r1, r8
   1d3f0:	bls	1d594 <deg_to_str@@Base+0x2488>
   1d3f4:	rsb	r9, r0, r1
   1d3f8:	mov	r1, r5
   1d3fc:	str	r3, [sp]
   1d400:	uxth	fp, fp
   1d404:	mov	r0, r9
   1d408:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d40c:	mov	r1, r5
   1d410:	mov	r4, r0
   1d414:	mov	r0, r9
   1d418:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d41c:	mul	r9, sl, r4
   1d420:	ldr	r3, [sp]
   1d424:	orr	r1, fp, r1, lsl #16
   1d428:	cmp	r9, r1
   1d42c:	bls	1d450 <deg_to_str@@Base+0x2344>
   1d430:	adds	r1, r1, r8
   1d434:	sub	r2, r4, #1
   1d438:	bcs	1d44c <deg_to_str@@Base+0x2340>
   1d43c:	cmp	r9, r1
   1d440:	subhi	r4, r4, #2
   1d444:	addhi	r1, r1, r8
   1d448:	bhi	1d450 <deg_to_str@@Base+0x2344>
   1d44c:	mov	r4, r2
   1d450:	rsb	r9, r9, r1
   1d454:	orr	r4, r4, r3, lsl #16
   1d458:	b	1d2c4 <deg_to_str@@Base+0x21b8>
   1d45c:	rsb	sl, r5, #32
   1d460:	lsl	r3, r2, r5
   1d464:	lsr	r0, r2, sl
   1d468:	lsr	r2, ip, sl
   1d46c:	orr	r4, r0, r1, lsl r5
   1d470:	lsr	sl, r7, sl
   1d474:	mov	r0, r2
   1d478:	orr	sl, sl, ip, lsl r5
   1d47c:	lsr	r9, r4, #16
   1d480:	str	r3, [sp, #4]
   1d484:	str	r2, [sp]
   1d488:	uxth	fp, r4
   1d48c:	mov	r1, r9
   1d490:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d494:	ldr	r2, [sp]
   1d498:	mov	r1, r9
   1d49c:	mov	r8, r0
   1d4a0:	mov	r0, r2
   1d4a4:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d4a8:	mul	r0, fp, r8
   1d4ac:	lsr	r2, sl, #16
   1d4b0:	orr	r1, r2, r1, lsl #16
   1d4b4:	cmp	r0, r1
   1d4b8:	bls	1d4d8 <deg_to_str@@Base+0x23cc>
   1d4bc:	adds	r1, r1, r4
   1d4c0:	sub	r2, r8, #1
   1d4c4:	bcs	1d58c <deg_to_str@@Base+0x2480>
   1d4c8:	cmp	r0, r1
   1d4cc:	subhi	r8, r8, #2
   1d4d0:	addhi	r1, r1, r4
   1d4d4:	bls	1d58c <deg_to_str@@Base+0x2480>
   1d4d8:	rsb	ip, r0, r1
   1d4dc:	mov	r1, r9
   1d4e0:	str	ip, [sp]
   1d4e4:	mov	r0, ip
   1d4e8:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d4ec:	ldr	ip, [sp]
   1d4f0:	mov	r1, r9
   1d4f4:	mov	r2, r0
   1d4f8:	mov	r0, ip
   1d4fc:	str	r2, [sp]
   1d500:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d504:	ldr	r2, [sp]
   1d508:	uxth	ip, sl
   1d50c:	mul	fp, fp, r2
   1d510:	orr	ip, ip, r1, lsl #16
   1d514:	cmp	fp, ip
   1d518:	bls	1d538 <deg_to_str@@Base+0x242c>
   1d51c:	adds	ip, ip, r4
   1d520:	sub	r1, r2, #1
   1d524:	bcs	1d584 <deg_to_str@@Base+0x2478>
   1d528:	cmp	fp, ip
   1d52c:	subhi	r2, r2, #2
   1d530:	addhi	ip, ip, r4
   1d534:	bls	1d584 <deg_to_str@@Base+0x2478>
   1d538:	ldr	r0, [sp, #4]
   1d53c:	orr	r1, r2, r8, lsl #16
   1d540:	rsb	fp, fp, ip
   1d544:	umull	r2, r3, r1, r0
   1d548:	cmp	fp, r3
   1d54c:	bcc	1d570 <deg_to_str@@Base+0x2464>
   1d550:	movne	r4, #0
   1d554:	moveq	r4, #1
   1d558:	cmp	r2, r7, lsl r5
   1d55c:	movls	r4, #0
   1d560:	andhi	r4, r4, #1
   1d564:	cmp	r4, #0
   1d568:	moveq	r3, r1
   1d56c:	beq	1d234 <deg_to_str@@Base+0x2128>
   1d570:	sub	r3, r1, #1
   1d574:	mov	r4, #0
   1d578:	b	1d234 <deg_to_str@@Base+0x2128>
   1d57c:	mov	fp, r3
   1d580:	b	1d310 <deg_to_str@@Base+0x2204>
   1d584:	mov	r2, r1
   1d588:	b	1d538 <deg_to_str@@Base+0x242c>
   1d58c:	mov	r8, r2
   1d590:	b	1d4d8 <deg_to_str@@Base+0x23cc>
   1d594:	mov	r3, r2
   1d598:	b	1d3f4 <deg_to_str@@Base+0x22e8>
   1d59c:	cmp	r3, #0
   1d5a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d5a4:	mov	r6, r0
   1d5a8:	sub	sp, sp, #12
   1d5ac:	mov	r5, r1
   1d5b0:	mov	r7, r0
   1d5b4:	mov	r4, r2
   1d5b8:	mov	r8, r1
   1d5bc:	bne	1d69c <deg_to_str@@Base+0x2590>
   1d5c0:	cmp	r2, r1
   1d5c4:	bls	1d6d8 <deg_to_str@@Base+0x25cc>
   1d5c8:	clz	r3, r2
   1d5cc:	cmp	r3, #0
   1d5d0:	rsbne	r8, r3, #32
   1d5d4:	lslne	r4, r2, r3
   1d5d8:	lsrne	r8, r0, r8
   1d5dc:	lslne	r7, r0, r3
   1d5e0:	orrne	r8, r8, r1, lsl r3
   1d5e4:	lsr	r5, r4, #16
   1d5e8:	uxth	sl, r4
   1d5ec:	mov	r1, r5
   1d5f0:	mov	r0, r8
   1d5f4:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d5f8:	mov	r1, r5
   1d5fc:	mov	r9, r0
   1d600:	mov	r0, r8
   1d604:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d608:	mul	r0, sl, r9
   1d60c:	lsr	r3, r7, #16
   1d610:	orr	r1, r3, r1, lsl #16
   1d614:	cmp	r0, r1
   1d618:	bls	1d63c <deg_to_str@@Base+0x2530>
   1d61c:	adds	r1, r1, r4
   1d620:	sub	r2, r9, #1
   1d624:	bcs	1d638 <deg_to_str@@Base+0x252c>
   1d628:	cmp	r0, r1
   1d62c:	subhi	r9, r9, #2
   1d630:	addhi	r1, r1, r4
   1d634:	bhi	1d63c <deg_to_str@@Base+0x2530>
   1d638:	mov	r9, r2
   1d63c:	rsb	r8, r0, r1
   1d640:	mov	r1, r5
   1d644:	uxth	r7, r7
   1d648:	mov	r0, r8
   1d64c:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d650:	mov	r1, r5
   1d654:	mov	r6, r0
   1d658:	mov	r0, r8
   1d65c:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d660:	mul	sl, sl, r6
   1d664:	orr	r1, r7, r1, lsl #16
   1d668:	cmp	sl, r1
   1d66c:	bls	1d688 <deg_to_str@@Base+0x257c>
   1d670:	adds	r4, r1, r4
   1d674:	sub	r3, r6, #1
   1d678:	bcs	1d984 <deg_to_str@@Base+0x2878>
   1d67c:	cmp	sl, r4
   1d680:	subhi	r6, r6, #2
   1d684:	bls	1d984 <deg_to_str@@Base+0x2878>
   1d688:	orr	r0, r6, r9, lsl #16
   1d68c:	mov	r6, #0
   1d690:	mov	r1, r6
   1d694:	add	sp, sp, #12
   1d698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d69c:	cmp	r3, r1
   1d6a0:	movhi	r6, #0
   1d6a4:	movhi	r0, r6
   1d6a8:	bhi	1d690 <deg_to_str@@Base+0x2584>
   1d6ac:	clz	r7, r3
   1d6b0:	cmp	r7, #0
   1d6b4:	bne	1d7b4 <deg_to_str@@Base+0x26a8>
   1d6b8:	cmp	r3, r1
   1d6bc:	cmpcs	r2, r6
   1d6c0:	movhi	r6, #0
   1d6c4:	movls	r6, #1
   1d6c8:	movls	r0, #1
   1d6cc:	movls	r6, r7
   1d6d0:	movhi	r0, r6
   1d6d4:	b	1d690 <deg_to_str@@Base+0x2584>
   1d6d8:	cmp	r2, #0
   1d6dc:	bne	1d6f0 <deg_to_str@@Base+0x25e4>
   1d6e0:	mov	r1, r2
   1d6e4:	mov	r0, #1
   1d6e8:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d6ec:	mov	r4, r0
   1d6f0:	clz	r3, r4
   1d6f4:	cmp	r3, #0
   1d6f8:	bne	1d8b0 <deg_to_str@@Base+0x27a4>
   1d6fc:	rsb	r5, r4, r5
   1d700:	lsr	r8, r4, #16
   1d704:	uxth	sl, r4
   1d708:	mov	r6, #1
   1d70c:	mov	r1, r8
   1d710:	mov	r0, r5
   1d714:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d718:	mov	r1, r8
   1d71c:	mov	r9, r0
   1d720:	mov	r0, r5
   1d724:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d728:	mul	r0, sl, r9
   1d72c:	lsr	r3, r7, #16
   1d730:	orr	r1, r3, r1, lsl #16
   1d734:	cmp	r0, r1
   1d738:	bls	1d758 <deg_to_str@@Base+0x264c>
   1d73c:	adds	r1, r1, r4
   1d740:	sub	r2, r9, #1
   1d744:	bcs	1d98c <deg_to_str@@Base+0x2880>
   1d748:	cmp	r0, r1
   1d74c:	subhi	r9, r9, #2
   1d750:	addhi	r1, r1, r4
   1d754:	bls	1d98c <deg_to_str@@Base+0x2880>
   1d758:	rsb	fp, r0, r1
   1d75c:	mov	r1, r8
   1d760:	uxth	r7, r7
   1d764:	mov	r0, fp
   1d768:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d76c:	mov	r1, r8
   1d770:	mov	r5, r0
   1d774:	mov	r0, fp
   1d778:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d77c:	mul	sl, sl, r5
   1d780:	orr	r1, r7, r1, lsl #16
   1d784:	cmp	sl, r1
   1d788:	bls	1d7a4 <deg_to_str@@Base+0x2698>
   1d78c:	adds	r4, r1, r4
   1d790:	sub	r3, r5, #1
   1d794:	bcs	1d994 <deg_to_str@@Base+0x2888>
   1d798:	cmp	sl, r4
   1d79c:	subhi	r5, r5, #2
   1d7a0:	bls	1d994 <deg_to_str@@Base+0x2888>
   1d7a4:	orr	r0, r5, r9, lsl #16
   1d7a8:	mov	r1, r6
   1d7ac:	add	sp, sp, #12
   1d7b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d7b4:	rsb	r1, r7, #32
   1d7b8:	lsl	r0, r2, r7
   1d7bc:	lsr	r2, r2, r1
   1d7c0:	lsr	fp, r5, r1
   1d7c4:	orr	r8, r2, r3, lsl r7
   1d7c8:	lsr	r1, r6, r1
   1d7cc:	str	r0, [sp, #4]
   1d7d0:	orr	r5, r1, r5, lsl r7
   1d7d4:	lsr	r9, r8, #16
   1d7d8:	mov	r0, fp
   1d7dc:	uxth	sl, r8
   1d7e0:	mov	r1, r9
   1d7e4:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d7e8:	mov	r1, r9
   1d7ec:	mov	r4, r0
   1d7f0:	mov	r0, fp
   1d7f4:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d7f8:	mul	r0, sl, r4
   1d7fc:	lsr	ip, r5, #16
   1d800:	orr	r1, ip, r1, lsl #16
   1d804:	cmp	r0, r1
   1d808:	bls	1d81c <deg_to_str@@Base+0x2710>
   1d80c:	adds	r1, r1, r8
   1d810:	sub	r2, r4, #1
   1d814:	bcc	1d9b0 <deg_to_str@@Base+0x28a4>
   1d818:	mov	r4, r2
   1d81c:	rsb	ip, r0, r1
   1d820:	mov	r1, r9
   1d824:	str	ip, [sp]
   1d828:	uxth	r5, r5
   1d82c:	mov	r0, ip
   1d830:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d834:	ldr	ip, [sp]
   1d838:	mov	r1, r9
   1d83c:	mov	fp, r0
   1d840:	mov	r0, ip
   1d844:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d848:	mul	sl, sl, fp
   1d84c:	orr	r1, r5, r1, lsl #16
   1d850:	cmp	sl, r1
   1d854:	bls	1d868 <deg_to_str@@Base+0x275c>
   1d858:	adds	r1, r1, r8
   1d85c:	sub	r2, fp, #1
   1d860:	bcc	1d99c <deg_to_str@@Base+0x2890>
   1d864:	mov	fp, r2
   1d868:	ldr	r3, [sp, #4]
   1d86c:	orr	r0, fp, r4, lsl #16
   1d870:	rsb	sl, sl, r1
   1d874:	umull	r4, r5, r0, r3
   1d878:	cmp	sl, r5
   1d87c:	bcc	1d89c <deg_to_str@@Base+0x2790>
   1d880:	movne	r3, #0
   1d884:	moveq	r3, #1
   1d888:	cmp	r4, r6, lsl r7
   1d88c:	movls	r6, #0
   1d890:	andhi	r6, r3, #1
   1d894:	cmp	r6, #0
   1d898:	beq	1d690 <deg_to_str@@Base+0x2584>
   1d89c:	mov	r6, #0
   1d8a0:	sub	r0, r0, #1
   1d8a4:	mov	r1, r6
   1d8a8:	add	sp, sp, #12
   1d8ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d8b0:	lsl	r4, r4, r3
   1d8b4:	rsb	r9, r3, #32
   1d8b8:	lsr	r2, r5, r9
   1d8bc:	lsr	r9, r6, r9
   1d8c0:	lsr	r8, r4, #16
   1d8c4:	orr	r9, r9, r5, lsl r3
   1d8c8:	mov	r0, r2
   1d8cc:	lsl	r7, r6, r3
   1d8d0:	mov	r1, r8
   1d8d4:	str	r2, [sp]
   1d8d8:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d8dc:	ldr	r2, [sp]
   1d8e0:	mov	r1, r8
   1d8e4:	uxth	sl, r4
   1d8e8:	mov	fp, r0
   1d8ec:	mov	r0, r2
   1d8f0:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d8f4:	mul	r0, sl, fp
   1d8f8:	lsr	r3, r9, #16
   1d8fc:	orr	r1, r3, r1, lsl #16
   1d900:	cmp	r0, r1
   1d904:	bls	1d924 <deg_to_str@@Base+0x2818>
   1d908:	adds	r1, r1, r4
   1d90c:	sub	r3, fp, #1
   1d910:	bcs	1d9c4 <deg_to_str@@Base+0x28b8>
   1d914:	cmp	r0, r1
   1d918:	subhi	fp, fp, #2
   1d91c:	addhi	r1, r1, r4
   1d920:	bls	1d9c4 <deg_to_str@@Base+0x28b8>
   1d924:	rsb	r5, r0, r1
   1d928:	mov	r1, r8
   1d92c:	uxth	r9, r9
   1d930:	mov	r0, r5
   1d934:	bl	1cbb8 <deg_to_str@@Base+0x1aac>
   1d938:	mov	r1, r8
   1d93c:	mov	r6, r0
   1d940:	mov	r0, r5
   1d944:	bl	1cda4 <deg_to_str@@Base+0x1c98>
   1d948:	mul	r5, sl, r6
   1d94c:	orr	r1, r9, r1, lsl #16
   1d950:	cmp	r5, r1
   1d954:	bls	1d978 <deg_to_str@@Base+0x286c>
   1d958:	adds	r1, r1, r4
   1d95c:	sub	r3, r6, #1
   1d960:	bcs	1d974 <deg_to_str@@Base+0x2868>
   1d964:	cmp	r5, r1
   1d968:	subhi	r6, r6, #2
   1d96c:	addhi	r1, r1, r4
   1d970:	bhi	1d978 <deg_to_str@@Base+0x286c>
   1d974:	mov	r6, r3
   1d978:	rsb	r5, r5, r1
   1d97c:	orr	r6, r6, fp, lsl #16
   1d980:	b	1d70c <deg_to_str@@Base+0x2600>
   1d984:	mov	r6, r3
   1d988:	b	1d688 <deg_to_str@@Base+0x257c>
   1d98c:	mov	r9, r2
   1d990:	b	1d758 <deg_to_str@@Base+0x264c>
   1d994:	mov	r5, r3
   1d998:	b	1d7a4 <deg_to_str@@Base+0x2698>
   1d99c:	cmp	sl, r1
   1d9a0:	subhi	fp, fp, #2
   1d9a4:	addhi	r1, r1, r8
   1d9a8:	bhi	1d868 <deg_to_str@@Base+0x275c>
   1d9ac:	b	1d864 <deg_to_str@@Base+0x2758>
   1d9b0:	cmp	r0, r1
   1d9b4:	subhi	r4, r4, #2
   1d9b8:	addhi	r1, r1, r8
   1d9bc:	bhi	1d81c <deg_to_str@@Base+0x2710>
   1d9c0:	b	1d818 <deg_to_str@@Base+0x270c>
   1d9c4:	mov	fp, r3
   1d9c8:	b	1d924 <deg_to_str@@Base+0x2818>

0001d9cc <__libc_csu_init@@Base>:
   1d9cc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1d9d0:	mov	r7, r0
   1d9d4:	ldr	r6, [pc, #76]	; 1da28 <__libc_csu_init@@Base+0x5c>
   1d9d8:	mov	r8, r1
   1d9dc:	ldr	r5, [pc, #72]	; 1da2c <__libc_csu_init@@Base+0x60>
   1d9e0:	mov	r9, r2
   1d9e4:	add	r6, pc, r6
   1d9e8:	bl	12814 <_init@@Base>
   1d9ec:	add	r5, pc, r5
   1d9f0:	rsb	r6, r5, r6
   1d9f4:	asrs	r6, r6, #2
   1d9f8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1d9fc:	sub	r5, r5, #4
   1da00:	mov	r4, #0
   1da04:	add	r4, r4, #1
   1da08:	ldr	r3, [r5, #4]!
   1da0c:	mov	r0, r7
   1da10:	mov	r1, r8
   1da14:	mov	r2, r9
   1da18:	blx	r3
   1da1c:	cmp	r4, r6
   1da20:	bne	1da04 <__libc_csu_init@@Base+0x38>
   1da24:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1da28:	muleq	r1, r4, r4
   1da2c:	andeq	r4, r1, r8, lsl #9

0001da30 <__libc_csu_fini@@Base>:
   1da30:	bx	lr

Disassembly of section .fini:

0001da34 <_fini@@Base>:
   1da34:	push	{r3, lr}
   1da38:	pop	{r3, pc}
