// Seed: 2981968186
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    input wor id_3,
    output wand id_4,
    input supply0 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    output wand id_11,
    output supply0 id_12,
    input wor id_13,
    input wor id_14
);
  wire id_16;
  assign module_1.id_7 = 0;
  assign id_12 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output wand id_2,
    output uwire id_3,
    output supply1 id_4,
    output uwire id_5,
    input wire id_6,
    input uwire id_7,
    input tri0 id_8,
    output wire id_9
);
  wire id_11, id_12;
  tri1 id_13;
  for (id_14 = {1, -1, id_13 ? -1 : id_0, id_0 & 1}; -1; id_9 = -1) if (1) wire id_15, id_16;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_0,
      id_8,
      id_1,
      id_7,
      id_8,
      id_4,
      id_0,
      id_8,
      id_8,
      id_1,
      id_9,
      id_14,
      id_7
  );
endmodule
