;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	SUB #200, 98
	SLT 121, 0
	SUB -7, <-20
	SLT 0, <100
	SUB #200, 98
	SUB -20, 9
	ADD 210, 60
	SUB @121, 106
	SUB <129, 103
	ADD 130, 9
	SUB @121, 103
	ADD 130, 9
	SPL <13
	ADD 3, @29
	SLT 0, 0
	ADD 3, @29
	JMP 130, 9
	SUB @0, @2
	JMN 0, 10
	JMP 0, #2
	MOV -1, <-20
	SUB 0, 1
	ADD 210, 60
	SUB 0, 1
	SUB 0, 10
	SUB #0, 90
	SUB 0, 1
	SUB 12, @10
	SUB #0, 0
	SLT 0, 900
	SUB #12, @200
	ADD #270, <1
	SUB @0, @2
	SUB @0, @2
	SPL <13
	SUB @0, @2
	ADD 312, 60
	SUB #0, 90
	ADD 210, 60
	SPL 0, 100
	CMP -207, <-120
	MOV 1, <-20
	SLT 0, 0
	SUB #0, 10
