

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Thu Oct 16 16:52:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  16.141 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    60236|  16.141 ns|  0.972 ms|    2|  60237|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_bf16_to_float_fu_328                                  |bf16_to_float                                  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_bf16_to_float_fu_366                                  |bf16_to_float                                  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_float_add2_fu_404                                     |float_add2                                     |     1542|     1542|  15.420 us|  15.420 us|   1542|   1542|       no|
        |grp_activation_accelerator_Pipeline_stage_2_store_fu_504  |activation_accelerator_Pipeline_stage_2_store  |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        |grp_float_layer_norm3_fu_543                              |float_layer_norm3                              |    11078|    11078|   0.111 ms|   0.111 ms|  11078|  11078|       no|
        |grp_float_rms_norm3_fu_595                                |float_rms_norm3                                |     6316|     6316|  63.160 us|  63.160 us|   6316|   6316|       no|
        |grp_float_silu2_fu_647                                    |float_silu2                                    |     1562|     1562|  15.620 us|  15.620 us|   1562|   1562|       no|
        |grp_float_gelu2_fu_699                                    |float_gelu2                                    |     1625|     1625|  16.250 us|  16.250 us|   1625|   1625|       no|
        |grp_float_Multiply2_fu_751                                |float_Multiply2                                |     1542|     1542|  15.420 us|  15.420 us|   1542|   1542|       no|
        |grp_float_safe_softmax2_fu_819                            |float_safe_softmax2                            |     4799|     4799|  77.460 us|  77.460 us|   4799|   4799|       no|
        |grp_activation_accelerator_Pipeline_stage_0_load0_fu_871  |activation_accelerator_Pipeline_stage_0_load0  |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        |grp_activation_accelerator_Pipeline_stage_0_load1_fu_880  |activation_accelerator_Pipeline_stage_0_load1  |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       8|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |      128|  9016|  905773|  898718|    0|
|Memory           |      412|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|   10457|    -|
|Register         |        -|     -|     287|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      540|  9016|  906060|  909183|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |      187|   722|     386|     776|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+------+--------+--------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+------+--------+--------+-----+
    |grp_activation_accelerator_Pipeline_stage_0_load0_fu_871  |activation_accelerator_Pipeline_stage_0_load0  |        0|     0|      69|      85|    0|
    |grp_activation_accelerator_Pipeline_stage_0_load1_fu_880  |activation_accelerator_Pipeline_stage_0_load1  |        0|     0|      69|      85|    0|
    |grp_activation_accelerator_Pipeline_stage_2_store_fu_504  |activation_accelerator_Pipeline_stage_2_store  |        0|     0|      41|     150|    0|
    |grp_bf16_to_float_fu_328                                  |bf16_to_float                                  |        0|     0|      35|      74|    0|
    |grp_bf16_to_float_fu_366                                  |bf16_to_float                                  |        0|     0|      35|      74|    0|
    |grp_bf16add_fast_fu_990                                   |bf16add_fast                                   |        0|     0|     203|    1357|    0|
    |control_s_axi_U                                           |control_s_axi                                  |        0|     0|     322|     552|    0|
    |grp_float_Multiply2_fu_751                                |float_Multiply2                                |        0|    96|    6834|    4470|    0|
    |grp_float_add2_fu_404                                     |float_add2                                     |        0|     0|    7495|   68329|    0|
    |grp_float_gelu2_fu_699                                    |float_gelu2                                    |        0|  8096|  808312|  646614|    0|
    |grp_float_layer_norm3_fu_543                              |float_layer_norm3                              |        0|    97|   18264|   16976|    0|
    |grp_float_rms_norm3_fu_595                                |float_rms_norm3                                |        0|    55|    9212|    7935|    0|
    |grp_float_safe_softmax2_fu_819                            |float_safe_softmax2                            |      128|   288|   24075|  105546|    0|
    |grp_float_silu2_fu_647                                    |float_silu2                                    |        0|   384|   28602|   42358|    0|
    |gmem0_m_axi_U                                             |gmem0_m_axi                                    |        0|     0|     735|    1371|    0|
    |gmem1_m_axi_U                                             |gmem1_m_axi                                    |        0|     0|     735|    1371|    0|
    |gmem2_m_axi_U                                             |gmem2_m_axi                                    |        0|     0|     735|    1371|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+------+--------+--------+-----+
    |Total                                                     |                                               |      128|  9016|  905773|  898718|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                                     Memory                                    |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |buf0_U                                                                         |buf0_RAM_AUTO_1R1W                                                                |       46|  0|   0|    0|  49152|   16|     1|       786432|
    |buf1_U                                                                         |buf0_RAM_AUTO_1R1W                                                                |       46|  0|   0|    0|  49152|   16|     1|       786432|
    |x_U                                                                            |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_1_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_2_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_3_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_4_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_5_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_6_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_7_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_8_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_9_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_10_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_11_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_12_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_13_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_14_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_15_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_U                                                                            |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_1_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_2_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_3_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_4_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_5_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_6_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_7_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_8_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_9_U                                                                          |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_10_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_11_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_12_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_13_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_14_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_15_U                                                                         |x_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                                          |                                                                                  |      412|  0|   0|    0| 245760| 1312|    50|      5505024|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   8|           4|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                         Name                                         | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1    |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1         |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1          |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1         |   43|          8|    1|          8|
    |ap_NS_fsm                                                                             |  116|         23|    1|         23|
    |buf0_address0                                                                         |   14|          3|   16|         48|
    |buf0_ce0                                                                              |   14|          3|    1|          3|
    |buf0_we0                                                                              |    9|          2|    1|          2|
    |buf1_address0                                                                         |   14|          3|   16|         48|
    |buf1_ce0                                                                              |   14|          3|    1|          3|
    |buf1_we0                                                                              |    9|          2|    1|          2|
    |gmem0_ARADDR                                                                          |   14|          3|   64|        192|
    |gmem0_ARLEN                                                                           |   14|          3|   32|         96|
    |gmem0_ARVALID                                                                         |   14|          3|    1|          3|
    |gmem0_RREADY                                                                          |    9|          2|    1|          2|
    |gmem0_blk_n_AR                                                                        |    9|          2|    1|          2|
    |gmem1_ARADDR                                                                          |   14|          3|   64|        192|
    |gmem1_ARLEN                                                                           |   14|          3|   32|         96|
    |gmem1_ARVALID                                                                         |   14|          3|    1|          3|
    |gmem1_RREADY                                                                          |    9|          2|    1|          2|
    |gmem1_blk_n_AR                                                                        |    9|          2|    1|          2|
    |gmem2_AWADDR                                                                          |   14|          3|   64|        192|
    |gmem2_AWLEN                                                                           |   14|          3|   32|         96|
    |gmem2_AWVALID                                                                         |   14|          3|    1|          3|
    |gmem2_BREADY                                                                          |   14|          3|    1|          3|
    |gmem2_WVALID                                                                          |    9|          2|    1|          2|
    |gmem2_blk_n_AW                                                                        |    9|          2|    1|          2|
    |gmem2_blk_n_B                                                                         |    9|          2|    1|          2|
    |grp_bf16add_fast_fu_990_a_bits                                                        |   14|          3|   16|         48|
    |grp_bf16add_fast_fu_990_ap_ce                                                         |   20|          4|    1|          4|
    |grp_bf16add_fast_fu_990_b_bits                                                        |   14|          3|   16|         48|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1                                     |   43|          8|    1|          8|
    |x_10_address0                                                                         |   49|          9|   12|        108|
    |x_10_address1                                                                         |   43|          8|   12|         96|
    |x_10_ce0                                                                              |   49|          9|    1|          9|
    |x_10_ce1                                                                              |   43|          8|    1|          8|
    |x_10_we0                                                                              |    9|          2|    1|          2|
    |x_11_address0                                                                         |   49|          9|   12|        108|
    |x_11_address1                                                                         |   43|          8|   12|         96|
    |x_11_ce0                                                                              |   49|          9|    1|          9|
    |x_11_ce1                                                                              |   43|          8|    1|          8|
    |x_11_we0                                                                              |    9|          2|    1|          2|
    |x_12_address0                                                                         |   49|          9|   12|        108|
    |x_12_address1                                                                         |   43|          8|   12|         96|
    |x_12_ce0                                                                              |   49|          9|    1|          9|
    |x_12_ce1                                                                              |   43|          8|    1|          8|
    |x_12_we0                                                                              |    9|          2|    1|          2|
    |x_13_address0                                                                         |   49|          9|   12|        108|
    |x_13_address1                                                                         |   43|          8|   12|         96|
    |x_13_ce0                                                                              |   49|          9|    1|          9|
    |x_13_ce1                                                                              |   43|          8|    1|          8|
    |x_13_we0                                                                              |    9|          2|    1|          2|
    |x_14_address0                                                                         |   49|          9|   12|        108|
    |x_14_address1                                                                         |   43|          8|   12|         96|
    |x_14_ce0                                                                              |   49|          9|    1|          9|
    |x_14_ce1                                                                              |   43|          8|    1|          8|
    |x_14_we0                                                                              |    9|          2|    1|          2|
    |x_15_address0                                                                         |   49|          9|   12|        108|
    |x_15_address1                                                                         |   43|          8|   12|         96|
    |x_15_ce0                                                                              |   49|          9|    1|          9|
    |x_15_ce1                                                                              |   43|          8|    1|          8|
    |x_15_we0                                                                              |    9|          2|    1|          2|
    |x_1_address0                                                                          |   49|          9|   12|        108|
    |x_1_address1                                                                          |   43|          8|   12|         96|
    |x_1_ce0                                                                               |   49|          9|    1|          9|
    |x_1_ce1                                                                               |   43|          8|    1|          8|
    |x_1_we0                                                                               |    9|          2|    1|          2|
    |x_2_address0                                                                          |   49|          9|   12|        108|
    |x_2_address1                                                                          |   43|          8|   12|         96|
    |x_2_ce0                                                                               |   49|          9|    1|          9|
    |x_2_ce1                                                                               |   43|          8|    1|          8|
    |x_2_we0                                                                               |    9|          2|    1|          2|
    |x_3_address0                                                                          |   49|          9|   12|        108|
    |x_3_address1                                                                          |   43|          8|   12|         96|
    |x_3_ce0                                                                               |   49|          9|    1|          9|
    |x_3_ce1                                                                               |   43|          8|    1|          8|
    |x_3_we0                                                                               |    9|          2|    1|          2|
    |x_4_address0                                                                          |   49|          9|   12|        108|
    |x_4_address1                                                                          |   43|          8|   12|         96|
    |x_4_ce0                                                                               |   49|          9|    1|          9|
    |x_4_ce1                                                                               |   43|          8|    1|          8|
    |x_4_we0                                                                               |    9|          2|    1|          2|
    |x_5_address0                                                                          |   49|          9|   12|        108|
    |x_5_address1                                                                          |   43|          8|   12|         96|
    |x_5_ce0                                                                               |   49|          9|    1|          9|
    |x_5_ce1                                                                               |   43|          8|    1|          8|
    |x_5_we0                                                                               |    9|          2|    1|          2|
    |x_6_address0                                                                          |   49|          9|   12|        108|
    |x_6_address1                                                                          |   43|          8|   12|         96|
    |x_6_ce0                                                                               |   49|          9|    1|          9|
    |x_6_ce1                                                                               |   43|          8|    1|          8|
    |x_6_we0                                                                               |    9|          2|    1|          2|
    |x_7_address0                                                                          |   49|          9|   12|        108|
    |x_7_address1                                                                          |   43|          8|   12|         96|
    |x_7_ce0                                                                               |   49|          9|    1|          9|
    |x_7_ce1                                                                               |   43|          8|    1|          8|
    |x_7_we0                                                                               |    9|          2|    1|          2|
    |x_8_address0                                                                          |   49|          9|   12|        108|
    |x_8_address1                                                                          |   43|          8|   12|         96|
    |x_8_ce0                                                                               |   49|          9|    1|          9|
    |x_8_ce1                                                                               |   43|          8|    1|          8|
    |x_8_we0                                                                               |    9|          2|    1|          2|
    |x_9_address0                                                                          |   49|          9|   12|        108|
    |x_9_address1                                                                          |   43|          8|   12|         96|
    |x_9_ce0                                                                               |   49|          9|    1|          9|
    |x_9_ce1                                                                               |   43|          8|    1|          8|
    |x_9_we0                                                                               |    9|          2|    1|          2|
    |x_address0                                                                            |   49|          9|   12|        108|
    |x_address1                                                                            |   43|          8|   12|         96|
    |x_ce0                                                                                 |   49|          9|    1|          9|
    |x_ce1                                                                                 |   43|          8|    1|          8|
    |x_we0                                                                                 |    9|          2|    1|          2|
    |y_10_address0                                                                         |   20|          4|   12|         48|
    |y_10_address1                                                                         |   14|          3|   12|         36|
    |y_10_ce0                                                                              |   20|          4|    1|          4|
    |y_10_ce1                                                                              |   14|          3|    1|          3|
    |y_10_we0                                                                              |    9|          2|    1|          2|
    |y_11_address0                                                                         |   20|          4|   12|         48|
    |y_11_address1                                                                         |   14|          3|   12|         36|
    |y_11_ce0                                                                              |   20|          4|    1|          4|
    |y_11_ce1                                                                              |   14|          3|    1|          3|
    |y_11_we0                                                                              |    9|          2|    1|          2|
    |y_12_address0                                                                         |   20|          4|   12|         48|
    |y_12_address1                                                                         |   14|          3|   12|         36|
    |y_12_ce0                                                                              |   20|          4|    1|          4|
    |y_12_ce1                                                                              |   14|          3|    1|          3|
    |y_12_we0                                                                              |    9|          2|    1|          2|
    |y_13_address0                                                                         |   20|          4|   12|         48|
    |y_13_address1                                                                         |   14|          3|   12|         36|
    |y_13_ce0                                                                              |   20|          4|    1|          4|
    |y_13_ce1                                                                              |   14|          3|    1|          3|
    |y_13_we0                                                                              |    9|          2|    1|          2|
    |y_14_address0                                                                         |   20|          4|   12|         48|
    |y_14_address1                                                                         |   14|          3|   12|         36|
    |y_14_ce0                                                                              |   20|          4|    1|          4|
    |y_14_ce1                                                                              |   14|          3|    1|          3|
    |y_14_we0                                                                              |    9|          2|    1|          2|
    |y_15_address0                                                                         |   20|          4|   12|         48|
    |y_15_address1                                                                         |   14|          3|   12|         36|
    |y_15_ce0                                                                              |   20|          4|    1|          4|
    |y_15_ce1                                                                              |   14|          3|    1|          3|
    |y_15_we0                                                                              |    9|          2|    1|          2|
    |y_1_address0                                                                          |   20|          4|   12|         48|
    |y_1_address1                                                                          |   14|          3|   12|         36|
    |y_1_ce0                                                                               |   20|          4|    1|          4|
    |y_1_ce1                                                                               |   14|          3|    1|          3|
    |y_1_we0                                                                               |    9|          2|    1|          2|
    |y_2_address0                                                                          |   20|          4|   12|         48|
    |y_2_address1                                                                          |   14|          3|   12|         36|
    |y_2_ce0                                                                               |   20|          4|    1|          4|
    |y_2_ce1                                                                               |   14|          3|    1|          3|
    |y_2_we0                                                                               |    9|          2|    1|          2|
    |y_3_address0                                                                          |   20|          4|   12|         48|
    |y_3_address1                                                                          |   14|          3|   12|         36|
    |y_3_ce0                                                                               |   20|          4|    1|          4|
    |y_3_ce1                                                                               |   14|          3|    1|          3|
    |y_3_we0                                                                               |    9|          2|    1|          2|
    |y_4_address0                                                                          |   20|          4|   12|         48|
    |y_4_address1                                                                          |   14|          3|   12|         36|
    |y_4_ce0                                                                               |   20|          4|    1|          4|
    |y_4_ce1                                                                               |   14|          3|    1|          3|
    |y_4_we0                                                                               |    9|          2|    1|          2|
    |y_5_address0                                                                          |   20|          4|   12|         48|
    |y_5_address1                                                                          |   14|          3|   12|         36|
    |y_5_ce0                                                                               |   20|          4|    1|          4|
    |y_5_ce1                                                                               |   14|          3|    1|          3|
    |y_5_we0                                                                               |    9|          2|    1|          2|
    |y_6_address0                                                                          |   20|          4|   12|         48|
    |y_6_address1                                                                          |   14|          3|   12|         36|
    |y_6_ce0                                                                               |   20|          4|    1|          4|
    |y_6_ce1                                                                               |   14|          3|    1|          3|
    |y_6_we0                                                                               |    9|          2|    1|          2|
    |y_7_address0                                                                          |   20|          4|   12|         48|
    |y_7_address1                                                                          |   14|          3|   12|         36|
    |y_7_ce0                                                                               |   20|          4|    1|          4|
    |y_7_ce1                                                                               |   14|          3|    1|          3|
    |y_7_we0                                                                               |    9|          2|    1|          2|
    |y_8_address0                                                                          |   20|          4|   12|         48|
    |y_8_address1                                                                          |   14|          3|   12|         36|
    |y_8_ce0                                                                               |   20|          4|    1|          4|
    |y_8_ce1                                                                               |   14|          3|    1|          3|
    |y_8_we0                                                                               |    9|          2|    1|          2|
    |y_9_address0                                                                          |   20|          4|   12|         48|
    |y_9_address1                                                                          |   14|          3|   12|         36|
    |y_9_ce0                                                                               |   20|          4|    1|          4|
    |y_9_ce1                                                                               |   14|          3|    1|          3|
    |y_9_we0                                                                               |    9|          2|    1|          2|
    |y_address0                                                                            |   20|          4|   12|         48|
    |y_address1                                                                            |   14|          3|   12|         36|
    |y_ce0                                                                                 |   20|          4|    1|          4|
    |y_ce1                                                                                 |   14|          3|    1|          3|
    |y_we0                                                                                 |    9|          2|    1|          2|
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                 |10457|       1981| 2193|      14063|
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  22|   0|   22|          0|
    |config_r_read_reg_949                                                  |  32|   0|   32|          0|
    |grp_activation_accelerator_Pipeline_stage_0_load0_fu_871_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_stage_0_load1_fu_880_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_stage_2_store_fu_504_ap_start_reg  |   1|   0|    1|          0|
    |grp_bf16_to_float_fu_328_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_bf16_to_float_fu_366_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_float_Multiply2_fu_751_ap_start_reg                                |   1|   0|    1|          0|
    |grp_float_add2_fu_404_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_float_gelu2_fu_699_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_float_layer_norm3_fu_543_ap_start_reg                              |   1|   0|    1|          0|
    |grp_float_rms_norm3_fu_595_ap_start_reg                                |   1|   0|    1|          0|
    |grp_float_safe_softmax2_fu_819_ap_start_reg                            |   1|   0|    1|          0|
    |grp_float_silu2_fu_647_ap_start_reg                                    |   1|   0|    1|          0|
    |stage_read_reg_953                                                     |  32|   0|   32|          0|
    |trunc_ln6_reg_969                                                      |  63|   0|   63|          0|
    |trunc_ln7_reg_957                                                      |  63|   0|   63|          0|
    |trunc_ln_reg_963                                                       |  63|   0|   63|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 287|   0|  287|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 14 22 10 12 13 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 22 
10 --> 11 
11 --> 12 
12 --> 22 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln1107 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [activation_accelerator.cpp:1107]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_21, i32 0, i32 0, void @empty_20, i32 0, i32 49152, void @empty_23, void @empty_18, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_21, i32 0, i32 0, void @empty_20, i32 0, i32 49152, void @empty_4, void @empty_18, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_21, i32 0, i32 0, void @empty_20, i32 0, i32 49152, void @empty_16, void @empty_18, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_15, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_12, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_11, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_12, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_15, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_14, void @empty_10, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_12, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_11, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_12, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_15, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_14, void @empty_9, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_12, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_11, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_12, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_15, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_14, void @empty_22, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_11, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_15, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_11, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_14, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 43 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 44 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 45 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1"   --->   Operation 46 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 47 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 48 'alloca' 'x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%x_1 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 49 'alloca' 'x_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%x_2 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 50 'alloca' 'x_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%x_3 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 51 'alloca' 'x_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%x_4 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 52 'alloca' 'x_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%x_5 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 53 'alloca' 'x_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%x_6 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 54 'alloca' 'x_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%x_7 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 55 'alloca' 'x_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%x_8 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 56 'alloca' 'x_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%x_9 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 57 'alloca' 'x_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%x_10 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 58 'alloca' 'x_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%x_11 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 59 'alloca' 'x_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%x_12 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 60 'alloca' 'x_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%x_13 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 61 'alloca' 'x_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%x_14 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 62 'alloca' 'x_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%x_15 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 63 'alloca' 'x_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%y = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 64 'alloca' 'y' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%y_1 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 65 'alloca' 'y_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%y_2 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 66 'alloca' 'y_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%y_3 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 67 'alloca' 'y_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%y_4 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 68 'alloca' 'y_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 69 [1/1] (1.23ns)   --->   "%y_5 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 69 'alloca' 'y_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 70 [1/1] (1.23ns)   --->   "%y_6 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 70 'alloca' 'y_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%y_7 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 71 'alloca' 'y_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%y_8 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 72 'alloca' 'y_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 73 [1/1] (1.23ns)   --->   "%y_9 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 73 'alloca' 'y_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%y_10 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 74 'alloca' 'y_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%y_11 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 75 'alloca' 'y_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 76 [1/1] (1.23ns)   --->   "%y_12 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 76 'alloca' 'y_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%y_13 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 77 'alloca' 'y_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%y_14 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 78 'alloca' 'y_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 79 [1/1] (1.23ns)   --->   "%y_15 = alloca i64 1" [activation_accelerator.cpp:1118]   --->   Operation 79 'alloca' 'y_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 80 [1/1] (0.44ns)   --->   "%switch_ln1120 = switch i32 %stage_read, void %if.end74, i32 0, void %stage_0_load0, i32 1, void %if.then17, i32 2, void %stage_2_store" [activation_accelerator.cpp:1120]   --->   Operation 80 'switch' 'switch_ln1120' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:1178]   --->   Operation 81 'partselect' 'trunc_ln7' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.44ns)   --->   "%switch_ln1132 = switch i32 %config_r_read, void %if.end52, i32 0, void %if.then19, i32 1, void %if.then22, i32 2, void %if.then27, i32 3, void %if.then34, i32 4, void %if.then39, i32 5, void %if.then44, i32 6, void %if.then49" [activation_accelerator.cpp:1132]   --->   Operation 82 'switch' 'switch_ln1132' <Predicate = (stage_read == 1)> <Delay = 0.44>
ST_1 : Operation 83 [2/2] (0.37ns)   --->   "%call_ln1171 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1171]   --->   Operation 83 'call' 'call_ln1171' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 84 [2/2] (0.37ns)   --->   "%call_ln1167 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1167]   --->   Operation 84 'call' 'call_ln1167' <Predicate = (stage_read == 1 & config_r_read == 5)> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 85 [2/2] (0.37ns)   --->   "%call_ln1163 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1163]   --->   Operation 85 'call' 'call_ln1163' <Predicate = (stage_read == 1 & config_r_read == 4)> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 86 [2/2] (0.37ns)   --->   "%call_ln1159 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1159]   --->   Operation 86 'call' 'call_ln1159' <Predicate = (stage_read == 1 & config_r_read == 3)> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 87 [2/2] (0.37ns)   --->   "%call_ln1150 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1150]   --->   Operation 87 'call' 'call_ln1150' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln1151 = call void @bf16_to_float, i16 %buf1, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15" [activation_accelerator.cpp:1151]   --->   Operation 88 'call' 'call_ln1151' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 89 [2/2] (0.37ns)   --->   "%call_ln1142 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1142]   --->   Operation 89 'call' 'call_ln1142' <Predicate = (stage_read == 1 & config_r_read == 1)> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln1135 = call void @float_add2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1135]   --->   Operation 90 'call' 'call_ln1135' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:1122]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in1_read, i32 1, i32 63" [activation_accelerator.cpp:1126]   --->   Operation 92 'partselect' 'trunc_ln6' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1178 = sext i63 %trunc_ln7" [activation_accelerator.cpp:1178]   --->   Operation 93 'sext' 'sext_ln1178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln1178" [activation_accelerator.cpp:1178]   --->   Operation 94 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (7.30ns)   --->   "%empty_55 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem2_addr, i32 49152" [activation_accelerator.cpp:1178]   --->   Operation 95 'writereq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln1178 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1178]   --->   Operation 96 'call' 'call_ln1178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln1178 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1178]   --->   Operation 97 'call' 'call_ln1178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 98 [5/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1182]   --->   Operation 98 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 99 [4/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1182]   --->   Operation 99 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 100 [3/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1182]   --->   Operation 100 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [2/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1182]   --->   Operation 101 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [1/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1182]   --->   Operation 102 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln1182 = br void %if.end74" [activation_accelerator.cpp:1182]   --->   Operation 103 'br' 'br_ln1182' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln1171 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1171]   --->   Operation 104 'call' 'call_ln1171' <Predicate = (config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln1167 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1167]   --->   Operation 105 'call' 'call_ln1167' <Predicate = (config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln1163 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1163]   --->   Operation 106 'call' 'call_ln1163' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln1159 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1159]   --->   Operation 107 'call' 'call_ln1159' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln1150 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1150]   --->   Operation 108 'call' 'call_ln1150' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln1151 = call void @bf16_to_float, i16 %buf1, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15" [activation_accelerator.cpp:1151]   --->   Operation 109 'call' 'call_ln1151' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln1142 = call void @bf16_to_float, i16 %buf0, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15" [activation_accelerator.cpp:1142]   --->   Operation 110 'call' 'call_ln1142' <Predicate = (config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln1172 = call void @float_layer_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1172]   --->   Operation 111 'call' 'call_ln1172' <Predicate = (config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln1168 = call void @float_rms_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1168]   --->   Operation 112 'call' 'call_ln1168' <Predicate = (config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln1164 = call void @float_silu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1164]   --->   Operation 113 'call' 'call_ln1164' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln1160 = call void @float_gelu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1160]   --->   Operation 114 'call' 'call_ln1160' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln1152 = call void @float_Multiply2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1152]   --->   Operation 115 'call' 'call_ln1152' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln1143 = call void @float_safe_softmax2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1143]   --->   Operation 116 'call' 'call_ln1143' <Predicate = (config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln1172 = call void @float_layer_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1172]   --->   Operation 117 'call' 'call_ln1172' <Predicate = (config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln1173 = br void %if.end52" [activation_accelerator.cpp:1173]   --->   Operation 118 'br' 'br_ln1173' <Predicate = (config_r_read == 6)> <Delay = 0.00>
ST_12 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln1168 = call void @float_rms_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1168]   --->   Operation 119 'call' 'call_ln1168' <Predicate = (config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln1169 = br void %if.end53" [activation_accelerator.cpp:1169]   --->   Operation 120 'br' 'br_ln1169' <Predicate = (config_r_read == 5)> <Delay = 0.00>
ST_12 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln1164 = call void @float_silu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1164]   --->   Operation 121 'call' 'call_ln1164' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln1165 = br void %if.end54" [activation_accelerator.cpp:1165]   --->   Operation 122 'br' 'br_ln1165' <Predicate = (config_r_read == 4)> <Delay = 0.00>
ST_12 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln1160 = call void @float_gelu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1160]   --->   Operation 123 'call' 'call_ln1160' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln1161 = br void %if.end55" [activation_accelerator.cpp:1161]   --->   Operation 124 'br' 'br_ln1161' <Predicate = (config_r_read == 3)> <Delay = 0.00>
ST_12 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln1152 = call void @float_Multiply2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1152]   --->   Operation 125 'call' 'call_ln1152' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln1157 = br void %if.end56" [activation_accelerator.cpp:1157]   --->   Operation 126 'br' 'br_ln1157' <Predicate = (config_r_read == 2)> <Delay = 0.00>
ST_12 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln1143 = call void @float_safe_softmax2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1143]   --->   Operation 127 'call' 'call_ln1143' <Predicate = (config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln1148 = br void %if.end57" [activation_accelerator.cpp:1148]   --->   Operation 128 'br' 'br_ln1148' <Predicate = (config_r_read == 1)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end53"   --->   Operation 129 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4 & config_r_read != 5)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end54"   --->   Operation 130 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end55"   --->   Operation 131 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end56"   --->   Operation 132 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end57"   --->   Operation 133 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end58"   --->   Operation 134 'br' 'br_ln0' <Predicate = (config_r_read != 0)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln1176 = br void %if.end74" [activation_accelerator.cpp:1176]   --->   Operation 135 'br' 'br_ln1176' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 0.00>
ST_13 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln1135 = call void @float_add2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1135]   --->   Operation 136 'call' 'call_ln1135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln1140 = br void %if.end58" [activation_accelerator.cpp:1140]   --->   Operation 137 'br' 'br_ln1140' <Predicate = true> <Delay = 0.00>

State 14 <SV = 1> <Delay = 7.30>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1122 = sext i63 %trunc_ln" [activation_accelerator.cpp:1122]   --->   Operation 138 'sext' 'sext_ln1122' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln1122" [activation_accelerator.cpp:1122]   --->   Operation 139 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1122]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1126 = sext i63 %trunc_ln6" [activation_accelerator.cpp:1126]   --->   Operation 141 'sext' 'sext_ln1126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln1126" [activation_accelerator.cpp:1126]   --->   Operation 142 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [7/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1126]   --->   Operation 143 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 2> <Delay = 7.30>
ST_15 : Operation 144 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1122]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 145 [6/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1126]   --->   Operation 145 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 3> <Delay = 7.30>
ST_16 : Operation 146 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1122]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 147 [5/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1126]   --->   Operation 147 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 4> <Delay = 7.30>
ST_17 : Operation 148 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1122]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 149 [4/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1126]   --->   Operation 149 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 5> <Delay = 7.30>
ST_18 : Operation 150 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1122]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 151 [3/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1126]   --->   Operation 151 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 6> <Delay = 7.30>
ST_19 : Operation 152 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1122]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 153 [2/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1126]   --->   Operation 153 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 7> <Delay = 7.30>
ST_20 : Operation 154 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1122]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 155 [1/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1126]   --->   Operation 155 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 8> <Delay = 0.00>
ST_21 : Operation 156 [2/2] (0.00ns)   --->   "%call_ln1122 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1122]   --->   Operation 156 'call' 'call_ln1122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln1126 = call void @activation_accelerator_Pipeline_stage_0_load1, i16 %gmem1, i63 %trunc_ln6, i16 %buf1" [activation_accelerator.cpp:1126]   --->   Operation 157 'call' 'call_ln1126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 9> <Delay = 0.00>
ST_22 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln1122 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1122]   --->   Operation 158 'call' 'call_ln1122' <Predicate = (stage_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln1126 = call void @activation_accelerator_Pipeline_stage_0_load1, i16 %gmem1, i63 %trunc_ln6, i16 %buf1" [activation_accelerator.cpp:1126]   --->   Operation 159 'call' 'call_ln1126' <Predicate = (stage_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 160 'br' 'br_ln0' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln1182 = ret" [activation_accelerator.cpp:1182]   --->   Operation 161 'ret' 'ret_ln1182' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln1107 (spectopmodule) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000]
config_r_read        (read         ) [ 01000000001111000000000]
stage_read           (read         ) [ 01111111111111111111111]
out_r_read           (read         ) [ 00000000000000000000000]
in1_read             (read         ) [ 00000000000000000000000]
in0_read             (read         ) [ 00000000000000000000000]
x                    (alloca       ) [ 00000000001111000000000]
x_1                  (alloca       ) [ 00000000001111000000000]
x_2                  (alloca       ) [ 00000000001111000000000]
x_3                  (alloca       ) [ 00000000001111000000000]
x_4                  (alloca       ) [ 00000000001111000000000]
x_5                  (alloca       ) [ 00000000001111000000000]
x_6                  (alloca       ) [ 00000000001111000000000]
x_7                  (alloca       ) [ 00000000001111000000000]
x_8                  (alloca       ) [ 00000000001111000000000]
x_9                  (alloca       ) [ 00000000001111000000000]
x_10                 (alloca       ) [ 00000000001111000000000]
x_11                 (alloca       ) [ 00000000001111000000000]
x_12                 (alloca       ) [ 00000000001111000000000]
x_13                 (alloca       ) [ 00000000001111000000000]
x_14                 (alloca       ) [ 00000000001111000000000]
x_15                 (alloca       ) [ 00000000001111000000000]
y                    (alloca       ) [ 00000000001111000000000]
y_1                  (alloca       ) [ 00000000001111000000000]
y_2                  (alloca       ) [ 00000000001111000000000]
y_3                  (alloca       ) [ 00000000001111000000000]
y_4                  (alloca       ) [ 00000000001111000000000]
y_5                  (alloca       ) [ 00000000001111000000000]
y_6                  (alloca       ) [ 00000000001111000000000]
y_7                  (alloca       ) [ 00000000001111000000000]
y_8                  (alloca       ) [ 00000000001111000000000]
y_9                  (alloca       ) [ 00000000001111000000000]
y_10                 (alloca       ) [ 00000000001111000000000]
y_11                 (alloca       ) [ 00000000001111000000000]
y_12                 (alloca       ) [ 00000000001111000000000]
y_13                 (alloca       ) [ 00000000001111000000000]
y_14                 (alloca       ) [ 00000000001111000000000]
y_15                 (alloca       ) [ 00000000001111000000000]
switch_ln1120        (switch       ) [ 00000000000000000000000]
trunc_ln7            (partselect   ) [ 00111000000000000000000]
switch_ln1132        (switch       ) [ 00000000000000000000000]
trunc_ln             (partselect   ) [ 00111111111111111111111]
trunc_ln6            (partselect   ) [ 00111111111111111111111]
sext_ln1178          (sext         ) [ 00000000000000000000000]
gmem2_addr           (getelementptr) [ 00011111110000000000000]
empty_55             (writereq     ) [ 00000000000000000000000]
call_ln1178          (call         ) [ 00000000000000000000000]
empty_56             (writeresp    ) [ 00000000000000000000000]
br_ln1182            (br           ) [ 00000000000000000000000]
call_ln1171          (call         ) [ 00000000000000000000000]
call_ln1167          (call         ) [ 00000000000000000000000]
call_ln1163          (call         ) [ 00000000000000000000000]
call_ln1159          (call         ) [ 00000000000000000000000]
call_ln1150          (call         ) [ 00000000000000000000000]
call_ln1151          (call         ) [ 00000000000000000000000]
call_ln1142          (call         ) [ 00000000000000000000000]
call_ln1172          (call         ) [ 00000000000000000000000]
br_ln1173            (br           ) [ 00000000000000000000000]
call_ln1168          (call         ) [ 00000000000000000000000]
br_ln1169            (br           ) [ 00000000000000000000000]
call_ln1164          (call         ) [ 00000000000000000000000]
br_ln1165            (br           ) [ 00000000000000000000000]
call_ln1160          (call         ) [ 00000000000000000000000]
br_ln1161            (br           ) [ 00000000000000000000000]
call_ln1152          (call         ) [ 00000000000000000000000]
br_ln1157            (br           ) [ 00000000000000000000000]
call_ln1143          (call         ) [ 00000000000000000000000]
br_ln1148            (br           ) [ 00000000000000000000000]
br_ln0               (br           ) [ 00000000000000000000000]
br_ln0               (br           ) [ 00000000000000000000000]
br_ln0               (br           ) [ 00000000000000000000000]
br_ln0               (br           ) [ 00000000000000000000000]
br_ln0               (br           ) [ 00000000000000000000000]
br_ln0               (br           ) [ 00000000000000000000000]
br_ln1176            (br           ) [ 00000000000000000000000]
call_ln1135          (call         ) [ 00000000000000000000000]
br_ln1140            (br           ) [ 00000000000000000000000]
sext_ln1122          (sext         ) [ 00000000000000000000000]
gmem0_addr           (getelementptr) [ 00000000000000011111100]
sext_ln1126          (sext         ) [ 00000000000000000000000]
gmem1_addr           (getelementptr) [ 00000000000000011111100]
empty                (readreq      ) [ 00000000000000000000000]
empty_54             (readreq      ) [ 00000000000000000000000]
call_ln1122          (call         ) [ 00000000000000000000000]
call_ln1126          (call         ) [ 00000000000000000000000]
br_ln0               (br           ) [ 00000000000000000000000]
ret_ln1182           (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf16_to_float"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_add2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_2_store"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_layer_norm3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_rms_norm3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_silu2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_gelu2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_Multiply2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_0_load0"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_0_load1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="x_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="x_1_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="x_2_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_3_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="x_4_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="x_5_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="x_6_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="x_7_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_7/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="x_8_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_8/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x_9_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_9/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_10_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_10/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="x_11_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_11/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_12_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_12/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="x_13_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_13/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="x_14_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_14/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="x_15_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_15/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="y_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="y_1_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="y_2_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="y_3_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="y_4_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_4/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="y_5_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_5/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="y_6_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_6/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="y_7_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_7/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="y_8_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_8/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="y_9_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_9/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="y_10_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_10/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="y_11_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_11/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="y_12_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_12/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="y_13_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_13/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="y_14_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_14/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="y_15_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_15/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="config_r_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="stage_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="out_r_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="in1_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="in0_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_writeresp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="0" index="2" bw="17" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_55/2 empty_56/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_readreq_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="0" index="2" bw="17" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/14 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_readreq_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="0" index="2" bw="17" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_54/14 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_bf16_to_float_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="32" slack="0"/>
<pin id="332" dir="0" index="3" bw="32" slack="0"/>
<pin id="333" dir="0" index="4" bw="32" slack="0"/>
<pin id="334" dir="0" index="5" bw="32" slack="0"/>
<pin id="335" dir="0" index="6" bw="32" slack="0"/>
<pin id="336" dir="0" index="7" bw="32" slack="0"/>
<pin id="337" dir="0" index="8" bw="32" slack="0"/>
<pin id="338" dir="0" index="9" bw="32" slack="0"/>
<pin id="339" dir="0" index="10" bw="32" slack="0"/>
<pin id="340" dir="0" index="11" bw="32" slack="0"/>
<pin id="341" dir="0" index="12" bw="32" slack="0"/>
<pin id="342" dir="0" index="13" bw="32" slack="0"/>
<pin id="343" dir="0" index="14" bw="32" slack="0"/>
<pin id="344" dir="0" index="15" bw="32" slack="0"/>
<pin id="345" dir="0" index="16" bw="32" slack="0"/>
<pin id="346" dir="0" index="17" bw="32" slack="0"/>
<pin id="347" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1171/1 call_ln1167/1 call_ln1163/1 call_ln1159/1 call_ln1150/1 call_ln1142/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_bf16_to_float_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="0" index="3" bw="32" slack="0"/>
<pin id="371" dir="0" index="4" bw="32" slack="0"/>
<pin id="372" dir="0" index="5" bw="32" slack="0"/>
<pin id="373" dir="0" index="6" bw="32" slack="0"/>
<pin id="374" dir="0" index="7" bw="32" slack="0"/>
<pin id="375" dir="0" index="8" bw="32" slack="0"/>
<pin id="376" dir="0" index="9" bw="32" slack="0"/>
<pin id="377" dir="0" index="10" bw="32" slack="0"/>
<pin id="378" dir="0" index="11" bw="32" slack="0"/>
<pin id="379" dir="0" index="12" bw="32" slack="0"/>
<pin id="380" dir="0" index="13" bw="32" slack="0"/>
<pin id="381" dir="0" index="14" bw="32" slack="0"/>
<pin id="382" dir="0" index="15" bw="32" slack="0"/>
<pin id="383" dir="0" index="16" bw="32" slack="0"/>
<pin id="384" dir="0" index="17" bw="32" slack="0"/>
<pin id="385" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1151/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_float_add2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="32" slack="0"/>
<pin id="408" dir="0" index="3" bw="32" slack="0"/>
<pin id="409" dir="0" index="4" bw="32" slack="0"/>
<pin id="410" dir="0" index="5" bw="32" slack="0"/>
<pin id="411" dir="0" index="6" bw="32" slack="0"/>
<pin id="412" dir="0" index="7" bw="32" slack="0"/>
<pin id="413" dir="0" index="8" bw="32" slack="0"/>
<pin id="414" dir="0" index="9" bw="32" slack="0"/>
<pin id="415" dir="0" index="10" bw="32" slack="0"/>
<pin id="416" dir="0" index="11" bw="32" slack="0"/>
<pin id="417" dir="0" index="12" bw="32" slack="0"/>
<pin id="418" dir="0" index="13" bw="32" slack="0"/>
<pin id="419" dir="0" index="14" bw="32" slack="0"/>
<pin id="420" dir="0" index="15" bw="32" slack="0"/>
<pin id="421" dir="0" index="16" bw="32" slack="0"/>
<pin id="422" dir="0" index="17" bw="32" slack="0"/>
<pin id="423" dir="0" index="18" bw="32" slack="0"/>
<pin id="424" dir="0" index="19" bw="32" slack="0"/>
<pin id="425" dir="0" index="20" bw="32" slack="0"/>
<pin id="426" dir="0" index="21" bw="32" slack="0"/>
<pin id="427" dir="0" index="22" bw="32" slack="0"/>
<pin id="428" dir="0" index="23" bw="32" slack="0"/>
<pin id="429" dir="0" index="24" bw="32" slack="0"/>
<pin id="430" dir="0" index="25" bw="32" slack="0"/>
<pin id="431" dir="0" index="26" bw="32" slack="0"/>
<pin id="432" dir="0" index="27" bw="32" slack="0"/>
<pin id="433" dir="0" index="28" bw="32" slack="0"/>
<pin id="434" dir="0" index="29" bw="32" slack="0"/>
<pin id="435" dir="0" index="30" bw="32" slack="0"/>
<pin id="436" dir="0" index="31" bw="32" slack="0"/>
<pin id="437" dir="0" index="32" bw="32" slack="0"/>
<pin id="438" dir="0" index="33" bw="16" slack="0"/>
<pin id="439" dir="0" index="34" bw="16" slack="0"/>
<pin id="440" dir="0" index="35" bw="16" slack="0"/>
<pin id="441" dir="0" index="36" bw="16" slack="0"/>
<pin id="442" dir="0" index="37" bw="16" slack="0"/>
<pin id="443" dir="0" index="38" bw="16" slack="0"/>
<pin id="444" dir="0" index="39" bw="16" slack="0"/>
<pin id="445" dir="0" index="40" bw="16" slack="0"/>
<pin id="446" dir="0" index="41" bw="16" slack="0"/>
<pin id="447" dir="0" index="42" bw="16" slack="0"/>
<pin id="448" dir="0" index="43" bw="16" slack="0"/>
<pin id="449" dir="0" index="44" bw="16" slack="0"/>
<pin id="450" dir="0" index="45" bw="16" slack="0"/>
<pin id="451" dir="0" index="46" bw="16" slack="0"/>
<pin id="452" dir="0" index="47" bw="16" slack="0"/>
<pin id="453" dir="0" index="48" bw="16" slack="0"/>
<pin id="454" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1135/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_activation_accelerator_Pipeline_stage_2_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="0" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="0" index="2" bw="63" slack="2"/>
<pin id="508" dir="0" index="3" bw="16" slack="0"/>
<pin id="509" dir="0" index="4" bw="16" slack="0"/>
<pin id="510" dir="0" index="5" bw="16" slack="0"/>
<pin id="511" dir="0" index="6" bw="16" slack="0"/>
<pin id="512" dir="0" index="7" bw="16" slack="0"/>
<pin id="513" dir="0" index="8" bw="16" slack="0"/>
<pin id="514" dir="0" index="9" bw="16" slack="0"/>
<pin id="515" dir="0" index="10" bw="16" slack="0"/>
<pin id="516" dir="0" index="11" bw="16" slack="0"/>
<pin id="517" dir="0" index="12" bw="16" slack="0"/>
<pin id="518" dir="0" index="13" bw="16" slack="0"/>
<pin id="519" dir="0" index="14" bw="16" slack="0"/>
<pin id="520" dir="0" index="15" bw="16" slack="0"/>
<pin id="521" dir="0" index="16" bw="16" slack="0"/>
<pin id="522" dir="0" index="17" bw="16" slack="0"/>
<pin id="523" dir="0" index="18" bw="16" slack="0"/>
<pin id="524" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1178/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_float_layer_norm3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="0" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="551" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="555" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="556" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="557" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="560" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="17" bw="16" slack="0"/>
<pin id="562" dir="0" index="18" bw="16" slack="0"/>
<pin id="563" dir="0" index="19" bw="16" slack="0"/>
<pin id="564" dir="0" index="20" bw="16" slack="0"/>
<pin id="565" dir="0" index="21" bw="16" slack="0"/>
<pin id="566" dir="0" index="22" bw="16" slack="0"/>
<pin id="567" dir="0" index="23" bw="16" slack="0"/>
<pin id="568" dir="0" index="24" bw="16" slack="0"/>
<pin id="569" dir="0" index="25" bw="16" slack="0"/>
<pin id="570" dir="0" index="26" bw="16" slack="0"/>
<pin id="571" dir="0" index="27" bw="16" slack="0"/>
<pin id="572" dir="0" index="28" bw="16" slack="0"/>
<pin id="573" dir="0" index="29" bw="16" slack="0"/>
<pin id="574" dir="0" index="30" bw="16" slack="0"/>
<pin id="575" dir="0" index="31" bw="16" slack="0"/>
<pin id="576" dir="0" index="32" bw="16" slack="0"/>
<pin id="577" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1172/11 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_float_rms_norm3_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="0" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="601" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="603" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="606" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="608" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="17" bw="16" slack="0"/>
<pin id="614" dir="0" index="18" bw="16" slack="0"/>
<pin id="615" dir="0" index="19" bw="16" slack="0"/>
<pin id="616" dir="0" index="20" bw="16" slack="0"/>
<pin id="617" dir="0" index="21" bw="16" slack="0"/>
<pin id="618" dir="0" index="22" bw="16" slack="0"/>
<pin id="619" dir="0" index="23" bw="16" slack="0"/>
<pin id="620" dir="0" index="24" bw="16" slack="0"/>
<pin id="621" dir="0" index="25" bw="16" slack="0"/>
<pin id="622" dir="0" index="26" bw="16" slack="0"/>
<pin id="623" dir="0" index="27" bw="16" slack="0"/>
<pin id="624" dir="0" index="28" bw="16" slack="0"/>
<pin id="625" dir="0" index="29" bw="16" slack="0"/>
<pin id="626" dir="0" index="30" bw="16" slack="0"/>
<pin id="627" dir="0" index="31" bw="16" slack="0"/>
<pin id="628" dir="0" index="32" bw="16" slack="0"/>
<pin id="629" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1168/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_float_silu2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="0" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="650" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="651" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="652" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="653" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="654" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="655" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="656" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="657" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="658" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="659" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="660" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="661" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="662" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="663" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="664" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="665" dir="0" index="17" bw="16" slack="0"/>
<pin id="666" dir="0" index="18" bw="16" slack="0"/>
<pin id="667" dir="0" index="19" bw="16" slack="0"/>
<pin id="668" dir="0" index="20" bw="16" slack="0"/>
<pin id="669" dir="0" index="21" bw="16" slack="0"/>
<pin id="670" dir="0" index="22" bw="16" slack="0"/>
<pin id="671" dir="0" index="23" bw="16" slack="0"/>
<pin id="672" dir="0" index="24" bw="16" slack="0"/>
<pin id="673" dir="0" index="25" bw="16" slack="0"/>
<pin id="674" dir="0" index="26" bw="16" slack="0"/>
<pin id="675" dir="0" index="27" bw="16" slack="0"/>
<pin id="676" dir="0" index="28" bw="16" slack="0"/>
<pin id="677" dir="0" index="29" bw="16" slack="0"/>
<pin id="678" dir="0" index="30" bw="16" slack="0"/>
<pin id="679" dir="0" index="31" bw="16" slack="0"/>
<pin id="680" dir="0" index="32" bw="16" slack="0"/>
<pin id="681" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1164/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="grp_float_gelu2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="0" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="702" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="703" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="704" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="705" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="706" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="708" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="709" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="710" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="711" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="712" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="713" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="714" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="715" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="716" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="717" dir="0" index="17" bw="16" slack="0"/>
<pin id="718" dir="0" index="18" bw="16" slack="0"/>
<pin id="719" dir="0" index="19" bw="16" slack="0"/>
<pin id="720" dir="0" index="20" bw="16" slack="0"/>
<pin id="721" dir="0" index="21" bw="16" slack="0"/>
<pin id="722" dir="0" index="22" bw="16" slack="0"/>
<pin id="723" dir="0" index="23" bw="16" slack="0"/>
<pin id="724" dir="0" index="24" bw="16" slack="0"/>
<pin id="725" dir="0" index="25" bw="16" slack="0"/>
<pin id="726" dir="0" index="26" bw="16" slack="0"/>
<pin id="727" dir="0" index="27" bw="16" slack="0"/>
<pin id="728" dir="0" index="28" bw="16" slack="0"/>
<pin id="729" dir="0" index="29" bw="16" slack="0"/>
<pin id="730" dir="0" index="30" bw="16" slack="0"/>
<pin id="731" dir="0" index="31" bw="16" slack="0"/>
<pin id="732" dir="0" index="32" bw="16" slack="0"/>
<pin id="733" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1160/11 "/>
</bind>
</comp>

<comp id="751" class="1004" name="grp_float_Multiply2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="0" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="754" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="755" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="756" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="760" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="761" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="762" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="763" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="764" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="765" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="766" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="767" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="768" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="769" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="770" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="771" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="772" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="773" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="774" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="775" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="776" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="777" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="778" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="779" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="780" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="781" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="783" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="784" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="785" dir="0" index="33" bw="16" slack="0"/>
<pin id="786" dir="0" index="34" bw="16" slack="0"/>
<pin id="787" dir="0" index="35" bw="16" slack="0"/>
<pin id="788" dir="0" index="36" bw="16" slack="0"/>
<pin id="789" dir="0" index="37" bw="16" slack="0"/>
<pin id="790" dir="0" index="38" bw="16" slack="0"/>
<pin id="791" dir="0" index="39" bw="16" slack="0"/>
<pin id="792" dir="0" index="40" bw="16" slack="0"/>
<pin id="793" dir="0" index="41" bw="16" slack="0"/>
<pin id="794" dir="0" index="42" bw="16" slack="0"/>
<pin id="795" dir="0" index="43" bw="16" slack="0"/>
<pin id="796" dir="0" index="44" bw="16" slack="0"/>
<pin id="797" dir="0" index="45" bw="16" slack="0"/>
<pin id="798" dir="0" index="46" bw="16" slack="0"/>
<pin id="799" dir="0" index="47" bw="16" slack="0"/>
<pin id="800" dir="0" index="48" bw="16" slack="0"/>
<pin id="801" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1152/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="grp_float_safe_softmax2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="0" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="822" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="823" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="824" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="825" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="826" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="827" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="828" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="829" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="830" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="831" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="832" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="833" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="834" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="835" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="836" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="837" dir="0" index="17" bw="16" slack="0"/>
<pin id="838" dir="0" index="18" bw="16" slack="0"/>
<pin id="839" dir="0" index="19" bw="16" slack="0"/>
<pin id="840" dir="0" index="20" bw="16" slack="0"/>
<pin id="841" dir="0" index="21" bw="16" slack="0"/>
<pin id="842" dir="0" index="22" bw="16" slack="0"/>
<pin id="843" dir="0" index="23" bw="16" slack="0"/>
<pin id="844" dir="0" index="24" bw="16" slack="0"/>
<pin id="845" dir="0" index="25" bw="16" slack="0"/>
<pin id="846" dir="0" index="26" bw="16" slack="0"/>
<pin id="847" dir="0" index="27" bw="16" slack="0"/>
<pin id="848" dir="0" index="28" bw="16" slack="0"/>
<pin id="849" dir="0" index="29" bw="16" slack="0"/>
<pin id="850" dir="0" index="30" bw="16" slack="0"/>
<pin id="851" dir="0" index="31" bw="16" slack="0"/>
<pin id="852" dir="0" index="32" bw="16" slack="0"/>
<pin id="853" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1143/11 "/>
</bind>
</comp>

<comp id="871" class="1004" name="grp_activation_accelerator_Pipeline_stage_0_load0_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="0" slack="0"/>
<pin id="873" dir="0" index="1" bw="16" slack="0"/>
<pin id="874" dir="0" index="2" bw="63" slack="8"/>
<pin id="875" dir="0" index="3" bw="16" slack="0"/>
<pin id="876" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1122/21 "/>
</bind>
</comp>

<comp id="880" class="1004" name="grp_activation_accelerator_Pipeline_stage_0_load1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="0" slack="0"/>
<pin id="882" dir="0" index="1" bw="16" slack="0"/>
<pin id="883" dir="0" index="2" bw="63" slack="8"/>
<pin id="884" dir="0" index="3" bw="16" slack="0"/>
<pin id="885" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1126/21 "/>
</bind>
</comp>

<comp id="889" class="1004" name="trunc_ln7_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="63" slack="0"/>
<pin id="891" dir="0" index="1" bw="64" slack="0"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="0" index="3" bw="7" slack="0"/>
<pin id="894" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="63" slack="0"/>
<pin id="901" dir="0" index="1" bw="64" slack="0"/>
<pin id="902" dir="0" index="2" bw="1" slack="0"/>
<pin id="903" dir="0" index="3" bw="7" slack="0"/>
<pin id="904" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="909" class="1004" name="trunc_ln6_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="63" slack="0"/>
<pin id="911" dir="0" index="1" bw="64" slack="0"/>
<pin id="912" dir="0" index="2" bw="1" slack="0"/>
<pin id="913" dir="0" index="3" bw="7" slack="0"/>
<pin id="914" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sext_ln1178_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="63" slack="1"/>
<pin id="921" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1178/2 "/>
</bind>
</comp>

<comp id="922" class="1004" name="gmem2_addr_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="0"/>
<pin id="924" dir="0" index="1" bw="64" slack="0"/>
<pin id="925" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln1122_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="63" slack="1"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1122/14 "/>
</bind>
</comp>

<comp id="932" class="1004" name="gmem0_addr_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="0"/>
<pin id="934" dir="0" index="1" bw="64" slack="0"/>
<pin id="935" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/14 "/>
</bind>
</comp>

<comp id="939" class="1004" name="sext_ln1126_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="63" slack="1"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1126/14 "/>
</bind>
</comp>

<comp id="942" class="1004" name="gmem1_addr_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="0"/>
<pin id="944" dir="0" index="1" bw="64" slack="0"/>
<pin id="945" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/14 "/>
</bind>
</comp>

<comp id="949" class="1005" name="config_r_read_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="config_r_read "/>
</bind>
</comp>

<comp id="953" class="1005" name="stage_read_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="9"/>
<pin id="955" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="957" class="1005" name="trunc_ln7_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="63" slack="1"/>
<pin id="959" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="963" class="1005" name="trunc_ln_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="63" slack="1"/>
<pin id="965" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="969" class="1005" name="trunc_ln6_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="63" slack="1"/>
<pin id="971" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="975" class="1005" name="gmem2_addr_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="3"/>
<pin id="977" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="980" class="1005" name="gmem0_addr_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="1"/>
<pin id="982" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="985" class="1005" name="gmem1_addr_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="1"/>
<pin id="987" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="990" class="1004" name="grp_bf16add_fast_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="992" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="993" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="994" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_b/21 sum_b_1/25 sum_b_2/29 sum_b_3/33 sum_b_4/37 sum_b_5/41 sum_b_6/45 sum_b_7/49 sum_b_8/53 sum_b_9/57 sum_b_10/61 sum_b_11/65 sum_b_12/69 sum_b_13/73 sum_b_14/77 sum_b_15/81 sum_b_16/85 sum_b_17/89 sum_b_18/93 sum_b_19/97 sum_b_20/101 sum_b_21/105 sum_b_22/109 sum_b_23/113 sum_b_24/117 sum_b_25/121 sum_b_26/125 sum_b_27/129 sum_b_28/133 sum_b_29/137 sum_b_30/141 sum_b_31/145 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="102" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="102" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="102" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="102" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="102" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="102" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="102" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="102" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="102" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="102" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="102" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="102" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="102" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="102" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="102" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="102" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="102" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="102" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="102" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="102" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="102" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="102" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="102" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="102" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="102" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="102" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="102" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="102" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="102" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="102" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="102" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="102" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="98" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="98" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="100" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="10" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="100" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="100" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="6" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="124" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="128" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="319"><net_src comp="142" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="142" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="348"><net_src comp="120" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="349"><net_src comp="16" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="350"><net_src comp="148" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="351"><net_src comp="152" pin="1"/><net_sink comp="328" pin=3"/></net>

<net id="352"><net_src comp="156" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="353"><net_src comp="160" pin="1"/><net_sink comp="328" pin=5"/></net>

<net id="354"><net_src comp="164" pin="1"/><net_sink comp="328" pin=6"/></net>

<net id="355"><net_src comp="168" pin="1"/><net_sink comp="328" pin=7"/></net>

<net id="356"><net_src comp="172" pin="1"/><net_sink comp="328" pin=8"/></net>

<net id="357"><net_src comp="176" pin="1"/><net_sink comp="328" pin=9"/></net>

<net id="358"><net_src comp="180" pin="1"/><net_sink comp="328" pin=10"/></net>

<net id="359"><net_src comp="184" pin="1"/><net_sink comp="328" pin=11"/></net>

<net id="360"><net_src comp="188" pin="1"/><net_sink comp="328" pin=12"/></net>

<net id="361"><net_src comp="192" pin="1"/><net_sink comp="328" pin=13"/></net>

<net id="362"><net_src comp="196" pin="1"/><net_sink comp="328" pin=14"/></net>

<net id="363"><net_src comp="200" pin="1"/><net_sink comp="328" pin=15"/></net>

<net id="364"><net_src comp="204" pin="1"/><net_sink comp="328" pin=16"/></net>

<net id="365"><net_src comp="208" pin="1"/><net_sink comp="328" pin=17"/></net>

<net id="386"><net_src comp="120" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="388"><net_src comp="212" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="389"><net_src comp="216" pin="1"/><net_sink comp="366" pin=3"/></net>

<net id="390"><net_src comp="220" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="391"><net_src comp="224" pin="1"/><net_sink comp="366" pin=5"/></net>

<net id="392"><net_src comp="228" pin="1"/><net_sink comp="366" pin=6"/></net>

<net id="393"><net_src comp="232" pin="1"/><net_sink comp="366" pin=7"/></net>

<net id="394"><net_src comp="236" pin="1"/><net_sink comp="366" pin=8"/></net>

<net id="395"><net_src comp="240" pin="1"/><net_sink comp="366" pin=9"/></net>

<net id="396"><net_src comp="244" pin="1"/><net_sink comp="366" pin=10"/></net>

<net id="397"><net_src comp="248" pin="1"/><net_sink comp="366" pin=11"/></net>

<net id="398"><net_src comp="252" pin="1"/><net_sink comp="366" pin=12"/></net>

<net id="399"><net_src comp="256" pin="1"/><net_sink comp="366" pin=13"/></net>

<net id="400"><net_src comp="260" pin="1"/><net_sink comp="366" pin=14"/></net>

<net id="401"><net_src comp="264" pin="1"/><net_sink comp="366" pin=15"/></net>

<net id="402"><net_src comp="268" pin="1"/><net_sink comp="366" pin=16"/></net>

<net id="403"><net_src comp="272" pin="1"/><net_sink comp="366" pin=17"/></net>

<net id="455"><net_src comp="122" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="456"><net_src comp="148" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="457"><net_src comp="152" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="458"><net_src comp="156" pin="1"/><net_sink comp="404" pin=3"/></net>

<net id="459"><net_src comp="160" pin="1"/><net_sink comp="404" pin=4"/></net>

<net id="460"><net_src comp="164" pin="1"/><net_sink comp="404" pin=5"/></net>

<net id="461"><net_src comp="168" pin="1"/><net_sink comp="404" pin=6"/></net>

<net id="462"><net_src comp="172" pin="1"/><net_sink comp="404" pin=7"/></net>

<net id="463"><net_src comp="176" pin="1"/><net_sink comp="404" pin=8"/></net>

<net id="464"><net_src comp="180" pin="1"/><net_sink comp="404" pin=9"/></net>

<net id="465"><net_src comp="184" pin="1"/><net_sink comp="404" pin=10"/></net>

<net id="466"><net_src comp="188" pin="1"/><net_sink comp="404" pin=11"/></net>

<net id="467"><net_src comp="192" pin="1"/><net_sink comp="404" pin=12"/></net>

<net id="468"><net_src comp="196" pin="1"/><net_sink comp="404" pin=13"/></net>

<net id="469"><net_src comp="200" pin="1"/><net_sink comp="404" pin=14"/></net>

<net id="470"><net_src comp="204" pin="1"/><net_sink comp="404" pin=15"/></net>

<net id="471"><net_src comp="208" pin="1"/><net_sink comp="404" pin=16"/></net>

<net id="472"><net_src comp="212" pin="1"/><net_sink comp="404" pin=17"/></net>

<net id="473"><net_src comp="216" pin="1"/><net_sink comp="404" pin=18"/></net>

<net id="474"><net_src comp="220" pin="1"/><net_sink comp="404" pin=19"/></net>

<net id="475"><net_src comp="224" pin="1"/><net_sink comp="404" pin=20"/></net>

<net id="476"><net_src comp="228" pin="1"/><net_sink comp="404" pin=21"/></net>

<net id="477"><net_src comp="232" pin="1"/><net_sink comp="404" pin=22"/></net>

<net id="478"><net_src comp="236" pin="1"/><net_sink comp="404" pin=23"/></net>

<net id="479"><net_src comp="240" pin="1"/><net_sink comp="404" pin=24"/></net>

<net id="480"><net_src comp="244" pin="1"/><net_sink comp="404" pin=25"/></net>

<net id="481"><net_src comp="248" pin="1"/><net_sink comp="404" pin=26"/></net>

<net id="482"><net_src comp="252" pin="1"/><net_sink comp="404" pin=27"/></net>

<net id="483"><net_src comp="256" pin="1"/><net_sink comp="404" pin=28"/></net>

<net id="484"><net_src comp="260" pin="1"/><net_sink comp="404" pin=29"/></net>

<net id="485"><net_src comp="264" pin="1"/><net_sink comp="404" pin=30"/></net>

<net id="486"><net_src comp="268" pin="1"/><net_sink comp="404" pin=31"/></net>

<net id="487"><net_src comp="272" pin="1"/><net_sink comp="404" pin=32"/></net>

<net id="488"><net_src comp="20" pin="0"/><net_sink comp="404" pin=33"/></net>

<net id="489"><net_src comp="22" pin="0"/><net_sink comp="404" pin=34"/></net>

<net id="490"><net_src comp="24" pin="0"/><net_sink comp="404" pin=35"/></net>

<net id="491"><net_src comp="26" pin="0"/><net_sink comp="404" pin=36"/></net>

<net id="492"><net_src comp="28" pin="0"/><net_sink comp="404" pin=37"/></net>

<net id="493"><net_src comp="30" pin="0"/><net_sink comp="404" pin=38"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="404" pin=39"/></net>

<net id="495"><net_src comp="34" pin="0"/><net_sink comp="404" pin=40"/></net>

<net id="496"><net_src comp="36" pin="0"/><net_sink comp="404" pin=41"/></net>

<net id="497"><net_src comp="38" pin="0"/><net_sink comp="404" pin=42"/></net>

<net id="498"><net_src comp="40" pin="0"/><net_sink comp="404" pin=43"/></net>

<net id="499"><net_src comp="42" pin="0"/><net_sink comp="404" pin=44"/></net>

<net id="500"><net_src comp="44" pin="0"/><net_sink comp="404" pin=45"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="404" pin=46"/></net>

<net id="502"><net_src comp="48" pin="0"/><net_sink comp="404" pin=47"/></net>

<net id="503"><net_src comp="50" pin="0"/><net_sink comp="404" pin=48"/></net>

<net id="525"><net_src comp="126" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="526"><net_src comp="4" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="527"><net_src comp="20" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="528"><net_src comp="22" pin="0"/><net_sink comp="504" pin=4"/></net>

<net id="529"><net_src comp="24" pin="0"/><net_sink comp="504" pin=5"/></net>

<net id="530"><net_src comp="26" pin="0"/><net_sink comp="504" pin=6"/></net>

<net id="531"><net_src comp="28" pin="0"/><net_sink comp="504" pin=7"/></net>

<net id="532"><net_src comp="30" pin="0"/><net_sink comp="504" pin=8"/></net>

<net id="533"><net_src comp="32" pin="0"/><net_sink comp="504" pin=9"/></net>

<net id="534"><net_src comp="34" pin="0"/><net_sink comp="504" pin=10"/></net>

<net id="535"><net_src comp="36" pin="0"/><net_sink comp="504" pin=11"/></net>

<net id="536"><net_src comp="38" pin="0"/><net_sink comp="504" pin=12"/></net>

<net id="537"><net_src comp="40" pin="0"/><net_sink comp="504" pin=13"/></net>

<net id="538"><net_src comp="42" pin="0"/><net_sink comp="504" pin=14"/></net>

<net id="539"><net_src comp="44" pin="0"/><net_sink comp="504" pin=15"/></net>

<net id="540"><net_src comp="46" pin="0"/><net_sink comp="504" pin=16"/></net>

<net id="541"><net_src comp="48" pin="0"/><net_sink comp="504" pin=17"/></net>

<net id="542"><net_src comp="50" pin="0"/><net_sink comp="504" pin=18"/></net>

<net id="578"><net_src comp="130" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="579"><net_src comp="20" pin="0"/><net_sink comp="543" pin=17"/></net>

<net id="580"><net_src comp="22" pin="0"/><net_sink comp="543" pin=18"/></net>

<net id="581"><net_src comp="24" pin="0"/><net_sink comp="543" pin=19"/></net>

<net id="582"><net_src comp="26" pin="0"/><net_sink comp="543" pin=20"/></net>

<net id="583"><net_src comp="28" pin="0"/><net_sink comp="543" pin=21"/></net>

<net id="584"><net_src comp="30" pin="0"/><net_sink comp="543" pin=22"/></net>

<net id="585"><net_src comp="32" pin="0"/><net_sink comp="543" pin=23"/></net>

<net id="586"><net_src comp="34" pin="0"/><net_sink comp="543" pin=24"/></net>

<net id="587"><net_src comp="36" pin="0"/><net_sink comp="543" pin=25"/></net>

<net id="588"><net_src comp="38" pin="0"/><net_sink comp="543" pin=26"/></net>

<net id="589"><net_src comp="40" pin="0"/><net_sink comp="543" pin=27"/></net>

<net id="590"><net_src comp="42" pin="0"/><net_sink comp="543" pin=28"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="543" pin=29"/></net>

<net id="592"><net_src comp="46" pin="0"/><net_sink comp="543" pin=30"/></net>

<net id="593"><net_src comp="48" pin="0"/><net_sink comp="543" pin=31"/></net>

<net id="594"><net_src comp="50" pin="0"/><net_sink comp="543" pin=32"/></net>

<net id="630"><net_src comp="132" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="631"><net_src comp="20" pin="0"/><net_sink comp="595" pin=17"/></net>

<net id="632"><net_src comp="22" pin="0"/><net_sink comp="595" pin=18"/></net>

<net id="633"><net_src comp="24" pin="0"/><net_sink comp="595" pin=19"/></net>

<net id="634"><net_src comp="26" pin="0"/><net_sink comp="595" pin=20"/></net>

<net id="635"><net_src comp="28" pin="0"/><net_sink comp="595" pin=21"/></net>

<net id="636"><net_src comp="30" pin="0"/><net_sink comp="595" pin=22"/></net>

<net id="637"><net_src comp="32" pin="0"/><net_sink comp="595" pin=23"/></net>

<net id="638"><net_src comp="34" pin="0"/><net_sink comp="595" pin=24"/></net>

<net id="639"><net_src comp="36" pin="0"/><net_sink comp="595" pin=25"/></net>

<net id="640"><net_src comp="38" pin="0"/><net_sink comp="595" pin=26"/></net>

<net id="641"><net_src comp="40" pin="0"/><net_sink comp="595" pin=27"/></net>

<net id="642"><net_src comp="42" pin="0"/><net_sink comp="595" pin=28"/></net>

<net id="643"><net_src comp="44" pin="0"/><net_sink comp="595" pin=29"/></net>

<net id="644"><net_src comp="46" pin="0"/><net_sink comp="595" pin=30"/></net>

<net id="645"><net_src comp="48" pin="0"/><net_sink comp="595" pin=31"/></net>

<net id="646"><net_src comp="50" pin="0"/><net_sink comp="595" pin=32"/></net>

<net id="682"><net_src comp="134" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="683"><net_src comp="20" pin="0"/><net_sink comp="647" pin=17"/></net>

<net id="684"><net_src comp="22" pin="0"/><net_sink comp="647" pin=18"/></net>

<net id="685"><net_src comp="24" pin="0"/><net_sink comp="647" pin=19"/></net>

<net id="686"><net_src comp="26" pin="0"/><net_sink comp="647" pin=20"/></net>

<net id="687"><net_src comp="28" pin="0"/><net_sink comp="647" pin=21"/></net>

<net id="688"><net_src comp="30" pin="0"/><net_sink comp="647" pin=22"/></net>

<net id="689"><net_src comp="32" pin="0"/><net_sink comp="647" pin=23"/></net>

<net id="690"><net_src comp="34" pin="0"/><net_sink comp="647" pin=24"/></net>

<net id="691"><net_src comp="36" pin="0"/><net_sink comp="647" pin=25"/></net>

<net id="692"><net_src comp="38" pin="0"/><net_sink comp="647" pin=26"/></net>

<net id="693"><net_src comp="40" pin="0"/><net_sink comp="647" pin=27"/></net>

<net id="694"><net_src comp="42" pin="0"/><net_sink comp="647" pin=28"/></net>

<net id="695"><net_src comp="44" pin="0"/><net_sink comp="647" pin=29"/></net>

<net id="696"><net_src comp="46" pin="0"/><net_sink comp="647" pin=30"/></net>

<net id="697"><net_src comp="48" pin="0"/><net_sink comp="647" pin=31"/></net>

<net id="698"><net_src comp="50" pin="0"/><net_sink comp="647" pin=32"/></net>

<net id="734"><net_src comp="136" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="735"><net_src comp="20" pin="0"/><net_sink comp="699" pin=17"/></net>

<net id="736"><net_src comp="22" pin="0"/><net_sink comp="699" pin=18"/></net>

<net id="737"><net_src comp="24" pin="0"/><net_sink comp="699" pin=19"/></net>

<net id="738"><net_src comp="26" pin="0"/><net_sink comp="699" pin=20"/></net>

<net id="739"><net_src comp="28" pin="0"/><net_sink comp="699" pin=21"/></net>

<net id="740"><net_src comp="30" pin="0"/><net_sink comp="699" pin=22"/></net>

<net id="741"><net_src comp="32" pin="0"/><net_sink comp="699" pin=23"/></net>

<net id="742"><net_src comp="34" pin="0"/><net_sink comp="699" pin=24"/></net>

<net id="743"><net_src comp="36" pin="0"/><net_sink comp="699" pin=25"/></net>

<net id="744"><net_src comp="38" pin="0"/><net_sink comp="699" pin=26"/></net>

<net id="745"><net_src comp="40" pin="0"/><net_sink comp="699" pin=27"/></net>

<net id="746"><net_src comp="42" pin="0"/><net_sink comp="699" pin=28"/></net>

<net id="747"><net_src comp="44" pin="0"/><net_sink comp="699" pin=29"/></net>

<net id="748"><net_src comp="46" pin="0"/><net_sink comp="699" pin=30"/></net>

<net id="749"><net_src comp="48" pin="0"/><net_sink comp="699" pin=31"/></net>

<net id="750"><net_src comp="50" pin="0"/><net_sink comp="699" pin=32"/></net>

<net id="802"><net_src comp="138" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="803"><net_src comp="20" pin="0"/><net_sink comp="751" pin=33"/></net>

<net id="804"><net_src comp="22" pin="0"/><net_sink comp="751" pin=34"/></net>

<net id="805"><net_src comp="24" pin="0"/><net_sink comp="751" pin=35"/></net>

<net id="806"><net_src comp="26" pin="0"/><net_sink comp="751" pin=36"/></net>

<net id="807"><net_src comp="28" pin="0"/><net_sink comp="751" pin=37"/></net>

<net id="808"><net_src comp="30" pin="0"/><net_sink comp="751" pin=38"/></net>

<net id="809"><net_src comp="32" pin="0"/><net_sink comp="751" pin=39"/></net>

<net id="810"><net_src comp="34" pin="0"/><net_sink comp="751" pin=40"/></net>

<net id="811"><net_src comp="36" pin="0"/><net_sink comp="751" pin=41"/></net>

<net id="812"><net_src comp="38" pin="0"/><net_sink comp="751" pin=42"/></net>

<net id="813"><net_src comp="40" pin="0"/><net_sink comp="751" pin=43"/></net>

<net id="814"><net_src comp="42" pin="0"/><net_sink comp="751" pin=44"/></net>

<net id="815"><net_src comp="44" pin="0"/><net_sink comp="751" pin=45"/></net>

<net id="816"><net_src comp="46" pin="0"/><net_sink comp="751" pin=46"/></net>

<net id="817"><net_src comp="48" pin="0"/><net_sink comp="751" pin=47"/></net>

<net id="818"><net_src comp="50" pin="0"/><net_sink comp="751" pin=48"/></net>

<net id="854"><net_src comp="140" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="855"><net_src comp="20" pin="0"/><net_sink comp="819" pin=17"/></net>

<net id="856"><net_src comp="22" pin="0"/><net_sink comp="819" pin=18"/></net>

<net id="857"><net_src comp="24" pin="0"/><net_sink comp="819" pin=19"/></net>

<net id="858"><net_src comp="26" pin="0"/><net_sink comp="819" pin=20"/></net>

<net id="859"><net_src comp="28" pin="0"/><net_sink comp="819" pin=21"/></net>

<net id="860"><net_src comp="30" pin="0"/><net_sink comp="819" pin=22"/></net>

<net id="861"><net_src comp="32" pin="0"/><net_sink comp="819" pin=23"/></net>

<net id="862"><net_src comp="34" pin="0"/><net_sink comp="819" pin=24"/></net>

<net id="863"><net_src comp="36" pin="0"/><net_sink comp="819" pin=25"/></net>

<net id="864"><net_src comp="38" pin="0"/><net_sink comp="819" pin=26"/></net>

<net id="865"><net_src comp="40" pin="0"/><net_sink comp="819" pin=27"/></net>

<net id="866"><net_src comp="42" pin="0"/><net_sink comp="819" pin=28"/></net>

<net id="867"><net_src comp="44" pin="0"/><net_sink comp="819" pin=29"/></net>

<net id="868"><net_src comp="46" pin="0"/><net_sink comp="819" pin=30"/></net>

<net id="869"><net_src comp="48" pin="0"/><net_sink comp="819" pin=31"/></net>

<net id="870"><net_src comp="50" pin="0"/><net_sink comp="819" pin=32"/></net>

<net id="877"><net_src comp="144" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="0" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="16" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="886"><net_src comp="146" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="2" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="18" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="895"><net_src comp="108" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="288" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="104" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="898"><net_src comp="110" pin="0"/><net_sink comp="889" pin=3"/></net>

<net id="905"><net_src comp="108" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="300" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="907"><net_src comp="104" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="908"><net_src comp="110" pin="0"/><net_sink comp="899" pin=3"/></net>

<net id="915"><net_src comp="108" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="294" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="104" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="918"><net_src comp="110" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="926"><net_src comp="4" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="919" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="928"><net_src comp="922" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="936"><net_src comp="0" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="929" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="938"><net_src comp="932" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="946"><net_src comp="2" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="939" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="948"><net_src comp="942" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="952"><net_src comp="276" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="282" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="889" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="966"><net_src comp="899" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="871" pin=2"/></net>

<net id="972"><net_src comp="909" pin="4"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="880" pin=2"/></net>

<net id="978"><net_src comp="922" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="983"><net_src comp="932" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="988"><net_src comp="942" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="321" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
	Port: buf0 | {21 22 }
	Port: buf1 | {21 22 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {1 11 12 13 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {1 11 12 13 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {1 11 12 13 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {1 11 12 13 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {1 11 12 13 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {1 11 12 13 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {1 11 12 13 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {1 11 12 13 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {1 11 12 13 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {1 11 12 13 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {1 11 12 13 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {1 11 12 13 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {1 11 12 13 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {1 11 12 13 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {1 11 12 13 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {1 11 12 13 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {14 15 16 17 18 19 20 21 22 }
	Port: activation_accelerator : gmem1 | {14 15 16 17 18 19 20 21 22 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : in1 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : stage | {1 }
	Port: activation_accelerator : config_r | {1 }
	Port: activation_accelerator : buf0 | {1 10 }
	Port: activation_accelerator : buf1 | {1 10 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {3 4 }
  - Chain level:
	State 1
		call_ln1171 : 1
		call_ln1167 : 1
		call_ln1163 : 1
		call_ln1159 : 1
		call_ln1150 : 1
		call_ln1151 : 1
		call_ln1142 : 1
		call_ln1135 : 1
	State 2
		gmem2_addr : 1
		empty_55 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		gmem0_addr : 1
		empty : 2
		gmem1_addr : 1
		empty_54 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 grp_bf16_to_float_fu_328                 |    0    |    0    |  0.427  |    48   |    45   |
|          |                 grp_bf16_to_float_fu_366                 |    0    |    0    |  0.427  |    48   |    45   |
|          |                   grp_float_add2_fu_404                  |    0    |    0    |  27.328 |   5777  |  56164  |
|          | grp_activation_accelerator_Pipeline_stage_2_store_fu_504 |    0    |    0    |  6.832  |   245   |   245   |
|          |               grp_float_layer_norm3_fu_543               |    0    |   203   |  87.647 |  35626  |  23763  |
|          |                grp_float_rms_norm3_fu_595                |    0    |    57   | 51.2448 |  12014  |   6072  |
|   call   |                  grp_float_silu2_fu_647                  |    0    |   384   |  27.328 |  27889  |  41764  |
|          |                  grp_float_gelu2_fu_699                  |    0    |   8096  | 591.136 |  655953 |  592036 |
|          |                grp_float_Multiply2_fu_751                |    0    |    96   |  27.328 |   7569  |   4932  |
|          |              grp_float_safe_softmax2_fu_819              |   128   |   288   | 71.0484 |  28323  |  99603  |
|          | grp_activation_accelerator_Pipeline_stage_0_load0_fu_871 |    0    |    0    |    0    |    65   |    36   |
|          | grp_activation_accelerator_Pipeline_stage_0_load1_fu_880 |    0    |    0    |    0    |    65   |    36   |
|          |                  grp_bf16add_fast_fu_990                 |    0    |    0    |    0    |   120   |   1242  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 config_r_read_read_fu_276                |    0    |    0    |    0    |    0    |    0    |
|          |                  stage_read_read_fu_282                  |    0    |    0    |    0    |    0    |    0    |
|   read   |                  out_r_read_read_fu_288                  |    0    |    0    |    0    |    0    |    0    |
|          |                   in1_read_read_fu_294                   |    0    |    0    |    0    |    0    |    0    |
|          |                   in0_read_read_fu_300                   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_306                   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|  readreq |                    grp_readreq_fu_314                    |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_readreq_fu_321                    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     trunc_ln7_fu_889                     |    0    |    0    |    0    |    0    |    0    |
|partselect|                      trunc_ln_fu_899                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln6_fu_909                     |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    sext_ln1178_fu_919                    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                    sext_ln1122_fu_929                    |    0    |    0    |    0    |    0    |    0    |
|          |                    sext_ln1126_fu_939                    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                          |   128   |   9124  | 890.746 |  773742 |  825983 |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i |    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|    4   |    0   |    0   |    0   |
|                                    buf0                                   |   46   |    0   |    0   |    0   |
|                                    buf1                                   |   46   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15               |    4   |    0   |    0   |    0   |
|                                     x                                     |    8   |    0   |    0   |    0   |
|                                    x_1                                    |    8   |    0   |    0   |    0   |
|                                    x_10                                   |    8   |    0   |    0   |    0   |
|                                    x_11                                   |    8   |    0   |    0   |    0   |
|                                    x_12                                   |    8   |    0   |    0   |    0   |
|                                    x_13                                   |    8   |    0   |    0   |    0   |
|                                    x_14                                   |    8   |    0   |    0   |    0   |
|                                    x_15                                   |    8   |    0   |    0   |    0   |
|                                    x_2                                    |    8   |    0   |    0   |    0   |
|                                    x_3                                    |    8   |    0   |    0   |    0   |
|                                    x_4                                    |    8   |    0   |    0   |    0   |
|                                    x_5                                    |    8   |    0   |    0   |    0   |
|                                    x_6                                    |    8   |    0   |    0   |    0   |
|                                    x_7                                    |    8   |    0   |    0   |    0   |
|                                    x_8                                    |    8   |    0   |    0   |    0   |
|                                    x_9                                    |    8   |    0   |    0   |    0   |
|                                     y                                     |    8   |    0   |    0   |    0   |
|                                    y_1                                    |    8   |    0   |    0   |    0   |
|                                    y_10                                   |    8   |    0   |    0   |    0   |
|                                    y_11                                   |    8   |    0   |    0   |    0   |
|                                    y_12                                   |    8   |    0   |    0   |    0   |
|                                    y_13                                   |    8   |    0   |    0   |    0   |
|                                    y_14                                   |    8   |    0   |    0   |    0   |
|                                    y_15                                   |    8   |    0   |    0   |    0   |
|                                    y_2                                    |    8   |    0   |    0   |    0   |
|                                    y_3                                    |    8   |    0   |    0   |    0   |
|                                    y_4                                    |    8   |    0   |    0   |    0   |
|                                    y_5                                    |    8   |    0   |    0   |    0   |
|                                    y_6                                    |    8   |    0   |    0   |    0   |
|                                    y_7                                    |    8   |    0   |    0   |    0   |
|                                    y_8                                    |    8   |    0   |    0   |    0   |
|                                    y_9                                    |    8   |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                   Total                                   |   412  |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|config_r_read_reg_949|   32   |
|  gmem0_addr_reg_980 |   16   |
|  gmem1_addr_reg_985 |   16   |
|  gmem2_addr_reg_975 |   16   |
|  stage_read_reg_953 |   32   |
|  trunc_ln6_reg_969  |   63   |
|  trunc_ln7_reg_957  |   63   |
|   trunc_ln_reg_963  |   63   |
+---------------------+--------+
|        Total        |   301  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_306 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_306 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_314  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_321  |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   98   ||  1.708  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   128  |  9124  |   890  | 773742 | 825983 |    -   |
|   Memory  |   412  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   301  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   540  |  9124  |   892  | 774043 | 826010 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
