<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="DBGMCU CPU1 APB1 Peripheral Freeze Register 1"><meta name="keywords" content="rust, rustlang, rust-lang, apb1fzr1"><title>stm32wlxx_hal::pac::dbgmcu::apb1fzr1 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><script defer src="../../../../main.js"></script>
    <noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../stm32wlxx_hal/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../../stm32wlxx_hal/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"><a href="#">Module apb1fzr1</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li><li><a href="#types">Type Definitions</a></li></ul></div></section><div id="sidebar-vars" data-name="apb1fzr1" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../stm32wlxx_hal/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="main-heading">
    <h1 class="fqn"><span class="in-band">Module <a href="../../../index.html">stm32wlxx_hal</a>::<wbr><a href="../../index.html">pac</a>::<wbr><a href="../index.html">dbgmcu</a>::<wbr><a class="mod" href="#">apb1fzr1</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><div class="item-info"><div class="stab portability">This is supported on <strong>crate feature <code>stm32wl5x_cm4</code></strong> only.</div></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>DBGMCU CPU1 APB1 Peripheral Freeze Register 1</p>
</div></details><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.APB1FZR1_SPEC.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::APB1FZR1_SPEC struct">APB1FZR1_SPEC</a></div><div class="item-right docblock-short"><p>DBGMCU CPU1 APB1 Peripheral Freeze Register 1</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_I2C1_STOP_R.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_I2C1_STOP_R struct">DBG_I2C1_STOP_R</a></div><div class="item-right docblock-short"><p>Field <code>DBG_I2C1_STOP</code> reader - I2C1 SMBUS timeout stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_I2C1_STOP_W.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_I2C1_STOP_W struct">DBG_I2C1_STOP_W</a></div><div class="item-right docblock-short"><p>Field <code>DBG_I2C1_STOP</code> writer - I2C1 SMBUS timeout stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_I2C2_STOP_W.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_I2C2_STOP_W struct">DBG_I2C2_STOP_W</a></div><div class="item-right docblock-short"><p>Field <code>DBG_I2C2_STOP</code> writer - I2C2 SMBUS timeout stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_I2C3_STOP_W.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_I2C3_STOP_W struct">DBG_I2C3_STOP_W</a></div><div class="item-right docblock-short"><p>Field <code>DBG_I2C3_STOP</code> writer - I2C3 SMBUS timeout stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_IWDG_STOP_R.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_IWDG_STOP_R struct">DBG_IWDG_STOP_R</a></div><div class="item-right docblock-short"><p>Field <code>DBG_IWDG_STOP</code> reader - IWDG stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_IWDG_STOP_W.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_IWDG_STOP_W struct">DBG_IWDG_STOP_W</a></div><div class="item-right docblock-short"><p>Field <code>DBG_IWDG_STOP</code> writer - IWDG stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_LPTIM1_STOP_R.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_LPTIM1_STOP_R struct">DBG_LPTIM1_STOP_R</a></div><div class="item-right docblock-short"><p>Field <code>DBG_LPTIM1_STOP</code> reader - LPTIM1 stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_LPTIM1_STOP_W.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_LPTIM1_STOP_W struct">DBG_LPTIM1_STOP_W</a></div><div class="item-right docblock-short"><p>Field <code>DBG_LPTIM1_STOP</code> writer - LPTIM1 stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_RTC_STOP_R.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_RTC_STOP_R struct">DBG_RTC_STOP_R</a></div><div class="item-right docblock-short"><p>Field <code>DBG_RTC_STOP</code> reader - RTC stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_RTC_STOP_W.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_RTC_STOP_W struct">DBG_RTC_STOP_W</a></div><div class="item-right docblock-short"><p>Field <code>DBG_RTC_STOP</code> writer - RTC stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_TIM2_STOP_R.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_TIM2_STOP_R struct">DBG_TIM2_STOP_R</a></div><div class="item-right docblock-short"><p>Field <code>DBG_TIM2_STOP</code> reader - TIM2 stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_TIM2_STOP_W.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_TIM2_STOP_W struct">DBG_TIM2_STOP_W</a></div><div class="item-right docblock-short"><p>Field <code>DBG_TIM2_STOP</code> writer - TIM2 stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_WWDG_STOP_R.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_WWDG_STOP_R struct">DBG_WWDG_STOP_R</a></div><div class="item-right docblock-short"><p>Field <code>DBG_WWDG_STOP</code> reader - WWDG stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DBG_WWDG_STOP_W.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_WWDG_STOP_W struct">DBG_WWDG_STOP_W</a></div><div class="item-right docblock-short"><p>Field <code>DBG_WWDG_STOP</code> writer - WWDG stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.R.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::R struct">R</a></div><div class="item-right docblock-short"><p>Register <code>APB1FZR1</code> reader</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.W.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::W struct">W</a></div><div class="item-right docblock-short"><p>Register <code>APB1FZR1</code> writer</p>
</div></div></div><h2 id="enums" class="small-section-header"><a href="#enums">Enums</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.DBG_I2C1_STOP_A.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_I2C1_STOP_A enum">DBG_I2C1_STOP_A</a></div><div class="item-right docblock-short"><p>I2C1 SMBUS timeout stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.DBG_IWDG_STOP_A.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_IWDG_STOP_A enum">DBG_IWDG_STOP_A</a></div><div class="item-right docblock-short"><p>IWDG stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.DBG_LPTIM1_STOP_A.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_LPTIM1_STOP_A enum">DBG_LPTIM1_STOP_A</a></div><div class="item-right docblock-short"><p>LPTIM1 stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.DBG_RTC_STOP_A.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_RTC_STOP_A enum">DBG_RTC_STOP_A</a></div><div class="item-right docblock-short"><p>RTC stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.DBG_TIM2_STOP_A.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_TIM2_STOP_A enum">DBG_TIM2_STOP_A</a></div><div class="item-right docblock-short"><p>TIM2 stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.DBG_WWDG_STOP_A.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_WWDG_STOP_A enum">DBG_WWDG_STOP_A</a></div><div class="item-right docblock-short"><p>WWDG stop in CPU1 debug</p>
</div></div></div><h2 id="types" class="small-section-header"><a href="#types">Type Definitions</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DBG_I2C2_STOP_A.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_I2C2_STOP_A type">DBG_I2C2_STOP_A</a></div><div class="item-right docblock-short"><p>I2C2 SMBUS timeout stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DBG_I2C2_STOP_R.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_I2C2_STOP_R type">DBG_I2C2_STOP_R</a></div><div class="item-right docblock-short"><p>Field <code>DBG_I2C2_STOP</code> reader - I2C2 SMBUS timeout stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DBG_I2C3_STOP_A.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_I2C3_STOP_A type">DBG_I2C3_STOP_A</a></div><div class="item-right docblock-short"><p>I2C3 SMBUS timeout stop in CPU1 debug</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DBG_I2C3_STOP_R.html" title="stm32wlxx_hal::pac::dbgmcu::apb1fzr1::DBG_I2C3_STOP_R type">DBG_I2C3_STOP_R</a></div><div class="item-right docblock-short"><p>Field <code>DBG_I2C3_STOP</code> reader - I2C3 SMBUS timeout stop in CPU1 debug</p>
</div></div></div></section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="stm32wlxx_hal" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.61.0-nightly (c274e4969 2022-03-05)" ></div>
</body></html>