+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |             adc_data_clk |                                                                        nolabel_line372/g_rst_clkdiv_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                         nolabel_line372/g_rst_clkdiv_state_complete_reg/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line281/R_csi_data_type_regd_reg[0]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line281/R_csi_data_type_regd_reg[1]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                                nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                                nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][71]_srl8/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                                nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line281/R_csi_data_type_regd_reg[2]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line281/R_csi_data_type_regd_reg[4]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line281/R_csi_data_type_regd_reg[3]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line281/R_csi_data_type_regd_reg[5]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line281/mipi_csi0/hs_tx_byte_d0_reg[5]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line281/mipi_csi0/hs_tx_byte_d1_reg[7]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line281/mipi_csi0/hs_tx_byte_d1_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line281/mipi_csi0/hs_tx_byte_d1_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line281/mipi_csi0/hs_tx_byte_d1_reg[6]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line281/mipi_csi0/hs_tx_byte_d0_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line281/mipi_csi0/hs_tx_byte_d0_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line281/mipi_csi0/hs_tx_byte_d0_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                                nolabel_line281/mipi_csi0/hs_crc_sel_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line281/mipi_csi0/OSERDESE2_lane_d1_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line281/mipi_csi0/OSERDESE2_lane_d0_inst/OCE|
|               clk_fpga_0 |               clk_fpga_0 |       nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/adcstream_state_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[5]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[4]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[8]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
