{
  "catalog": {
    "items": [
      {
        "name": "ver_ps_perf",
        "display": "Versal ACAP Processor Performance",
        "latest_revision": "1.0",
        "commit_id": "bf22c2b7f1d2b172319b94a330cfb929cf07e77d",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bf22c2b7f1d2b172319b94a330cfb929cf07e77d",
            "date": "25-06-2021:10:57:25",
            "history": "Added board Versal ACAP Processor Performance v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_ACAP_Processor_Performance",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "MPSoC_ext_platform",
        "display": "Extensible Platform ExampleDesign for MPSoC",
        "latest_revision": "1.0",
        "commit_id": "c47f02d4fe3cfd0a01dbd4b02abd6b0bfd79b0a0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "c47f02d4fe3cfd0a01dbd4b02abd6b0bfd79b0a0",
            "date": "29-06-2022:18:15:46",
            "history": "Added board Extensible Platform ExampleDesign for MPSoC v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MPSoC_Ext_Platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "MPSoC_ext_platform_part",
        "display": "MPSoC Extensible Embedded Platform (Part based)",
        "latest_revision": "1.0",
        "commit_id": "1db15a241945321f0f5971423df9369310b92565",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "1db15a241945321f0f5971423df9369310b92565",
            "date": "29-06-2022:18:15:46",
            "history": "Added board MPSoC Extensible Embedded Platform (Part based) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MPSoC_Ext_Platform_PartBased",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "TMR_Microblaze",
        "display": "TMR Microblaze Example Design",
        "latest_revision": "1.0",
        "commit_id": "0ed99c51783363f38736c16a62dd39b572e91ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "0ed99c51783363f38736c16a62dd39b572e91ab0",
            "date": "29-06-2022:18:15:46",
            "history": "Added board TMR Microblaze Example Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/TMR_Microblaze",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "axidma",
        "display": "AXI DMA",
        "latest_revision": "1.0",
        "commit_id": "7a5a3e457423ae82f5a8724b775708d4d057d426",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "7a5a3e457423ae82f5a8724b775708d4d057d426",
            "date": "29-06-2022:18:15:46",
            "history": "Added board AXI DMA v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/VCK190-AXIDMA-Example",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "multirategty",
        "display": "Multi-Rate GTY",
        "latest_revision": "1.0",
        "commit_id": "be797800f92367554de017f60c7c02141a5724ad",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "be797800f92367554de017f60c7c02141a5724ad",
            "date": "29-06-2022:18:15:46",
            "history": "Added board Multi-Rate GTY v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal Multi-Rate GTY",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_CPM_PCIe_Debug",
        "display": "Versal CPM Debug-over-PCIe",
        "latest_revision": "1.0",
        "commit_id": "7a5a3e457423ae82f5a8724b775708d4d057d426",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "7a5a3e457423ae82f5a8724b775708d4d057d426",
            "date": "29-06-2022:18:15:46",
            "history": "Added board Versal CPM Debug-over-PCIe v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIe_Debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ext_platform",
        "display": "Versal Extensible Embedded Platform",
        "latest_revision": "1.0",
        "commit_id": "41acc2545a63bcb076d3b52a5ec940d4fe16c794",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "41acc2545a63bcb076d3b52a5ec940d4fe16c794",
            "date": "29-06-2022:18:15:46",
            "history": "Added board Versal Extensible Embedded Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_Extensible_Embedded_Platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ext_platform_part",
        "display": "Versal Extensible Embedded Platform part_support",
        "latest_revision": "1.0",
        "commit_id": "63d2b206be7bf5d721f0f1acf97c88f2bb1dc431",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "63d2b206be7bf5d721f0f1acf97c88f2bb1dc431",
            "date": "29-06-2022:18:15:46",
            "history": "Added board Versal Extensible Embedded Platform part_support v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_Extensible_Embedded_Platform_Part",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cips_ddr_pl_debug",
        "display": "CIPS DDR PL Debug",
        "latest_revision": "1.0",
        "commit_id": "f1a2db0398c03235b5116e297cbc038f7552999b",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "f1a2db0398c03235b5116e297cbc038f7552999b",
            "date": "29-06-2022:18:15:46",
            "history": "Added board CIPS DDR PL Debug v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_ddr_pl_debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "soc_vip",
        "display": "Versal ACAP CIPS PS VIP",
        "latest_revision": "1.0",
        "commit_id": "b313e9df61105283879e5ea803fa33559758467f",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "b313e9df61105283879e5ea803fa33559758467f",
            "date": "29-06-2022:18:15:46",
            "history": "Added board Versal ACAP CIPS PS VIP v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_vip",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_mb_preset",
        "display": "Versal MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "8c59d95980c77cb55d166462f3f774f520883096",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "8c59d95980c77cb55d166462f3f774f520883096",
            "date": "29-06-2022:18:15:46",
            "history": "Added board Versal MicroBlaze Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_mb_preset",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "BFT",
        "display": "BFT",
        "latest_revision": "1.0",
        "commit_id": "be797800f92367554de017f60c7c02141a5724ad",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "be797800f92367554de017f60c7c02141a5724ad",
            "date": "29-06-2022:18:15:46",
            "history": "Added board BFT v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/bft",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpu_hdl",
        "display": "CPU (HDL)",
        "latest_revision": "1.0",
        "commit_id": "be797800f92367554de017f60c7c02141a5724ad",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "be797800f92367554de017f60c7c02141a5724ad",
            "date": "29-06-2022:18:15:46",
            "history": "Added board CPU (HDL) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/cpu_hdl",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpu_netlist",
        "display": "CPU (Synthesized)",
        "latest_revision": "1.0",
        "commit_id": "be797800f92367554de017f60c7c02141a5724ad",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "be797800f92367554de017f60c7c02141a5724ad",
            "date": "29-06-2022:18:15:46",
            "history": "Added board CPU (Synthesized) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/cpu_netlist",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "wave_gen",
        "display": "Wavegen (HDL)",
        "latest_revision": "1.0",
        "commit_id": "be797800f92367554de017f60c7c02141a5724ad",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "be797800f92367554de017f60c7c02141a5724ad",
            "date": "29-06-2022:18:15:46",
            "history": "Added board Wavegen (HDL) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/wave_gen",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_dfx_platform",
        "display": "Versal DFX Platform",
        "latest_revision": "1.0",
        "commit_id": "9969aaf7aa25e9a52e144ab59f90bf3ad4def55c",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "9969aaf7aa25e9a52e144ab59f90bf3ad4def55c",
            "date": "04-09-2022:17:21:13",
            "history": "Added board Versal DFX Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_dfx",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "chipscopy",
        "display": "ChipScoPy Example Design",
        "latest_revision": "1.0",
        "commit_id": "cee0a02a58cdc371cd1de223bfe22ec7743a1679",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "cee0a02a58cdc371cd1de223bfe22ec7743a1679",
            "date": "14-09-2022:18:19:45",
            "history": "Added board ChipScoPy Example Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/chipscopy",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_ibert_ced",
        "display": "Versal IBERT",
        "latest_revision": "1.0",
        "commit_id": "e51e18d95d3f0e9029d8a76bd73ab537c27e319a",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "e51e18d95d3f0e9029d8a76bd73ab537c27e319a",
            "date": "14-09-2022:18:19:45",
            "history": "Added board Versal IBERT v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_ibert_ced",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "hsdp_ced",
        "display": "Versal HSDP with Soft Aurora",
        "latest_revision": "1.0",
        "commit_id": "e51e18d95d3f0e9029d8a76bd73ab537c27e319a",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "e51e18d95d3f0e9029d8a76bd73ab537c27e319a",
            "date": "10-04-2023:17:54:50",
            "history": "Added board Versal HSDP with Soft Aurora v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/hsdp_ced",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_rp",
        "display": "Versal CPM Bridge RP Design",
        "latest_revision": "1.0",
        "commit_id": "816394686b12e29b2432bfd25642f38c6f8c35c5",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "816394686b12e29b2432bfd25642f38c6f8c35c5",
            "date": "15-10-2023:16:41:43",
            "history": "Added board Versal CPM Bridge RP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_Bridge_RP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_bmd_ep",
        "display": "Versal CPM PCIE BMD EP Design",
        "latest_revision": "1.0",
        "commit_id": "f512fdd9f2317f1827d20cec2c4e747b724664c1",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "f512fdd9f2317f1827d20cec2c4e747b724664c1",
            "date": "15-10-2023:17:45:27",
            "history": "Added board Versal CPM PCIE BMD EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_bmd",
        "display": "Versal CPM PCIE BMD EP Simulation Design",
        "latest_revision": "1.0",
        "commit_id": "f512fdd9f2317f1827d20cec2c4e747b724664c1",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "f512fdd9f2317f1827d20cec2c4e747b724664c1",
            "date": "15-10-2023:17:45:27",
            "history": "Added board Versal CPM PCIE BMD EP Simulation Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Simulation_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_pcie_pio",
        "display": "Versal CPM PCIE PIO EP Design",
        "latest_revision": "1.0",
        "commit_id": "816394686b12e29b2432bfd25642f38c6f8c35c5",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "816394686b12e29b2432bfd25642f38c6f8c35c5",
            "date": "15-10-2023:17:45:27",
            "history": "Added board Versal CPM PCIE PIO EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIE_PIO_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_pcie_qdma_ep",
        "display": "Versal CPM QDMA EP Design",
        "latest_revision": "1.0",
        "commit_id": "610d31c008958be2b07279238155bde08315732f",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "610d31c008958be2b07279238155bde08315732f",
            "date": "15-10-2023:17:45:27",
            "history": "Added board Versal CPM QDMA EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_qdma_ep_part",
        "display": "Versal CPM QDMA EP Design (Part based)",
        "latest_revision": "1.0",
        "commit_id": "610d31c008958be2b07279238155bde08315732f",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "610d31c008958be2b07279238155bde08315732f",
            "date": "15-10-2023:17:45:27",
            "history": "Added board Versal CPM QDMA EP Design (Part based) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_qdma",
        "display": "Versal CPM QDMA EP Simulation Design",
        "latest_revision": "1.0",
        "commit_id": "610d31c008958be2b07279238155bde08315732f",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "610d31c008958be2b07279238155bde08315732f",
            "date": "15-10-2023:17:45:27",
            "history": "Added board Versal CPM QDMA EP Simulation Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Simulation_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_preset",
        "display": "MicroBlaze Design PresetsMicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "927814bb34b7833d28a413bdceb3cc1c20a37e15",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "927814bb34b7833d28a413bdceb3cc1c20a37e15",
            "date": "09-01-2024:07:18:23",
            "history": "Added board MicroBlaze Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zynq7000_preset",
        "display": "Zynq-7000 Design Presets",
        "latest_revision": "1.0",
        "commit_id": "1db15a241945321f0f5971423df9369310b92565",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "1db15a241945321f0f5971423df9369310b92565",
            "date": "09-01-2024:07:18:23",
            "history": "Added board Zynq-7000 Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq-7000_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mpsoc_preset",
        "display": "Zynq UltraScale+ MPSoC Design Presets",
        "latest_revision": "1.0",
        "commit_id": "1db15a241945321f0f5971423df9369310b92565",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "1db15a241945321f0f5971423df9369310b92565",
            "date": "09-01-2024:07:18:23",
            "history": "Added board Zynq UltraScale+ MPSoC Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq_UltraScale+_MPSoC_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_CPM_Tandem_PCIe_DFX",
        "display": "Versal CPM Tandem PCIe and DFX",
        "latest_revision": "2.0",
        "commit_id": "fe1f481b5c3fcfbfa3168c8faaa5caf2667b37dd",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "fe1f481b5c3fcfbfa3168c8faaa5caf2667b37dd",
            "date": "10-01-2024:17:34:47",
            "history": "Added board Versal CPM Tandem PCIe and DFX v2.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_Tandem_PCIe_DFX",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "microblaze_v_preset",
        "display": "MicroBlaze V Design Presets",
        "latest_revision": "1.0",
        "commit_id": "e6dc99424f225445669cc39777203df21e685869",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "e6dc99424f225445669cc39777203df21e685869",
            "date": "18-01-2024:10:47:27",
            "history": "Added board MicroBlaze V Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze_V_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_mb_v_preset",
        "display": "Versal MicroBlaze V Design Presets",
        "latest_revision": "1.0",
        "commit_id": "d4607513f47576bf08754af728c202fb66415ebc",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "d4607513f47576bf08754af728c202fb66415ebc",
            "date": "18-01-2024:10:47:27",
            "history": "Added board Versal MicroBlaze V Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_microblaze_v_preset",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "kria_starter_kit",
        "display": "Kria Starter Kit Example design",
        "latest_revision": "1.0",
        "commit_id": "240c7127d9256256c47246b45ae3bb8e907280ad",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "240c7127d9256256c47246b45ae3bb8e907280ad",
            "date": "22-01-2024:11:26:57",
            "history": "Added board Kria Starter Kit Example design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/kria_starter_kit_design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "two_port_switch",
        "display": "Versal CPM5 Two Port Switch Design",
        "latest_revision": "1.0",
        "commit_id": "610d31c008958be2b07279238155bde08315732f",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "610d31c008958be2b07279238155bde08315732f",
            "date": "31-05-2024:17:49:14",
            "history": "Added board Versal CPM5 Two Port Switch Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM5_Two_Port_Switch_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_preset_xcsu",
        "display": "MicroBlaze Design Presets (Spartan UltraScale+)",
        "latest_revision": "1.0",
        "commit_id": "7e46425bed51b5f33a75022d9c2352ee53bb337e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "7e46425bed51b5f33a75022d9c2352ee53bb337e",
            "date": "10-12-2024:17:27:43",
            "history": "Added board MicroBlaze Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/mb_preset_xcsu",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_v_preset_xcsu",
        "display": "MicroBlaze V Design Presets (Spartan UltraScale+)",
        "latest_revision": "1.0",
        "commit_id": "7e46425bed51b5f33a75022d9c2352ee53bb337e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "7e46425bed51b5f33a75022d9c2352ee53bb337e",
            "date": "11-12-2024:12:36:19",
            "history": "Added board MicroBlaze V Design Presets (Spartan UltraScale+) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/mb_v_preset_xcsu",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_MMI_PCIe_EP_Design",
        "display": "Versal MMI PCIe EP Design",
        "latest_revision": "1.0",
        "commit_id": "e08797ffbb734dc27c5a5e50e011bdc47c61fcc0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "e08797ffbb734dc27c5a5e50e011bdc47c61fcc0",
            "date": "18-02-2025:06:49:48",
            "history": "Added board Versal MMI PCIe EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_MMI_PCIe_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_MMI_PCIe_RP_Design",
        "display": "Versal MMI PCIe RP Design",
        "latest_revision": "1.0",
        "commit_id": "e08797ffbb734dc27c5a5e50e011bdc47c61fcc0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "e08797ffbb734dc27c5a5e50e011bdc47c61fcc0",
            "date": "18-02-2025:06:49:48",
            "history": "Added board Versal MMI PCIe RP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_MMI_PCIe_RP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_MMI_DPDC_USB_designs",
        "display": "Versal MMI DPDC USB Designs",
        "latest_revision": "1.0",
        "commit_id": "dce5e0c628e1ed2e6307254d6c14b4e87ffcc9df",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "dce5e0c628e1ed2e6307254d6c14b4e87ffcc9df",
            "date": "24-02-2025:06:34:54",
            "history": "Added board Versal MMI DPDC USB Designs v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_MMI_DPDC_USB_Designs",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vmpm1369_emb_base",
        "display": "VM-P-M1369 Embedded Base Platform (Part based)",
        "latest_revision": "1.0",
        "commit_id": "cf3df06dbcd85a88e4dfe6f4ad3161d0e935b36e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "cf3df06dbcd85a88e4dfe6f4ad3161d0e935b36e",
            "date": "13-03-2025:09:29:32",
            "history": "Added board VM-P-M1369 Embedded Base Platform (Part based) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/vm_p_m1369_embedded_base_platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_CPM_Tandem_PCIe_DFX",
        "display": "Versal CPM Tandem PCIe and DFX",
        "latest_revision": "2.0",
        "commit_id": "c5cd82dc5d2c28bfb6791e123c3f4bb3705e3140",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "c5cd82dc5d2c28bfb6791e123c3f4bb3705e3140",
            "date": "18-03-2025:17:09:13",
            "history": "Added board Versal CPM Tandem PCIe and DFX v2.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_Accel_Sys_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_comn_platform",
        "display": "Versal Embedded Common Platform",
        "latest_revision": "2.0",
        "commit_id": "b313e9df61105283879e5ea803fa33559758467f",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "b313e9df61105283879e5ea803fa33559758467f",
            "date": "11-08-2025:08:41:33",
            "history": "Added board Versal Embedded Common Platform v2.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_common_platform/2.0",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "pl_pcie_qdma_rp",
        "display": "Versal PL QDMA EP Design",
        "latest_revision": "1.0",
        "commit_id": "7be86a42d12612476d91a641c9b20029ac428d8d",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "7be86a42d12612476d91a641c9b20029ac428d8d",
            "date": "26-09-2025:12:11:53",
            "history": "Added board Versal PL QDMA EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_PL_QDMA_RP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      }
    ],
    "categories": [
      {
        "name": "single_part",
        "display_name": "Single Part",
        "description": "This category represents all the boards which have single part",
        "parent": ""
      },
      {
        "name": "multi_part",
        "display_name": "Multi Part",
        "description": "This category represents all the boards which have multi part",
        "parent": ""
      },
      {
        "name": "daughter_card",
        "display_name": "Daughter Card",
        "description": "This category represents all the boards which are daughter cards",
        "parent": ""
      },
      {
        "name": "misc",
        "display_name": "Misc",
        "description": "This category represents miscellaneous variety of boards",
        "default": true,
        "parent": ""
      },
      {
        "name": "examples",
        "display_name": "Examples",
        "description": "This category represents configurable example designs",
        "default": true,
        "parent": ""
      }
    ]
  },
  "_major": 1,
  "_minor": 0
}
