{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747845746410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747845746411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 19:42:26 2025 " "Processing started: Wed May 21 19:42:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747845746411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845746411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845746411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747845746548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "src/fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/fpga_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/system_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "src/system_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752980 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/mux4.v " "Can't analyze file -- file src/mux4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747845752981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "src/dmem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "src/regfile.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752981 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(35) " "Verilog HDL warning at mem_xbar.v(35): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(36) " "Verilog HDL warning at mem_xbar.v(36): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(37) " "Verilog HDL warning at mem_xbar.v(37): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(50) " "Verilog HDL warning at mem_xbar.v(50): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(51) " "Verilog HDL warning at mem_xbar.v(51): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(52) " "Verilog HDL warning at mem_xbar.v(52): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(62) " "Verilog HDL warning at mem_xbar.v(62): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(65) " "Verilog HDL warning at mem_xbar.v(65): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(66) " "Verilog HDL warning at mem_xbar.v(66): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(67) " "Verilog HDL warning at mem_xbar.v(67): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(70) " "Verilog HDL warning at mem_xbar.v(70): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(71) " "Verilog HDL warning at mem_xbar.v(71): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(72) " "Verilog HDL warning at mem_xbar.v(72): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_xbar.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mem_xbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_xbar " "Found entity 1: mem_xbar" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file src/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "src/imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/imem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "src/cpu_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752985 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(1) " "Verilog HDL warning at instr.vh(1): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 1 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(2) " "Verilog HDL warning at instr.vh(2): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 2 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(4) " "Verilog HDL warning at instr.vh(4): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 4 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(5) " "Verilog HDL warning at instr.vh(5): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 5 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(7) " "Verilog HDL warning at instr.vh(7): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(8) " "Verilog HDL warning at instr.vh(8): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(9) " "Verilog HDL warning at instr.vh(9): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(10) " "Verilog HDL warning at instr.vh(10): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(11) " "Verilog HDL warning at instr.vh(11): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(12) " "Verilog HDL warning at instr.vh(12): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(14) " "Verilog HDL warning at instr.vh(14): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(15) " "Verilog HDL warning at instr.vh(15): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(16) " "Verilog HDL warning at instr.vh(16): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(17) " "Verilog HDL warning at instr.vh(17): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(18) " "Verilog HDL warning at instr.vh(18): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(20) " "Verilog HDL warning at instr.vh(20): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(21) " "Verilog HDL warning at instr.vh(21): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(22) " "Verilog HDL warning at instr.vh(22): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(24) " "Verilog HDL warning at instr.vh(24): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(25) " "Verilog HDL warning at instr.vh(25): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(26) " "Verilog HDL warning at instr.vh(26): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(27) " "Verilog HDL warning at instr.vh(27): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(28) " "Verilog HDL warning at instr.vh(28): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(29) " "Verilog HDL warning at instr.vh(29): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(30) " "Verilog HDL warning at instr.vh(30): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(31) " "Verilog HDL warning at instr.vh(31): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(32) " "Verilog HDL warning at instr.vh(32): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752987 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(34) " "Verilog HDL warning at instr.vh(34): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(35) " "Verilog HDL warning at instr.vh(35): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(36) " "Verilog HDL warning at instr.vh(36): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(37) " "Verilog HDL warning at instr.vh(37): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(38) " "Verilog HDL warning at instr.vh(38): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(39) " "Verilog HDL warning at instr.vh(39): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(40) " "Verilog HDL warning at instr.vh(40): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(41) " "Verilog HDL warning at instr.vh(41): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(42) " "Verilog HDL warning at instr.vh(42): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(43) " "Verilog HDL warning at instr.vh(43): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cmp.v(19) " "Verilog HDL warning at cmp.v(19): extended using \"x\" or \"z\"" {  } { { "src/cmp.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cmp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "src/cmp.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cmp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752989 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(23) " "Verilog HDL warning at alu.v(23): extended using \"x\" or \"z\"" {  } { { "src/alu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/alu.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752990 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.v(31) " "Verilog HDL warning at lsu.v(31): extended using \"x\" or \"z\"" {  } { { "src/lsu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lsu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "src/lsu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "src/hex_display.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mmio_xbar.v(13) " "Verilog HDL warning at mmio_xbar.v(13): extended using \"x\" or \"z\"" {  } { { "src/mmio_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mmio_xbar.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mmio_xbar.v(22) " "Verilog HDL warning at mmio_xbar.v(22): extended using \"x\" or \"z\"" {  } { { "src/mmio_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mmio_xbar.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845752991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mmio_xbar.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mmio_xbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmio_xbar " "Found entity 1: mmio_xbar" {  } { { "src/mmio_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mmio_xbar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctrl_74hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ctrl_74hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_74hc595 " "Found entity 1: ctrl_74hc595" {  } { { "src/ctrl_74hc595.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/ctrl_74hc595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera/ram1rw32x256.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera/ram1rw32x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1rw32x256 " "Found entity 1: ram1rw32x256" {  } { { "src/altera/ram1rw32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/ram1rw32x256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera/imem1r32x256.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera/imem1r32x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem1r32x256 " "Found entity 1: imem1r32x256" {  } { { "src/altera/imem1r32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845752993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845752993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747845753031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_top system_top:system_top " "Elaborating entity \"system_top\" for hierarchy \"system_top:system_top\"" {  } { { "src/fpga_top.v" "system_top" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/fpga_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845753032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top system_top:system_top\|cpu_top:cpu_top " "Elaborating entity \"cpu_top\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\"" {  } { { "src/system_top.v" "cpu_top" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845753033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem system_top:system_top\|cpu_top:cpu_top\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\"" {  } { { "src/cpu_top.v" "imem" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845753034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem1r32x256 system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256 " "Elaborating entity \"imem1r32x256\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\"" {  } { { "src/imem.v" "imem1r32x256" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/imem.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845753040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\"" {  } { { "src/altera/imem1r32x256.v" "altsyncram_component" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845753072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\"" {  } { { "src/altera/imem1r32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845753072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file samples/fib_fpga.mif " "Parameter \"init_file\" = \"samples/fib_fpga.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845753073 ""}  } { { "src/altera/imem1r32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747845753073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9mc1 " "Found entity 1: altsyncram_9mc1" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845753109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845753109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9mc1 system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated " "Elaborating entity \"altsyncram_9mc1\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845753109 ""}
{ "Error" "ECDB_CDB_FILE_NOT_FOUND_FOR_ROM" "samples/fib_fpga.mif ALTSYNCRAM " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File samples/fib_fpga.mif for ROM instance ALTSYNCRAM" {  } { { "src/altera/imem1r32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v" 90 0 0 } }  } 0 127001 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845753112 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated " "Can't elaborate user hierarchy \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845753128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.map.smsg " "Generated suppressed messages file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845753151 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747845753181 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 21 19:42:33 2025 " "Processing ended: Wed May 21 19:42:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747845753181 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747845753181 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747845753181 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845753181 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845753786 ""}
