Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Feb 12 02:43:40 2023
| Host         : r7cad-tsmc40r3 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
| Design       : ember_fpga_wrapper
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
             Violations waived: 15
+--------+----------+---------------------------------------------------+------------+
| Rule   | Severity | Description                                       | Violations |
+--------+----------+---------------------------------------------------+------------+
| XDCC-2 | Warning  | Scoped Non-Timing constraint/property overwritten | 1          |
+--------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on reset overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc (Line: 16)
Previous Source: /sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc (Line: 3)
Related violations: <none>


