mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Scalability': File exists
> Benchmarks for BWA 0.7.15: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2592599.MEM-Scalability.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3370.458 CPU sec, 66.766 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 4071.201 CPU sec, 64.489 real sec
[M::mem_process_seqs] Processed 6336634 reads in 4083.278 CPU sec, 65.044 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1672.714 CPU sec, 26.556 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 255.687 sec; CPU: 13243.267 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2592599.MEM-Scalability.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.776 CPU sec, 22.736 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.081 CPU sec, 22.617 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.621 CPU sec, 22.559 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.456 CPU sec, 22.637 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.900 CPU sec, 22.983 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.232 CPU sec, 22.941 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.579 CPU sec, 23.176 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.331 CPU sec, 22.478 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.331 CPU sec, 22.579 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.282 CPU sec, 22.574 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.310 CPU sec, 22.813 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.516 CPU sec, 22.837 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 189.535 CPU sec, 23.487 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.770 CPU sec, 22.377 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.590 CPU sec, 22.371 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.375 CPU sec, 22.213 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.000 CPU sec, 22.430 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.429 CPU sec, 22.462 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.501 CPU sec, 22.499 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.517 CPU sec, 22.852 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.675 CPU sec, 22.513 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.787 CPU sec, 22.151 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.447 CPU sec, 22.463 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.877 CPU sec, 22.675 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.847 CPU sec, 22.883 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.814 CPU sec, 22.680 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.400 CPU sec, 23.006 real sec
[M::mem_process_seqs] Processed 148902 reads in 38.328 CPU sec, 4.615 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 621.096 sec; CPU: 4995.770 sec

 Performance counter stats for './bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,612,744,535 cache-misses                                                  (21.58%)
S0       16  3,212,643,729,481 cycles                    #    0.000 GHz                      (22.11%)
S0       16  2,854,644,447,113 instructions              #   14.16  insns per cycle        
                                             #    0.08  stalled cycles per insn  (28.24%)
S0       16          1,898,127 cs                                                            (100.00%)
S0       16              2,110 migrations                                                    (100.00%)
S0       16            175,056 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,561,032,687,602 idle-cycles-frontend      #  1765.94% frontend cycles idle     (19.47%)
S0       16  1,980,380,987,475 idle-cycles-backend       #  982.08% backend  cycles idle     (17.21%)
S0       16    923,905,572,623 L1-dcache-loads                                               (23.15%)
S0       16     12,088,550,425 L1-dcache-load-misses     #   20.09% of all L1-dcache hits    (28.61%)
S0       16     12,716,242,610 L1-dcache-stores                                              (27.64%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.91%)
S0       16      2,610,191,668 L1-icache-load-misses                                         (26.90%)
S0       16     15,709,220,198 LLC-loads                                                     (11.53%)
S0       16      9,025,914,941 LLC-stores                                                    (11.65%)
S0       16    <not supported> LLC-prefetches          
S0       16    966,156,633,657 dTLB-loads                                                    (17.02%)
S0       16        957,912,184 dTLB-load-misses          #    1.56% of all dTLB cache hits   (15.86%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    709,594,186,560 iTLB-loads                                                    (16.13%)
S0       16          9,925,710 iTLB-load-misses          #    0.02% of all iTLB cache hits   (10.66%)
S0       16    254,199,700,165 branch-loads                                                  (16.34%)
S0       16     16,611,937,369 branch-load-misses                                            (22.00%)
S1       16      2,469,606,345 cache-misses                                                  (22.02%)
S1       16  3,228,318,041,065 cycles                    #    0.000 GHz                      (22.20%)
S1       16  2,889,145,725,462 instructions              #    0.00  insns per cycle          (27.80%)
S1       16          1,578,051 cs                                                            (100.00%)
S1       16              1,360 migrations                                                    (100.00%)
S1       16            149,942 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,732,133,323,897 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.00%)
S1       16  1,983,365,915,346 idle-cycles-backend       #    0.00% backend  cycles idle     (16.55%)
S1       16    921,525,199,771 L1-dcache-loads                                               (22.35%)
S1       16     11,831,201,764 L1-dcache-load-misses                                         (28.07%)
S1       16     12,195,172,023 L1-dcache-stores                                              (28.22%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.15%)
S1       16      2,426,134,984 L1-icache-load-misses                                         (28.60%)
S1       16     15,197,086,133 LLC-loads                                                     (11.15%)
S1       16      9,091,607,432 LLC-stores                                                    (10.88%)
S1       16    <not supported> LLC-prefetches          
S1       16    966,766,506,477 dTLB-loads                                                    (16.20%)
S1       16        932,241,662 dTLB-load-misses                                              (16.20%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    670,988,294,681 iTLB-loads                                                    (16.25%)
S1       16          8,427,092 iTLB-load-misses                                              (11.00%)
S1       16    242,155,067,977 branch-loads                                                  (16.52%)
S1       16     16,436,261,742 branch-load-misses                                            (22.01%)
S2       16      2,978,772,864 cache-misses                                                  (22.11%)
S2       16  3,190,020,033,928 cycles                    #    0.000 GHz                      (21.20%)
S2       16  2,778,273,200,770 instructions              #    0.00  insns per cycle          (28.06%)
S2       16          2,007,428 cs                                                            (100.00%)
S2       16              5,293 migrations                                                    (100.00%)
S2       16            110,172 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,860,937,530,526 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.11%)
S2       16  1,922,837,668,031 idle-cycles-backend       #    0.00% backend  cycles idle     (17.28%)
S2       16    909,967,522,679 L1-dcache-loads                                               (23.50%)
S2       16     12,763,240,895 L1-dcache-load-misses                                         (27.03%)
S2       16     13,553,688,549 L1-dcache-stores                                              (27.99%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.74%)
S2       16      2,941,174,675 L1-icache-load-misses                                         (25.54%)
S2       16     17,024,932,624 LLC-loads                                                     (13.08%)
S2       16      9,414,222,007 LLC-stores                                                    (12.77%)
S2       16    <not supported> LLC-prefetches          
S2       16    949,341,873,531 dTLB-loads                                                    (18.57%)
S2       16        905,173,826 dTLB-load-misses                                              (17.43%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    670,247,526,728 iTLB-loads                                                    (16.53%)
S2       16          7,691,199 iTLB-load-misses                                              (11.21%)
S2       16    244,621,828,931 branch-loads                                                  (16.59%)
S2       16     15,410,629,088 branch-load-misses                                            (22.19%)
S3       16      2,573,050,296 cache-misses                                                  (22.05%)
S3       16  3,274,703,968,786 cycles                    #    0.000 GHz                      (21.95%)
S3       16  3,257,146,440,530 instructions              #    0.00  insns per cycle          (28.17%)
S3       16          1,809,569 cs                                                            (100.00%)
S3       16              1,442 migrations                                                    (100.00%)
S3       16            122,186 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,658,726,695,339 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.25%)
S3       16  1,877,502,852,567 idle-cycles-backend       #    0.00% backend  cycles idle     (16.20%)
S3       16  1,094,864,687,655 L1-dcache-loads                                               (21.89%)
S3       16     14,255,425,876 L1-dcache-load-misses                                         (26.47%)
S3       16     15,215,638,198 L1-dcache-stores                                              (26.76%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.00%)
S3       16      2,633,480,172 L1-icache-load-misses                                         (25.82%)
S3       16     16,176,723,719 LLC-loads                                                     (12.51%)
S3       16     10,108,183,000 LLC-stores                                                    (11.55%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,042,800,247,463 dTLB-loads                                                    (17.22%)
S3       16      1,020,928,442 dTLB-load-misses                                              (16.70%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    709,945,179,753 iTLB-loads                                                    (16.38%)
S3       16          8,565,252 iTLB-load-misses                                              (11.60%)
S3       16    270,424,874,293 branch-loads                                                  (17.38%)
S3       16     18,215,256,719 branch-load-misses                                            (22.93%)

     621.105483404 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2592599.MEM-Scalability.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 391.334 CPU sec, 24.399 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.156 CPU sec, 23.787 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.670 CPU sec, 24.142 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.681 CPU sec, 24.051 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.664 CPU sec, 23.809 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.789 CPU sec, 24.128 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 391.140 CPU sec, 24.254 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.051 CPU sec, 23.544 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.498 CPU sec, 23.803 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.409 CPU sec, 24.111 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.812 CPU sec, 23.815 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.777 CPU sec, 23.995 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.705 CPU sec, 24.298 real sec
[M::mem_process_seqs] Processed 940982 reads in 238.082 CPU sec, 14.693 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 334.532 sec; CPU: 5285.457 sec

 Performance counter stats for './bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,879,886,725 cache-misses                                                  (23.26%)
S0       16  3,415,648,780,777 cycles                    #    0.000 GHz                      (22.19%)
S0       16  2,810,361,840,797 instructions              #   13.18  insns per cycle        
                                             #    0.08  stalled cycles per insn  (28.47%)
S0       16          2,410,788 cs                                                            (100.00%)
S0       16              1,399 migrations                                                    (100.00%)
S0       16            228,012 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,914,324,337,511 idle-cycles-frontend      #  1836.39% frontend cycles idle     (17.63%)
S0       16  2,203,395,616,944 idle-cycles-backend       #  1033.72% backend  cycles idle     (16.26%)
S0       16    951,905,405,129 L1-dcache-loads                                               (21.48%)
S0       16     13,207,928,527 L1-dcache-load-misses     #   21.97% of all L1-dcache hits    (26.85%)
S0       16     14,519,361,766 L1-dcache-stores                                              (26.81%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.71%)
S0       16      3,211,508,184 L1-icache-load-misses                                         (26.59%)
S0       16     17,367,259,081 LLC-loads                                                     (10.92%)
S0       16      9,351,722,104 LLC-stores                                                    (11.11%)
S0       16    <not supported> LLC-prefetches          
S0       16    931,284,046,997 dTLB-loads                                                    (16.85%)
S0       16      1,147,635,884 dTLB-load-misses          #    1.88% of all dTLB cache hits   (16.91%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    642,970,179,887 iTLB-loads                                                    (16.89%)
S0       16         25,676,567 iTLB-load-misses          #    0.06% of all iTLB cache hits   (11.53%)
S0       16    241,742,663,256 branch-loads                                                  (17.21%)
S0       16     15,632,931,971 branch-load-misses                                            (22.79%)
S1       16      2,411,618,745 cache-misses                                                  (21.07%)
S1       16  3,417,951,179,125 cycles                    #    0.000 GHz                      (22.29%)
S1       16  2,827,966,108,354 instructions              #    0.00  insns per cycle          (28.00%)
S1       16          1,940,747 cs                                                            (100.00%)
S1       16                685 migrations                                                    (100.00%)
S1       16             96,786 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,533,824,228,474 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.53%)
S1       16  2,102,717,202,923 idle-cycles-backend       #    0.00% backend  cycles idle     (17.11%)
S1       16    919,742,449,353 L1-dcache-loads                                               (22.49%)
S1       16     12,044,219,995 L1-dcache-load-misses                                         (27.92%)
S1       16     12,781,513,149 L1-dcache-stores                                              (27.58%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.21%)
S1       16      2,657,272,481 L1-icache-load-misses                                         (27.08%)
S1       16     15,555,019,151 LLC-loads                                                     (10.93%)
S1       16      9,052,747,874 LLC-stores                                                    (11.00%)
S1       16    <not supported> LLC-prefetches          
S1       16    927,944,927,467 dTLB-loads                                                    (16.63%)
S1       16      1,095,943,401 dTLB-load-misses                                              (17.01%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    622,683,805,071 iTLB-loads                                                    (16.68%)
S1       16         24,072,665 iTLB-load-misses                                              (11.10%)
S1       16    228,826,246,158 branch-loads                                                  (16.60%)
S1       16     15,878,350,191 branch-load-misses                                            (21.94%)
S2       16      2,735,992,499 cache-misses                                                  (22.20%)
S2       16  3,381,500,757,953 cycles                    #    0.000 GHz                      (21.14%)
S2       16  2,929,987,848,831 instructions              #    0.00  insns per cycle          (27.20%)
S2       16          1,895,375 cs                                                            (100.00%)
S2       16              1,811 migrations                                                    (100.00%)
S2       16            137,052 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,592,415,598,651 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.25%)
S2       16  2,100,513,028,481 idle-cycles-backend       #    0.00% backend  cycles idle     (16.60%)
S2       16    921,334,190,241 L1-dcache-loads                                               (23.11%)
S2       16     12,064,548,815 L1-dcache-load-misses                                         (26.39%)
S2       16     12,671,892,909 L1-dcache-stores                                              (27.43%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.08%)
S2       16      2,751,814,189 L1-icache-load-misses                                         (26.71%)
S2       16     15,549,213,270 LLC-loads                                                     (13.41%)
S2       16      8,877,592,053 LLC-stores                                                    (11.17%)
S2       16    <not supported> LLC-prefetches          
S2       16    963,294,819,900 dTLB-loads                                                    (17.30%)
S2       16      1,168,139,744 dTLB-load-misses                                              (17.01%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    687,876,412,347 iTLB-loads                                                    (16.22%)
S2       16         25,519,320 iTLB-load-misses                                              (11.02%)
S2       16    247,708,477,662 branch-loads                                                  (16.79%)
S2       16     17,045,251,231 branch-load-misses                                            (22.67%)
S3       16      2,715,742,946 cache-misses                                                  (22.35%)
S3       16  3,426,684,649,532 cycles                    #    0.000 GHz                      (22.12%)
S3       16  3,328,979,307,022 instructions              #    0.00  insns per cycle          (27.74%)
S3       16          2,158,591 cs                                                            (100.00%)
S3       16                857 migrations                                                    (100.00%)
S3       16            262,460 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,608,989,405,723 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.74%)
S3       16  1,934,333,205,492 idle-cycles-backend       #    0.00% backend  cycles idle     (16.76%)
S3       16  1,054,628,483,326 L1-dcache-loads                                               (22.17%)
S3       16     13,524,428,367 L1-dcache-load-misses                                         (27.67%)
S3       16     14,221,563,276 L1-dcache-stores                                              (27.83%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.59%)
S3       16      2,667,403,194 L1-icache-load-misses                                         (27.41%)
S3       16     17,196,249,691 LLC-loads                                                     (10.98%)
S3       16     10,388,541,474 LLC-stores                                                    (11.32%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,079,309,708,741 dTLB-loads                                                    (16.80%)
S3       16      1,314,966,735 dTLB-load-misses                                              (16.67%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    765,777,709,329 iTLB-loads                                                    (16.69%)
S3       16         28,646,810 iTLB-load-misses                                              (11.38%)
S3       16    278,809,260,748 branch-loads                                                  (16.82%)
S3       16     19,048,286,650 branch-load-misses                                            (22.24%)

     334.610667402 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2592599.MEM-Scalability.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1016.501 CPU sec, 32.228 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1049.349 CPU sec, 32.631 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1041.460 CPU sec, 32.334 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1054.261 CPU sec, 32.751 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1048.990 CPU sec, 32.528 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1045.540 CPU sec, 32.546 real sec
[M::mem_process_seqs] Processed 2525154 reads in 849.429 CPU sec, 26.461 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 234.154 sec; CPU: 7118.175 sec

 Performance counter stats for './bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,051,772,967 cache-misses                                                  (21.04%)
S0       16  4,573,426,735,399 cycles                    #    0.000 GHz                      (22.61%)
S0       16  2,779,339,838,416 instructions              #    9.76  insns per cycle        
                                             #    0.10  stalled cycles per insn  (28.54%)
S0       16          2,610,098 cs                                                            (100.00%)
S0       16              1,443 migrations                                                    (100.00%)
S0       16            397,825 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,500,185,395,427 idle-cycles-frontend      #  1579.57% frontend cycles idle     (18.61%)
S0       16  3,065,213,478,742 idle-cycles-backend       #  1075.89% backend  cycles idle     (17.60%)
S0       16    872,139,007,058 L1-dcache-loads                                               (22.95%)
S0       16     11,853,679,363 L1-dcache-load-misses     #   20.27% of all L1-dcache hits    (28.37%)
S0       16     12,672,217,726 L1-dcache-stores                                              (27.97%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.52%)
S0       16      3,052,794,542 L1-icache-load-misses                                         (27.26%)
S0       16     16,327,258,096 LLC-loads                                                     (11.11%)
S0       16      9,032,879,985 LLC-stores                                                    (11.07%)
S0       16    <not supported> LLC-prefetches          
S0       16    934,216,438,814 dTLB-loads                                                    (16.42%)
S0       16      1,440,906,200 dTLB-load-misses          #    2.33% of all dTLB cache hits   (16.39%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    658,070,244,554 iTLB-loads                                                    (16.17%)
S0       16         80,668,094 iTLB-load-misses          #    0.19% of all iTLB cache hits   (10.64%)
S0       16    246,924,746,572 branch-loads                                                  (16.09%)
S0       16     16,485,522,158 branch-load-misses                                            (21.52%)
S1       16      2,662,856,407 cache-misses                                                  (21.82%)
S1       16  4,578,095,189,111 cycles                    #    0.000 GHz                      (22.14%)
S1       16  2,792,617,168,259 instructions              #    0.00  insns per cycle          (27.96%)
S1       16          2,027,079 cs                                                            (100.00%)
S1       16                537 migrations                                                    (100.00%)
S1       16            144,273 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,482,262,604,313 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.49%)
S1       16  3,086,955,521,847 idle-cycles-backend       #    0.00% backend  cycles idle     (17.48%)
S1       16    853,832,195,931 L1-dcache-loads                                               (23.24%)
S1       16     11,103,116,080 L1-dcache-load-misses                                         (28.95%)
S1       16     11,723,862,218 L1-dcache-stores                                              (28.47%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.35%)
S1       16      2,667,507,497 L1-icache-load-misses                                         (28.11%)
S1       16     14,940,108,241 LLC-loads                                                     (11.03%)
S1       16      8,612,016,643 LLC-stores                                                    (10.60%)
S1       16    <not supported> LLC-prefetches          
S1       16    916,700,337,222 dTLB-loads                                                    (16.09%)
S1       16      1,423,360,003 dTLB-load-misses                                              (16.14%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    636,271,428,463 iTLB-loads                                                    (16.16%)
S1       16         77,030,170 iTLB-load-misses                                              (10.69%)
S1       16    233,567,460,848 branch-loads                                                  (16.26%)
S1       16     16,369,559,533 branch-load-misses                                            (21.48%)
S2       16      2,992,347,508 cache-misses                                                  (21.28%)
S2       16  4,599,647,380,234 cycles                    #    0.000 GHz                      (21.16%)
S2       16  3,010,072,923,155 instructions              #    0.00  insns per cycle          (28.01%)
S2       16          2,194,739 cs                                                            (100.00%)
S2       16              2,277 migrations                                                    (100.00%)
S2       16            152,534 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  4,514,344,553,949 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.29%)
S2       16  3,139,619,489,122 idle-cycles-backend       #    0.00% backend  cycles idle     (15.18%)
S2       16    954,764,290,841 L1-dcache-loads                                               (24.04%)
S2       16     12,622,288,055 L1-dcache-load-misses                                         (28.19%)
S2       16     12,850,928,058 L1-dcache-stores                                              (28.53%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.92%)
S2       16      3,033,417,975 L1-icache-load-misses                                         (26.51%)
S2       16     16,356,069,044 LLC-loads                                                     (13.88%)
S2       16      9,325,405,040 LLC-stores                                                    (13.84%)
S2       16    <not supported> LLC-prefetches          
S2       16    988,359,815,949 dTLB-loads                                                    (19.12%)
S2       16      1,542,513,319 dTLB-load-misses                                              (18.63%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    683,794,932,645 iTLB-loads                                                    (15.59%)
S2       16         80,402,280 iTLB-load-misses                                              (10.75%)
S2       16    250,830,079,780 branch-loads                                                  (16.49%)
S2       16     17,278,700,002 branch-load-misses                                            (22.36%)
S3       16      3,287,389,877 cache-misses                                                  (21.82%)
S3       16  4,482,411,286,246 cycles                    #    0.000 GHz                      (22.18%)
S3       16  3,286,003,684,063 instructions              #    0.00  insns per cycle          (27.99%)
S3       16          2,580,463 cs                                                            (100.00%)
S3       16              3,152 migrations                                                    (100.00%)
S3       16            462,379 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,555,390,596,472 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.31%)
S3       16  2,935,396,403,498 idle-cycles-backend       #    0.00% backend  cycles idle     (17.42%)
S3       16  1,061,095,202,585 L1-dcache-loads                                               (23.60%)
S3       16     14,472,236,883 L1-dcache-load-misses                                         (28.84%)
S3       16     15,362,792,971 L1-dcache-stores                                              (28.23%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.11%)
S3       16      3,363,989,024 L1-icache-load-misses                                         (27.51%)
S3       16     19,987,523,362 LLC-loads                                                     (11.41%)
S3       16     11,214,916,171 LLC-stores                                                    (11.66%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,125,713,689,236 dTLB-loads                                                    (17.03%)
S3       16      1,748,019,885 dTLB-load-misses                                              (15.73%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    792,915,031,094 iTLB-loads                                                    (16.00%)
S3       16         90,527,999 iTLB-load-misses                                              (10.86%)
S3       16    287,670,090,054 branch-loads                                                  (16.23%)
S3       16     19,006,297,573 branch-load-misses                                            (21.62%)

     234.321620248 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2592599.MEM-Scalability.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2180.771 CPU sec, 48.815 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2348.094 CPU sec, 48.947 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2316.282 CPU sec, 47.926 real sec
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2313.122 CPU sec, 48.074 real sec
[M::mem_process_seqs] Processed 2525158 reads in 1279.421 CPU sec, 26.439 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 236.128 sec; CPU: 10454.319 sec

 Performance counter stats for './bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,559,711,684 cache-misses                                                  (19.82%)
S0       16  6,499,894,522,654 cycles                    #    0.000 GHz                      (20.36%)
S0       16  3,477,446,455,886 instructions              #    8.30  insns per cycle        
                                             #    0.05  stalled cycles per insn  (28.00%)
S0       16          3,011,764 cs                                                            (100.00%)
S0       16              2,908 migrations                                                    (100.00%)
S0       16            739,022 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,652,816,189,035 idle-cycles-frontend      #  633.08% frontend cycles idle     (22.22%)
S0       16  2,773,267,568,224 idle-cycles-backend       #  661.82% backend  cycles idle     (18.39%)
S0       16  1,090,780,695,020 L1-dcache-loads                                               (23.70%)
S0       16     14,650,307,961 L1-dcache-load-misses     #   24.97% of all L1-dcache hits    (27.92%)
S0       16     15,992,335,082 L1-dcache-stores                                              (28.46%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.21%)
S0       16      3,453,741,545 L1-icache-load-misses                                         (26.06%)
S0       16     19,998,351,865 LLC-loads                                                     (12.24%)
S0       16     11,597,289,651 LLC-stores                                                    (11.40%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,170,134,187,804 dTLB-loads                                                    (16.92%)
S0       16      2,790,405,769 dTLB-load-misses          #    4.46% of all dTLB cache hits   (16.11%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    830,658,271,979 iTLB-loads                                                    (15.57%)
S0       16        180,707,387 iTLB-load-misses          #    0.41% of all iTLB cache hits   (10.63%)
S0       16    303,048,292,883 branch-loads                                                  (16.27%)
S0       16     20,759,570,120 branch-load-misses                                            (21.56%)
S1       16      3,298,601,300 cache-misses                                                  (21.88%)
S1       16  6,875,217,563,044 cycles                    #    0.000 GHz                      (22.21%)
S1       16  2,960,788,389,974 instructions              #    0.00  insns per cycle          (27.95%)
S1       16          3,015,293 cs                                                            (100.00%)
S1       16              2,186 migrations                                                    (100.00%)
S1       16            553,848 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  2,359,582,980,256 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.04%)
S1       16  2,974,293,990,295 idle-cycles-backend       #    0.00% backend  cycles idle     (17.03%)
S1       16    925,030,947,229 L1-dcache-loads                                               (22.67%)
S1       16     12,559,794,213 L1-dcache-load-misses                                         (28.36%)
S1       16     13,223,792,626 L1-dcache-stores                                              (28.45%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.49%)
S1       16      3,221,850,834 L1-icache-load-misses                                         (28.36%)
S1       16     17,280,622,946 LLC-loads                                                     (11.00%)
S1       16      9,768,832,552 LLC-stores                                                    (10.75%)
S1       16    <not supported> LLC-prefetches          
S1       16    998,244,884,647 dTLB-loads                                                    (16.12%)
S1       16      2,381,872,226 dTLB-load-misses                                              (16.11%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    699,118,407,419 iTLB-loads                                                    (16.28%)
S1       16        166,788,743 iTLB-load-misses                                              (10.84%)
S1       16    260,206,468,958 branch-loads                                                  (16.32%)
S1       16     17,951,673,988 branch-load-misses                                            (21.49%)
S2       16      3,222,389,707 cache-misses                                                  (22.29%)
S2       16  6,602,058,730,969 cycles                    #    0.000 GHz                      (22.09%)
S2       16  2,583,249,324,246 instructions              #    0.00  insns per cycle          (27.76%)
S2       16          2,654,072 cs                                                            (100.00%)
S2       16              3,624 migrations                                                    (100.00%)
S2       16            203,595 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  2,498,099,376,984 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.98%)
S2       16  3,090,011,112,298 idle-cycles-backend       #    0.00% backend  cycles idle     (16.47%)
S2       16    834,359,127,576 L1-dcache-loads                                               (23.32%)
S2       16     11,745,506,421 L1-dcache-load-misses                                         (26.76%)
S2       16     12,360,561,947 L1-dcache-stores                                              (28.15%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.65%)
S2       16      3,311,917,116 L1-icache-load-misses                                         (27.34%)
S2       16     16,377,306,552 LLC-loads                                                     (12.67%)
S2       16      8,851,882,689 LLC-stores                                                    (10.76%)
S2       16    <not supported> LLC-prefetches          
S2       16    870,522,262,482 dTLB-loads                                                    (17.20%)
S2       16      2,135,050,795 dTLB-load-misses                                              (17.51%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    610,069,842,210 iTLB-loads                                                    (16.60%)
S2       16        153,905,911 iTLB-load-misses                                              (10.96%)
S2       16    228,749,566,170 branch-loads                                                  (16.46%)
S2       16     15,706,611,449 branch-load-misses                                            (22.52%)
S3       16      2,923,844,537 cache-misses                                                  (21.59%)
S3       16  6,841,017,331,770 cycles                    #    0.000 GHz                      (21.57%)
S3       16  2,934,141,489,999 instructions              #    0.00  insns per cycle          (27.81%)
S3       16          2,594,587 cs                                                            (100.00%)
S3       16              1,962 migrations                                                    (100.00%)
S3       16            261,418 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  2,456,613,378,916 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.19%)
S3       16  3,075,002,161,081 idle-cycles-backend       #    0.00% backend  cycles idle     (16.93%)
S3       16    905,277,270,987 L1-dcache-loads                                               (23.53%)
S3       16     12,060,655,253 L1-dcache-load-misses                                         (28.86%)
S3       16     12,646,506,194 L1-dcache-stores                                              (28.64%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.14%)
S3       16      2,906,353,233 L1-icache-load-misses                                         (27.67%)
S3       16     16,187,719,837 LLC-loads                                                     (11.55%)
S3       16      9,238,359,284 LLC-stores                                                    (11.39%)
S3       16    <not supported> LLC-prefetches          
S3       16    961,340,807,001 dTLB-loads                                                    (16.75%)
S3       16      2,333,496,213 dTLB-load-misses                                              (16.98%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    669,503,317,883 iTLB-loads                                                    (16.02%)
S3       16        159,084,064 iTLB-load-misses                                              (10.99%)
S3       16    247,112,812,657 branch-loads                                                  (16.32%)
S3       16     17,536,809,805 branch-load-misses                                            (21.61%)

     236.413710004 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3221.131 CPU sec, 64.061 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3755.744 CPU sec, 60.611 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3834.601 CPU sec, 62.300 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1565.094 CPU sec, 24.918 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 244.109 sec; CPU: 12418.746 sec

 Performance counter stats for './bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,044,472,777 cache-misses                                                  (21.42%)
S0       16  7,993,957,469,485 cycles                    #    0.000 GHz                      (21.67%)
S0       16  2,767,075,731,107 instructions              #    5.56  insns per cycle        
                                             #    0.06  stalled cycles per insn  (28.20%)
S0       16          2,701,997 cs                                                            (100.00%)
S0       16             27,348 migrations                                                    (100.00%)
S0       16            323,058 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    891,246,806,654 idle-cycles-frontend      #  179.09% frontend cycles idle     (18.74%)
S0       16  2,843,891,119,447 idle-cycles-backend       #  571.46% backend  cycles idle     (18.00%)
S0       16    877,470,640,687 L1-dcache-loads                                               (23.28%)
S0       16     12,009,764,162 L1-dcache-load-misses     #   20.56% of all L1-dcache hits    (28.50%)
S0       16     12,772,242,764 L1-dcache-stores                                              (28.08%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.87%)
S0       16      3,069,134,276 L1-icache-load-misses                                         (26.90%)
S0       16     16,200,116,338 LLC-loads                                                     (10.99%)
S0       16      8,972,988,528 LLC-stores                                                    (11.06%)
S0       16    <not supported> LLC-prefetches          
S0       16    919,680,321,528 dTLB-loads                                                    (16.45%)
S0       16      2,438,572,718 dTLB-load-misses          #    3.93% of all dTLB cache hits   (16.30%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    656,339,499,882 iTLB-loads                                                    (16.10%)
S0       16        179,586,525 iTLB-load-misses          #    0.41% of all iTLB cache hits   (10.95%)
S0       16    239,203,597,732 branch-loads                                                  (16.39%)
S0       16     16,734,166,601 branch-load-misses                                            (21.82%)
S1       16      2,982,225,672 cache-misses                                                  (21.85%)
S1       16  8,031,019,507,404 cycles                    #    0.000 GHz                      (22.50%)
S1       16  2,429,118,170,692 instructions              #    0.00  insns per cycle          (28.54%)
S1       16          2,685,988 cs                                                            (100.00%)
S1       16             24,816 migrations                                                    (100.00%)
S1       16            562,994 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    793,169,759,091 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.88%)
S1       16  2,915,152,235,602 idle-cycles-backend       #    0.00% backend  cycles idle     (17.76%)
S1       16    764,953,459,648 L1-dcache-loads                                               (23.41%)
S1       16     10,631,430,833 L1-dcache-load-misses                                         (29.12%)
S1       16     11,429,408,686 L1-dcache-stores                                              (28.50%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.01%)
S1       16      2,955,887,013 L1-icache-load-misses                                         (27.68%)
S1       16     14,974,164,909 LLC-loads                                                     (10.92%)
S1       16      8,200,755,510 LLC-stores                                                    (10.80%)
S1       16    <not supported> LLC-prefetches          
S1       16    830,805,808,402 dTLB-loads                                                    (16.15%)
S1       16      2,301,479,943 dTLB-load-misses                                              (16.09%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    591,869,319,618 iTLB-loads                                                    (15.99%)
S1       16        189,716,590 iTLB-load-misses                                              (10.53%)
S1       16    220,393,297,114 branch-loads                                                  (15.90%)
S1       16     15,159,191,138 branch-load-misses                                            (21.32%)
S2       16      3,316,017,481 cache-misses                                                  (22.03%)
S2       16  8,032,839,084,235 cycles                    #    0.000 GHz                      (21.11%)
S2       16  2,846,039,737,860 instructions              #    0.00  insns per cycle          (26.81%)
S2       16          2,859,804 cs                                                            (100.00%)
S2       16             36,022 migrations                                                    (100.00%)
S2       16            319,675 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    946,475,780,327 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.62%)
S2       16  2,810,548,302,996 idle-cycles-backend       #    0.00% backend  cycles idle     (16.30%)
S2       16    896,858,272,860 L1-dcache-loads                                               (24.01%)
S2       16     12,476,439,464 L1-dcache-load-misses                                         (26.29%)
S2       16     13,247,417,261 L1-dcache-stores                                              (28.58%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.12%)
S2       16      3,303,087,807 L1-icache-load-misses                                         (26.58%)
S2       16     17,013,135,680 LLC-loads                                                     (13.98%)
S2       16      9,291,353,358 LLC-stores                                                    (10.80%)
S2       16    <not supported> LLC-prefetches          
S2       16    941,193,200,055 dTLB-loads                                                    (17.36%)
S2       16      2,455,025,820 dTLB-load-misses                                              (17.34%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    662,763,755,123 iTLB-loads                                                    (16.28%)
S2       16        182,371,372 iTLB-load-misses                                              (10.85%)
S2       16    247,655,037,290 branch-loads                                                  (16.15%)
S2       16     16,996,725,753 branch-load-misses                                            (22.61%)
S3       16      3,796,871,791 cache-misses                                                  (22.21%)
S3       16  7,791,988,921,487 cycles                    #    0.000 GHz                      (22.12%)
S3       16  3,832,667,248,447 instructions              #    0.00  insns per cycle          (28.41%)
S3       16          3,294,544 cs                                                            (100.00%)
S3       16             37,015 migrations                                                    (100.00%)
S3       16            992,962 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  1,051,928,794,339 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.33%)
S3       16  2,417,357,851,371 idle-cycles-backend       #    0.00% backend  cycles idle     (17.23%)
S3       16  1,198,607,209,581 L1-dcache-loads                                               (23.32%)
S3       16     16,208,584,934 L1-dcache-load-misses                                         (28.87%)
S3       16     17,652,301,013 L1-dcache-stores                                              (27.65%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.90%)
S3       16      3,826,680,321 L1-icache-load-misses                                         (27.14%)
S3       16     22,978,349,366 LLC-loads                                                     (11.28%)
S3       16     12,863,091,785 LLC-stores                                                    (11.59%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,278,858,412,967 dTLB-loads                                                    (17.19%)
S3       16      3,191,107,508 dTLB-load-misses                                              (16.05%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    909,898,395,211 iTLB-loads                                                    (16.28%)
S3       16        210,372,005 iTLB-load-misses                                              (10.87%)
S3       16    340,121,393,817 branch-loads                                                  (16.24%)
S3       16     23,620,791,142 branch-load-misses                                            (21.62%)

     244.487131849 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
