#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000011fec90 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_00000000011d1430 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v00000000015a8a20_0 .var "Clk", 0 0;
v00000000015a8b60_0 .var "Reset", 0 0;
v00000000015a8520_0 .var "Start", 0 0;
v00000000015a85c0_0 .var/i "counter", 31 0;
v00000000015a9420_0 .var/i "flush", 31 0;
v00000000015a8840_0 .var/i "i", 31 0;
v00000000015a88e0_0 .var/i "outfile", 31 0;
v00000000015a9560_0 .var/i "stall", 31 0;
S_0000000001200a40 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_00000000011fec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v00000000015a39f0_0 .net "IFID_addr_o", 31 0, v00000000015a1470_0;  1 drivers
v00000000015a3a90_0 .net "IFID_inst_o", 31 0, v00000000015a1330_0;  1 drivers
v00000000015a3db0_0 .net "PC_addr", 31 0, v00000000015a3f90_0;  1 drivers
v00000000015a3ef0_0 .net *"_ivl_18", 6 0, L_00000000015a9f60;  1 drivers
v00000000015a9b00_0 .net *"_ivl_20", 2 0, L_00000000015a87a0;  1 drivers
v00000000015a8ac0_0 .net *"_ivl_3", 30 0, L_00000000015a8fc0;  1 drivers
L_00000000015aa160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000015a8980_0 .net *"_ivl_5", 0 0, L_00000000015aa160;  1 drivers
v00000000015a92e0_0 .net "clk_i", 0 0, v00000000015a8a20_0;  1 drivers
v00000000015a9920_0 .net "rst_i", 0 0, v00000000015a8b60_0;  1 drivers
v00000000015a82a0_0 .net "start_i", 0 0, v00000000015a8520_0;  1 drivers
L_00000000015a9240 .concat [ 1 31 0 0], L_00000000015aa160, L_00000000015a8fc0;
L_00000000015a9e20 .part v00000000015a1330_0, 15, 5;
L_00000000015a9ba0 .part v00000000015a1330_0, 20, 5;
L_00000000015a8f20 .part v00000000015a1330_0, 15, 5;
L_00000000015a8700 .part v00000000015a1330_0, 20, 5;
L_00000000015a8160 .part v00000000015a1330_0, 0, 7;
L_00000000015a9f60 .part v00000000015a1330_0, 25, 7;
L_00000000015a87a0 .part v00000000015a1330_0, 12, 3;
L_00000000015a96a0 .concat [ 3 7 0 0], L_00000000015a87a0, L_00000000015a9f60;
L_00000000015a80c0 .part v00000000015a1330_0, 15, 5;
L_00000000015a8200 .part v00000000015a1330_0, 20, 5;
L_00000000015a8340 .part v00000000015a1330_0, 7, 5;
S_0000000001200bd0 .scope module, "ALU" "ALU" 3 180, 4 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v00000000011faab0_0 .net "ALUCtrl_i", 3 0, v00000000011fbe10_0;  1 drivers
v00000000011fbff0_0 .net "Zero_o", 0 0, L_00000000015a8660;  1 drivers
v00000000011fc630_0 .net *"_ivl_0", 0 0, L_00000000015a8480;  1 drivers
L_00000000015aa310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011fc130_0 .net/2s *"_ivl_2", 1 0, L_00000000015aa310;  1 drivers
L_00000000015aa358 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000011fc090_0 .net/2s *"_ivl_4", 1 0, L_00000000015aa358;  1 drivers
v00000000011fc1d0_0 .net *"_ivl_6", 1 0, L_00000000015a9060;  1 drivers
v00000000011fc6d0_0 .net/s "data1_i", 31 0, v00000000015a0c50_0;  1 drivers
v00000000011fbb90_0 .net/s "data2_i", 31 0, L_00000000015a83e0;  1 drivers
v00000000011fc270_0 .var "data_o", 31 0;
E_00000000011d17b0 .event edge, v00000000011faab0_0, v00000000011fbb90_0, v00000000011fc6d0_0;
L_00000000015a8480 .cmp/eq 32, v00000000015a0c50_0, L_00000000015a83e0;
L_00000000015a9060 .functor MUXZ 2, L_00000000015aa358, L_00000000015aa310, L_00000000015a8480, C4<>;
L_00000000015a8660 .part L_00000000015a9060, 0, 1;
S_0000000001200d60 .scope module, "ALU_Control" "ALU_Control" 3 189, 5 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v00000000011fbe10_0 .var "ALUCtrl_o", 3 0;
v00000000011fb4b0_0 .net "ALUOp_i", 1 0, v000000000159e060_0;  1 drivers
v00000000011fc310_0 .net "funct_i", 9 0, v00000000015a1c90_0;  1 drivers
E_00000000011d18b0 .event edge, v00000000011fb4b0_0, v00000000011fc310_0;
S_00000000011a8390 .scope module, "Add_Branch_addr" "Adder" 3 56, 6 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v00000000011faf10_0 .net "data1_i", 31 0, L_00000000015a9240;  1 drivers
v00000000011fbd70_0 .net "data2_i", 31 0, v00000000015a1470_0;  alias, 1 drivers
v00000000011fb190_0 .net "data_o", 31 0, L_00000000015a9a60;  1 drivers
L_00000000015a9a60 .arith/sum 32, L_00000000015a9240, v00000000015a1470_0;
S_00000000011a8520 .scope module, "Add_PC" "Adder" 3 37, 6 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v00000000011fbc30_0 .net "data1_i", 31 0, v00000000015a3f90_0;  alias, 1 drivers
L_00000000015aa118 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000011fb7d0_0 .net "data2_i", 31 0, L_00000000015aa118;  1 drivers
v00000000011fac90_0 .net "data_o", 31 0, L_00000000015a99c0;  1 drivers
L_00000000015a99c0 .arith/sum 32, v00000000015a3f90_0, L_00000000015aa118;
S_00000000011a86b0 .scope module, "Branch_And" "And" 3 103, 7 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i";
    .port_info 1 /INPUT 1 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_00000000011ed260 .functor AND 1, v00000000011fc8b0_0, L_00000000015a9ec0, C4<1>, C4<1>;
v00000000011fadd0_0 .net "data1_i", 0 0, v00000000011fc8b0_0;  1 drivers
v00000000011fc450_0 .net "data2_i", 0 0, L_00000000015a9ec0;  1 drivers
v00000000011fc770_0 .net "data_o", 0 0, L_00000000011ed260;  1 drivers
S_00000000011a0a10 .scope module, "Control" "Control" 3 84, 8 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
    .port_info 9 /NODIR 0 "";
v00000000011fc4f0_0 .var "ALUOp_o", 1 0;
v00000000011fc810_0 .var "ALUSrc_o", 0 0;
v00000000011fc8b0_0 .var "Branch_o", 0 0;
v00000000011fad30_0 .var "MemRead_o", 0 0;
v00000000011faa10_0 .var "MemWrite_o", 0 0;
v00000000011fbcd0_0 .var "MemtoReg_o", 0 0;
v00000000011fab50_0 .net "NoOp_i", 0 0, v000000000159f5a0_0;  1 drivers
v00000000011fbeb0_0 .net "Op_i", 6 0, L_00000000015a8160;  1 drivers
v00000000011fb230_0 .var "RegWrite_o", 0 0;
E_00000000011d0e30 .event edge, v00000000011fab50_0, v00000000011fbeb0_0;
S_00000000011a0ba0 .scope module, "Data_Memory" "Data_Memory" 3 214, 9 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v00000000011fae70_0 .net "MemRead_i", 0 0, v00000000011fbaf0_0;  1 drivers
v00000000011fbf50_0 .net "MemWrite_i", 0 0, v00000000011e4130_0;  1 drivers
v00000000011fafb0_0 .net *"_ivl_0", 31 0, L_00000000015a9100;  1 drivers
v00000000011fb050_0 .net *"_ivl_2", 31 0, L_0000000001608330;  1 drivers
v00000000011fb410_0 .net *"_ivl_4", 29 0, L_0000000001608bf0;  1 drivers
L_00000000015aa3a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011fb5f0_0 .net *"_ivl_6", 1 0, L_00000000015aa3a0;  1 drivers
L_00000000015aa3e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011fb0f0_0 .net/2u *"_ivl_8", 31 0, L_00000000015aa3e8;  1 drivers
v00000000011fb2d0_0 .net "addr_i", 31 0, v00000000011fb9b0_0;  1 drivers
v00000000011fb370_0 .net "clk_i", 0 0, v00000000015a8a20_0;  alias, 1 drivers
v00000000011fb690_0 .net "data_i", 31 0, v00000000011d9d70_0;  1 drivers
v00000000011fb870_0 .net "data_o", 31 0, L_0000000001607ed0;  1 drivers
v00000000011fb730 .array "memory", 1023 0, 31 0;
E_00000000011d2ab0 .event posedge, v00000000011fb370_0;
L_00000000015a9100 .array/port v00000000011fb730, L_0000000001608330;
L_0000000001608bf0 .part v00000000011fb9b0_0, 2, 30;
L_0000000001608330 .concat [ 30 2 0 0], L_0000000001608bf0, L_00000000015aa3a0;
L_0000000001607ed0 .functor MUXZ 32, L_00000000015aa3e8, L_00000000015a9100, v00000000011fbaf0_0, C4<>;
S_00000000011a0d30 .scope module, "EXMEM" "EXMEM" 3 195, 10 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALUdata_i";
    .port_info 7 /INPUT 32 "MemWdata_i";
    .port_info 8 /INPUT 5 "RegWaddr_i";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 1 "MemRead_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 32 "ALUdata_o";
    .port_info 14 /OUTPUT 32 "MemWdata_o";
    .port_info 15 /OUTPUT 5 "RegWaddr_o";
v00000000011fb910_0 .net "ALUdata_i", 31 0, v00000000011fc270_0;  1 drivers
v00000000011fb9b0_0 .var "ALUdata_o", 31 0;
v00000000011fba50_0 .net "MemRead_i", 0 0, v000000000159e240_0;  1 drivers
v00000000011fbaf0_0 .var "MemRead_o", 0 0;
v00000000011dabd0_0 .net "MemWdata_i", 31 0, v00000000015a3e50_0;  1 drivers
v00000000011d9d70_0 .var "MemWdata_o", 31 0;
v00000000011d9eb0_0 .net "MemWrite_i", 0 0, v000000000159faa0_0;  1 drivers
v00000000011e4130_0 .var "MemWrite_o", 0 0;
v00000000011e5350_0 .net "MemtoReg_i", 0 0, v000000000159fbe0_0;  1 drivers
v000000000159ff00_0 .var "MemtoReg_o", 0 0;
v000000000159fd20_0 .net "RegWaddr_i", 4 0, v000000000159eb00_0;  1 drivers
v000000000159fdc0_0 .var "RegWaddr_o", 4 0;
v000000000159f3c0_0 .net "RegWrite_i", 0 0, v000000000159f140_0;  1 drivers
v000000000159e7e0_0 .var "RegWrite_o", 0 0;
v000000000159f6e0_0 .net "clk_i", 0 0, v00000000015a8a20_0;  alias, 1 drivers
v000000000159ef60_0 .net "start_i", 0 0, v00000000015a8520_0;  alias, 1 drivers
E_00000000011d2a30/0 .event negedge, v000000000159ef60_0;
E_00000000011d2a30/1 .event posedge, v00000000011fb370_0;
E_00000000011d2a30 .event/or E_00000000011d2a30/0, E_00000000011d2a30/1;
S_00000000011a05c0 .scope module, "Forward" "Forward" 3 169, 11 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDEX_RS1_i";
    .port_info 1 /INPUT 5 "IDEX_RS2_i";
    .port_info 2 /INPUT 1 "EXMEM_RegWrite_i";
    .port_info 3 /INPUT 5 "EXMEM_Rd_i";
    .port_info 4 /INPUT 1 "MEMWB_RegWrite_i";
    .port_info 5 /INPUT 5 "MEMWB_Rd_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
    .port_info 8 /NODIR 0 "";
L_00000000011ecfc0 .functor BUFZ 2, v000000000159fe60_0, C4<00>, C4<00>, C4<00>;
L_00000000011eca10 .functor BUFZ 2, v000000000159f780_0, C4<00>, C4<00>, C4<00>;
v000000000159f000_0 .net "EXMEM_Rd_i", 4 0, v000000000159fdc0_0;  1 drivers
v000000000159e2e0_0 .net "EXMEM_RegWrite_i", 0 0, v000000000159e7e0_0;  1 drivers
v000000000159ee20_0 .net "ForwardA_o", 1 0, L_00000000011ecfc0;  1 drivers
v000000000159fe60_0 .var "ForwardA_reg", 1 0;
v000000000159fb40_0 .net "ForwardB_o", 1 0, L_00000000011eca10;  1 drivers
v000000000159f780_0 .var "ForwardB_reg", 1 0;
v000000000159f320_0 .net "IDEX_RS1_i", 4 0, v000000000159eba0_0;  1 drivers
v000000000159e600_0 .net "IDEX_RS2_i", 4 0, v000000000159f0a0_0;  1 drivers
v000000000159f640_0 .net "MEMWB_Rd_i", 4 0, v00000000015a0430_0;  1 drivers
v000000000159e740_0 .net "MEMWB_RegWrite_i", 0 0, v00000000015a01b0_0;  1 drivers
E_00000000011d3cb0/0 .event edge, v000000000159e740_0, v000000000159f640_0, v000000000159e7e0_0, v000000000159fdc0_0;
E_00000000011d3cb0/1 .event edge, v000000000159e600_0, v000000000159f320_0;
E_00000000011d3cb0 .event/or E_00000000011d3cb0/0, E_00000000011d3cb0/1;
S_00000000011a0750 .scope module, "Hazard_Detection" "Hazard_Detection" 3 62, 12 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IFID_RS1_i";
    .port_info 1 /INPUT 5 "IFID_RS2_i";
    .port_info 2 /INPUT 1 "IDEX_MemRead_i";
    .port_info 3 /INPUT 5 "IDEX_RD_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v000000000159e380_0 .net "IDEX_MemRead_i", 0 0, v000000000159e240_0;  alias, 1 drivers
v000000000159f460_0 .net "IDEX_RD_i", 4 0, v000000000159eb00_0;  alias, 1 drivers
v000000000159f820_0 .net "IFID_RS1_i", 4 0, L_00000000015a9e20;  1 drivers
v000000000159f500_0 .net "IFID_RS2_i", 4 0, L_00000000015a9ba0;  1 drivers
v000000000159f5a0_0 .var "NoOp_o", 0 0;
v000000000159e6a0_0 .var "PCWrite_o", 0 0;
v000000000159e100_0 .var "Stall_o", 0 0;
E_00000000011d37f0 .event edge, v00000000011fba50_0, v000000000159fd20_0, v000000000159f820_0, v000000000159f500_0;
S_000000000119b9e0 .scope module, "IDEX" "IDEX" 3 115, 13 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 2 "ALUOp_i";
    .port_info 7 /INPUT 1 "ALUSrc_i";
    .port_info 8 /INPUT 32 "RS1data_i";
    .port_info 9 /INPUT 32 "RS2data_i";
    .port_info 10 /INPUT 32 "ImmGen_i";
    .port_info 11 /INPUT 10 "funct_7_3_i";
    .port_info 12 /INPUT 5 "RS1addr_i";
    .port_info 13 /INPUT 5 "RS2addr_i";
    .port_info 14 /INPUT 5 "RDaddr_i";
    .port_info 15 /OUTPUT 1 "RegWrite_o";
    .port_info 16 /OUTPUT 1 "MemtoReg_o";
    .port_info 17 /OUTPUT 1 "MemRead_o";
    .port_info 18 /OUTPUT 1 "MemWrite_o";
    .port_info 19 /OUTPUT 2 "ALUOp_o";
    .port_info 20 /OUTPUT 1 "ALUSrc_o";
    .port_info 21 /OUTPUT 32 "RS1data_o";
    .port_info 22 /OUTPUT 32 "RS2data_o";
    .port_info 23 /OUTPUT 32 "ImmGen_o";
    .port_info 24 /OUTPUT 10 "funct_7_3_o";
    .port_info 25 /OUTPUT 5 "RS1addr_o";
    .port_info 26 /OUTPUT 5 "RS2addr_o";
    .port_info 27 /OUTPUT 5 "RDaddr_o";
    .port_info 28 /NODIR 0 "";
v000000000159e4c0_0 .net "ALUOp_i", 1 0, v00000000011fc4f0_0;  1 drivers
v000000000159e060_0 .var "ALUOp_o", 1 0;
v000000000159e880_0 .net "ALUSrc_i", 0 0, v00000000011fc810_0;  1 drivers
v000000000159e1a0_0 .var "ALUSrc_o", 0 0;
v000000000159eec0_0 .net "ImmGen_i", 31 0, v00000000015a1b50_0;  1 drivers
v000000000159f960_0 .var "ImmGen_o", 31 0;
v000000000159fa00_0 .net "MemRead_i", 0 0, v00000000011fad30_0;  1 drivers
v000000000159e240_0 .var "MemRead_o", 0 0;
v000000000159e420_0 .net "MemWrite_i", 0 0, v00000000011faa10_0;  1 drivers
v000000000159faa0_0 .var "MemWrite_o", 0 0;
v000000000159e560_0 .net "MemtoReg_i", 0 0, v00000000011fbcd0_0;  1 drivers
v000000000159fbe0_0 .var "MemtoReg_o", 0 0;
v000000000159fc80_0 .net "RDaddr_i", 4 0, L_00000000015a8340;  1 drivers
v000000000159eb00_0 .var "RDaddr_o", 4 0;
v000000000159e920_0 .net "RS1addr_i", 4 0, L_00000000015a80c0;  1 drivers
v000000000159eba0_0 .var "RS1addr_o", 4 0;
v000000000159e9c0_0 .net "RS1data_i", 31 0, L_00000000015a9880;  1 drivers
v000000000159ea60_0 .var "RS1data_o", 31 0;
v000000000159ec40_0 .net "RS2addr_i", 4 0, L_00000000015a8200;  1 drivers
v000000000159f0a0_0 .var "RS2addr_o", 4 0;
v000000000159ece0_0 .net "RS2data_i", 31 0, L_00000000015a8d40;  1 drivers
v000000000159f280_0 .var "RS2data_o", 31 0;
v000000000159ed80_0 .net "RegWrite_i", 0 0, v00000000011fb230_0;  1 drivers
v000000000159f140_0 .var "RegWrite_o", 0 0;
v000000000159f1e0_0 .net "clk_i", 0 0, v00000000015a8a20_0;  alias, 1 drivers
v00000000015a07f0_0 .net "funct_7_3_i", 9 0, L_00000000015a96a0;  1 drivers
v00000000015a1c90_0 .var "funct_7_3_o", 9 0;
v00000000015a1510_0 .net "start_i", 0 0, v00000000015a8520_0;  alias, 1 drivers
S_000000000118e3a0 .scope module, "IFID" "IFID" 3 45, 14 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 32 "inst_i";
    .port_info 4 /INPUT 1 "Stall_i";
    .port_info 5 /INPUT 1 "Flush_i";
    .port_info 6 /OUTPUT 32 "addr_o";
    .port_info 7 /OUTPUT 32 "inst_o";
v00000000015a04d0_0 .net "Flush_i", 0 0, L_00000000011ed260;  alias, 1 drivers
v00000000015a0070_0 .net "Stall_i", 0 0, v000000000159e100_0;  1 drivers
v00000000015a0610_0 .net "addr_i", 31 0, v00000000015a3f90_0;  alias, 1 drivers
v00000000015a1470_0 .var "addr_o", 31 0;
v00000000015a09d0_0 .net "clk_i", 0 0, v00000000015a8a20_0;  alias, 1 drivers
v00000000015a1150_0 .net "inst_i", 31 0, L_00000000011ed180;  1 drivers
v00000000015a1330_0 .var "inst_o", 31 0;
v00000000015a1d30_0 .net "start_i", 0 0, v00000000015a8520_0;  alias, 1 drivers
S_000000000118e530 .scope module, "ImmGen" "ImmGen" 3 97, 15 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "data_i";
    .port_info 2 /OUTPUT 32 "data_o";
v00000000015a1ab0_0 .net "clk_i", 0 0, v00000000015a8a20_0;  alias, 1 drivers
v00000000015a0390_0 .net "data_i", 31 0, v00000000015a1330_0;  alias, 1 drivers
v00000000015a1b50_0 .var "data_o", 31 0;
v00000000015a1dd0_0 .net "opcode", 6 0, L_00000000015a9d80;  1 drivers
E_00000000011d3570 .event edge, v00000000015a1dd0_0, v00000000015a1330_0;
L_00000000015a8fc0 .part v00000000015a1b50_0, 0, 31;
L_00000000015a9d80 .part v00000000015a1330_0, 0, 7;
S_0000000001185920 .scope module, "Instruction_Memory" "Instruction_Memory" 3 32, 16 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_00000000011ed180 .functor BUFZ 32, L_00000000015a94c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000015a15b0_0 .net *"_ivl_0", 31 0, L_00000000015a94c0;  1 drivers
v00000000015a0bb0_0 .net *"_ivl_2", 31 0, L_00000000015a91a0;  1 drivers
v00000000015a1830_0 .net *"_ivl_4", 29 0, L_00000000015a9740;  1 drivers
L_00000000015aa0d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000015a0890_0 .net *"_ivl_6", 1 0, L_00000000015aa0d0;  1 drivers
v00000000015a1e70_0 .net "addr_i", 31 0, v00000000015a3f90_0;  alias, 1 drivers
v00000000015a1650_0 .net "instr_o", 31 0, L_00000000011ed180;  alias, 1 drivers
v00000000015a11f0 .array "memory", 255 0, 31 0;
L_00000000015a94c0 .array/port v00000000015a11f0, L_00000000015a91a0;
L_00000000015a9740 .part v00000000015a3f90_0, 2, 30;
L_00000000015a91a0 .concat [ 30 2 0 0], L_00000000015a9740, L_00000000015aa0d0;
S_00000000015a29e0 .scope module, "MEMWB" "MEMWB" 3 223, 17 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 32 "ALUdata_i";
    .port_info 5 /INPUT 32 "ReadData_i";
    .port_info 6 /INPUT 5 "RegWaddr_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 32 "ALUdata_o";
    .port_info 10 /OUTPUT 32 "ReadData_o";
    .port_info 11 /OUTPUT 5 "RegWaddr_o";
v00000000015a0cf0_0 .net "ALUdata_i", 31 0, v00000000011fb9b0_0;  alias, 1 drivers
v00000000015a18d0_0 .var "ALUdata_o", 31 0;
v00000000015a1bf0_0 .net "MemtoReg_i", 0 0, v000000000159ff00_0;  1 drivers
v00000000015a1f10_0 .var "MemtoReg_o", 0 0;
v00000000015a0930_0 .net "ReadData_i", 31 0, L_0000000001607ed0;  alias, 1 drivers
v00000000015a0110_0 .var "ReadData_o", 31 0;
v00000000015a1290_0 .net "RegWaddr_i", 4 0, v000000000159fdc0_0;  alias, 1 drivers
v00000000015a0430_0 .var "RegWaddr_o", 4 0;
v00000000015a1970_0 .net "RegWrite_i", 0 0, v000000000159e7e0_0;  alias, 1 drivers
v00000000015a01b0_0 .var "RegWrite_o", 0 0;
v00000000015a10b0_0 .net "clk_i", 0 0, v00000000015a8a20_0;  alias, 1 drivers
v00000000015a0250_0 .net "start_i", 0 0, v00000000015a8520_0;  alias, 1 drivers
S_00000000015a2210 .scope module, "MUX_ALUSrc" "MUX32" 3 162, 18 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_00000000015aa2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000011ec700 .functor XNOR 1, v000000000159e1a0_0, L_00000000015aa2c8, C4<0>, C4<0>;
v00000000015a0a70_0 .net/2u *"_ivl_0", 0 0, L_00000000015aa2c8;  1 drivers
v00000000015a02f0_0 .net *"_ivl_2", 0 0, L_00000000011ec700;  1 drivers
v00000000015a16f0_0 .net "data1_i", 31 0, v00000000015a3e50_0;  alias, 1 drivers
v00000000015a0750_0 .net "data2_i", 31 0, v000000000159f960_0;  1 drivers
v00000000015a0f70_0 .net "data_o", 31 0, L_00000000015a83e0;  alias, 1 drivers
v00000000015a0b10_0 .net "select_i", 0 0, v000000000159e1a0_0;  1 drivers
L_00000000015a83e0 .functor MUXZ 32, v000000000159f960_0, v00000000015a3e50_0, L_00000000011ec700, C4<>;
S_00000000015a2d00 .scope module, "MUX_ALUSrc_RS1" "MUX32_4Input" 3 146, 19 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v00000000015a13d0_0 .net "data1_i", 31 0, v000000000159ea60_0;  1 drivers
v00000000015a1a10_0 .net "data2_i", 31 0, L_0000000001607c50;  1 drivers
v00000000015a0570_0 .net "data3_i", 31 0, v00000000011fb9b0_0;  alias, 1 drivers
v00000000015a06b0_0 .net "data_o", 31 0, v00000000015a0c50_0;  alias, 1 drivers
v00000000015a0c50_0 .var "data_reg", 31 0;
v00000000015a0d90_0 .net "select_i", 1 0, L_00000000011ecfc0;  alias, 1 drivers
E_00000000011d35b0 .event edge, v000000000159ee20_0, v00000000011fb2d0_0, v00000000015a1a10_0, v000000000159ea60_0;
S_00000000015a2b70 .scope module, "MUX_ALUSrc_RS2" "MUX32_4Input" 3 154, 19 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v00000000015a1790_0 .net "data1_i", 31 0, v000000000159f280_0;  1 drivers
v00000000015a0e30_0 .net "data2_i", 31 0, L_0000000001607c50;  alias, 1 drivers
v00000000015a0ed0_0 .net "data3_i", 31 0, v00000000011fb9b0_0;  alias, 1 drivers
v00000000015a1010_0 .net "data_o", 31 0, v00000000015a3e50_0;  alias, 1 drivers
v00000000015a3e50_0 .var "data_reg", 31 0;
v00000000015a3b30_0 .net "select_i", 1 0, L_00000000011eca10;  alias, 1 drivers
E_00000000011d39b0 .event edge, v000000000159fb40_0, v00000000011fb2d0_0, v00000000015a1a10_0, v000000000159f280_0;
S_00000000015a2530 .scope module, "MUX_MemtoReg" "MUX32" 3 238, 18 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_00000000015aa430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000011ec850 .functor XNOR 1, v00000000015a1f10_0, L_00000000015aa430, C4<0>, C4<0>;
v00000000015a40d0_0 .net/2u *"_ivl_0", 0 0, L_00000000015aa430;  1 drivers
v00000000015a3130_0 .net *"_ivl_2", 0 0, L_00000000011ec850;  1 drivers
v00000000015a4ad0_0 .net "data1_i", 31 0, v00000000015a18d0_0;  1 drivers
v00000000015a3950_0 .net "data2_i", 31 0, v00000000015a0110_0;  1 drivers
v00000000015a3bd0_0 .net "data_o", 31 0, L_0000000001607c50;  alias, 1 drivers
v00000000015a4df0_0 .net "select_i", 0 0, v00000000015a1f10_0;  1 drivers
L_0000000001607c50 .functor MUXZ 32, v00000000015a0110_0, v00000000015a18d0_0, L_00000000011ec850, C4<>;
S_00000000015a2e90 .scope module, "MUX_PCSrc" "MUX32" 3 16, 18 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_00000000015aa088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000011ecb60 .functor XNOR 1, L_00000000011ed260, L_00000000015aa088, C4<0>, C4<0>;
v00000000015a3450_0 .net/2u *"_ivl_0", 0 0, L_00000000015aa088;  1 drivers
v00000000015a47b0_0 .net *"_ivl_2", 0 0, L_00000000011ecb60;  1 drivers
v00000000015a4850_0 .net "data1_i", 31 0, L_00000000015a99c0;  alias, 1 drivers
v00000000015a3270_0 .net "data2_i", 31 0, L_00000000015a9a60;  alias, 1 drivers
v00000000015a4170_0 .net "data_o", 31 0, L_00000000015a8c00;  1 drivers
v00000000015a3590_0 .net "select_i", 0 0, L_00000000011ed260;  alias, 1 drivers
L_00000000015a8c00 .functor MUXZ 32, L_00000000015a9a60, L_00000000015a99c0, L_00000000011ecb60, C4<>;
S_00000000015a23a0 .scope module, "PC" "PC" 3 23, 20 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v00000000015a3770_0 .net "PCWrite_i", 0 0, v000000000159e6a0_0;  1 drivers
v00000000015a3810_0 .net "clk_i", 0 0, v00000000015a8a20_0;  alias, 1 drivers
v00000000015a48f0_0 .net "pc_i", 31 0, L_00000000015a8c00;  alias, 1 drivers
v00000000015a3f90_0 .var "pc_o", 31 0;
v00000000015a33b0_0 .net "rst_i", 0 0, v00000000015a8b60_0;  alias, 1 drivers
v00000000015a4530_0 .net "start_i", 0 0, v00000000015a8520_0;  alias, 1 drivers
E_00000000011d3fb0 .event posedge, v00000000015a33b0_0, v00000000011fb370_0;
S_00000000015a26c0 .scope module, "RS1_RS2_eq" "Equal" 3 109, 21 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
v00000000015a3c70_0 .net *"_ivl_0", 0 0, L_00000000015a8de0;  1 drivers
L_00000000015aa238 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000015a4b70_0 .net/2s *"_ivl_2", 1 0, L_00000000015aa238;  1 drivers
L_00000000015aa280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000015a36d0_0 .net/2s *"_ivl_4", 1 0, L_00000000015aa280;  1 drivers
v00000000015a31d0_0 .net *"_ivl_6", 1 0, L_00000000015a8e80;  1 drivers
v00000000015a43f0_0 .net "data1_i", 31 0, L_00000000015a9880;  alias, 1 drivers
v00000000015a3310_0 .net "data2_i", 31 0, L_00000000015a8d40;  alias, 1 drivers
v00000000015a4990_0 .net "data_o", 0 0, L_00000000015a9ec0;  alias, 1 drivers
L_00000000015a8de0 .cmp/eq 32, L_00000000015a9880, L_00000000015a8d40;
L_00000000015a8e80 .functor MUXZ 2, L_00000000015aa280, L_00000000015aa238, L_00000000015a8de0, C4<>;
L_00000000015a9ec0 .part L_00000000015a8e80, 0, 1;
S_00000000015a2080 .scope module, "Registers" "Registers" 3 73, 22 1 0, S_0000000001200a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_00000000011ecd20 .functor AND 1, L_00000000015a9380, v00000000015a01b0_0, C4<1>, C4<1>;
L_00000000011ed1f0 .functor AND 1, L_00000000015a9c40, v00000000015a01b0_0, C4<1>, C4<1>;
v00000000015a4e90_0 .net "RDaddr_i", 4 0, v00000000015a0430_0;  alias, 1 drivers
v00000000015a38b0_0 .net "RDdata_i", 31 0, L_0000000001607c50;  alias, 1 drivers
v00000000015a42b0_0 .net "RS1addr_i", 4 0, L_00000000015a8f20;  1 drivers
v00000000015a4f30_0 .net "RS1data_o", 31 0, L_00000000015a9880;  alias, 1 drivers
v00000000015a4210_0 .net "RS2addr_i", 4 0, L_00000000015a8700;  1 drivers
v00000000015a4670_0 .net "RS2data_o", 31 0, L_00000000015a8d40;  alias, 1 drivers
v00000000015a4030_0 .net "RegWrite_i", 0 0, v00000000015a01b0_0;  alias, 1 drivers
v00000000015a4710_0 .net *"_ivl_0", 0 0, L_00000000015a9380;  1 drivers
v00000000015a4350_0 .net *"_ivl_12", 0 0, L_00000000015a9c40;  1 drivers
v00000000015a45d0_0 .net *"_ivl_15", 0 0, L_00000000011ed1f0;  1 drivers
v00000000015a34f0_0 .net *"_ivl_16", 31 0, L_00000000015a8ca0;  1 drivers
v00000000015a4c10_0 .net *"_ivl_18", 6 0, L_00000000015a9ce0;  1 drivers
L_00000000015aa1f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000015a3d10_0 .net *"_ivl_21", 1 0, L_00000000015aa1f0;  1 drivers
v00000000015a4cb0_0 .net *"_ivl_3", 0 0, L_00000000011ecd20;  1 drivers
v00000000015a4490_0 .net *"_ivl_4", 31 0, L_00000000015a97e0;  1 drivers
v00000000015a4a30_0 .net *"_ivl_6", 6 0, L_00000000015a9600;  1 drivers
L_00000000015aa1a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000015a4d50_0 .net *"_ivl_9", 1 0, L_00000000015aa1a8;  1 drivers
v00000000015a3090_0 .net "clk_i", 0 0, v00000000015a8a20_0;  alias, 1 drivers
v00000000015a3630 .array/s "register", 31 0, 31 0;
L_00000000015a9380 .cmp/eq 5, L_00000000015a8f20, v00000000015a0430_0;
L_00000000015a97e0 .array/port v00000000015a3630, L_00000000015a9600;
L_00000000015a9600 .concat [ 5 2 0 0], L_00000000015a8f20, L_00000000015aa1a8;
L_00000000015a9880 .functor MUXZ 32, L_00000000015a97e0, L_0000000001607c50, L_00000000011ecd20, C4<>;
L_00000000015a9c40 .cmp/eq 5, L_00000000015a8700, v00000000015a0430_0;
L_00000000015a8ca0 .array/port v00000000015a3630, L_00000000015a9ce0;
L_00000000015a9ce0 .concat [ 5 2 0 0], L_00000000015a8700, L_00000000015aa1f0;
L_00000000015a8d40 .functor MUXZ 32, L_00000000015a8ca0, L_0000000001607c50, L_00000000011ed1f0, C4<>;
    .scope S_00000000015a23a0;
T_0 ;
    %wait E_00000000011d3fb0;
    %load/vec4 v00000000015a33b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000015a3f90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000015a3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000015a4530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000015a48f0_0;
    %assign/vec4 v00000000015a3f90_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000000015a3f90_0;
    %assign/vec4 v00000000015a3f90_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000118e3a0;
T_1 ;
    %wait E_00000000011d2a30;
    %load/vec4 v00000000015a1d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000015a1470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000015a1330_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000015a04d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000015a1470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000015a1330_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000015a0070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000000015a1470_0;
    %assign/vec4 v00000000015a1470_0, 0;
    %load/vec4 v00000000015a1330_0;
    %assign/vec4 v00000000015a1330_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000015a0610_0;
    %assign/vec4 v00000000015a1470_0, 0;
    %load/vec4 v00000000015a1150_0;
    %assign/vec4 v00000000015a1330_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011a0750;
T_2 ;
    %wait E_00000000011d37f0;
    %load/vec4 v000000000159e380_0;
    %load/vec4 v000000000159f460_0;
    %load/vec4 v000000000159f820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159e6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000159e100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000159f5a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000159e380_0;
    %load/vec4 v000000000159f460_0;
    %load/vec4 v000000000159f500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159e6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000159e100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000159f5a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000159e6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159e100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159f5a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000015a2080;
T_3 ;
    %wait E_00000000011d2ab0;
    %load/vec4 v00000000015a4030_0;
    %load/vec4 v00000000015a4e90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000015a38b0_0;
    %load/vec4 v00000000015a4e90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000015a3630, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011a0a10;
T_4 ;
    %wait E_00000000011d0e30;
    %load/vec4 v00000000011fab50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fb230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fbcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011faa10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011fc4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fc810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fc8b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000011fbeb0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fb230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fbcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011faa10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011fc4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fc810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fc8b0_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011fb230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fbcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011faa10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000011fc4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fc810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fc8b0_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011fb230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fbcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011faa10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011fc4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011fc810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fc8b0_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011fb230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011fbcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011fad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011faa10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011fc4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011fc810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fc8b0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fb230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fbcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011faa10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011fc4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011fc810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fc8b0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fb230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fbcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011faa10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000011fc4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fc810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011fc8b0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000118e530;
T_5 ;
    %wait E_00000000011d3570;
    %load/vec4 v00000000015a1dd0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000015a0390_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000015a0390_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000015a0390_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000015a1b50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000015a1dd0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000015a0390_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000000015a0390_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000015a0390_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000015a0390_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000015a0390_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000000015a1b50_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000015a0390_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000015a0390_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000015a1b50_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000119b9e0;
T_6 ;
    %wait E_00000000011d2a30;
    %load/vec4 v00000000015a1510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159f140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159e240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159e1a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000159e060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000159ea60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000159f280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000159f960_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000015a1c90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000159eba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000159f0a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000159eb00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000159ed80_0;
    %assign/vec4 v000000000159f140_0, 0;
    %load/vec4 v000000000159e560_0;
    %assign/vec4 v000000000159fbe0_0, 0;
    %load/vec4 v000000000159fa00_0;
    %assign/vec4 v000000000159e240_0, 0;
    %load/vec4 v000000000159e420_0;
    %assign/vec4 v000000000159faa0_0, 0;
    %load/vec4 v000000000159e880_0;
    %assign/vec4 v000000000159e1a0_0, 0;
    %load/vec4 v000000000159e4c0_0;
    %assign/vec4 v000000000159e060_0, 0;
    %load/vec4 v000000000159e9c0_0;
    %assign/vec4 v000000000159ea60_0, 0;
    %load/vec4 v000000000159ece0_0;
    %assign/vec4 v000000000159f280_0, 0;
    %load/vec4 v000000000159eec0_0;
    %assign/vec4 v000000000159f960_0, 0;
    %load/vec4 v00000000015a07f0_0;
    %assign/vec4 v00000000015a1c90_0, 0;
    %load/vec4 v000000000159e920_0;
    %assign/vec4 v000000000159eba0_0, 0;
    %load/vec4 v000000000159ec40_0;
    %assign/vec4 v000000000159f0a0_0, 0;
    %load/vec4 v000000000159fc80_0;
    %assign/vec4 v000000000159eb00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000015a2d00;
T_7 ;
    %wait E_00000000011d35b0;
    %load/vec4 v00000000015a0d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v00000000015a13d0_0;
    %store/vec4 v00000000015a0c50_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v00000000015a1a10_0;
    %store/vec4 v00000000015a0c50_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000015a0570_0;
    %store/vec4 v00000000015a0c50_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000015a2b70;
T_8 ;
    %wait E_00000000011d39b0;
    %load/vec4 v00000000015a3b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v00000000015a1790_0;
    %store/vec4 v00000000015a3e50_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v00000000015a0e30_0;
    %store/vec4 v00000000015a3e50_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000015a0ed0_0;
    %store/vec4 v00000000015a3e50_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000011a05c0;
T_9 ;
    %wait E_00000000011d3cb0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000159fe60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000159f780_0, 0;
    %load/vec4 v000000000159e2e0_0;
    %load/vec4 v000000000159f000_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000159f000_0;
    %load/vec4 v000000000159f320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000159fe60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000159e740_0;
    %load/vec4 v000000000159f640_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000159e2e0_0;
    %load/vec4 v000000000159f000_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000159f000_0;
    %load/vec4 v000000000159f320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v000000000159f640_0;
    %load/vec4 v000000000159f320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000159fe60_0, 0;
T_9.2 ;
T_9.1 ;
    %load/vec4 v000000000159e2e0_0;
    %load/vec4 v000000000159f000_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000159f000_0;
    %load/vec4 v000000000159e600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000159f780_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000000000159e740_0;
    %load/vec4 v000000000159f640_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000159e2e0_0;
    %load/vec4 v000000000159f000_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000159f000_0;
    %load/vec4 v000000000159e600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v000000000159f640_0;
    %load/vec4 v000000000159e600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000159f780_0, 0;
T_9.6 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000001200bd0;
T_10 ;
    %wait E_00000000011d17b0;
    %load/vec4 v00000000011faab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v00000000011fc6d0_0;
    %load/vec4 v00000000011fbb90_0;
    %and;
    %store/vec4 v00000000011fc270_0, 0, 32;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v00000000011fc6d0_0;
    %load/vec4 v00000000011fbb90_0;
    %xor;
    %store/vec4 v00000000011fc270_0, 0, 32;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v00000000011fc6d0_0;
    %load/vec4 v00000000011fbb90_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000000011fc270_0, 0, 32;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v00000000011fc6d0_0;
    %load/vec4 v00000000011fbb90_0;
    %add;
    %store/vec4 v00000000011fc270_0, 0, 32;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v00000000011fc6d0_0;
    %load/vec4 v00000000011fbb90_0;
    %sub;
    %store/vec4 v00000000011fc270_0, 0, 32;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v00000000011fc6d0_0;
    %load/vec4 v00000000011fbb90_0;
    %mul;
    %store/vec4 v00000000011fc270_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v00000000011fc6d0_0;
    %load/vec4 v00000000011fbb90_0;
    %add;
    %store/vec4 v00000000011fc270_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v00000000011fc6d0_0;
    %load/vec4 v00000000011fbb90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000000011fc270_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v00000000011fc6d0_0;
    %load/vec4 v00000000011fbb90_0;
    %add;
    %store/vec4 v00000000011fc270_0, 0, 32;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v00000000011fc6d0_0;
    %load/vec4 v00000000011fbb90_0;
    %sub;
    %store/vec4 v00000000011fc270_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000001200d60;
T_11 ;
    %wait E_00000000011d18b0;
    %load/vec4 v00000000011fb4b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000000011fc310_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000011fbe10_0, 0, 4;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000011fbe10_0, 0, 4;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000011fbe10_0, 0, 4;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000011fbe10_0, 0, 4;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000011fbe10_0, 0, 4;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000011fbe10_0, 0, 4;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000011fb4b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.9, 4;
    %load/vec4 v00000000011fc310_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000011fbe10_0, 0, 4;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000011fbe10_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000011fbe10_0, 0, 4;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v00000000011fb4b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.15, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000000011fbe10_0, 0, 4;
T_11.15 ;
T_11.10 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000011a0d30;
T_12 ;
    %wait E_00000000011d2a30;
    %load/vec4 v000000000159ef60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159e7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000159ff00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011fbaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011e4130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011fb9b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000159fdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011d9d70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000159f3c0_0;
    %assign/vec4 v000000000159e7e0_0, 0;
    %load/vec4 v00000000011e5350_0;
    %assign/vec4 v000000000159ff00_0, 0;
    %load/vec4 v00000000011fba50_0;
    %assign/vec4 v00000000011fbaf0_0, 0;
    %load/vec4 v00000000011d9eb0_0;
    %assign/vec4 v00000000011e4130_0, 0;
    %load/vec4 v00000000011fb910_0;
    %assign/vec4 v00000000011fb9b0_0, 0;
    %load/vec4 v000000000159fd20_0;
    %assign/vec4 v000000000159fdc0_0, 0;
    %load/vec4 v00000000011dabd0_0;
    %assign/vec4 v00000000011d9d70_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000011a0ba0;
T_13 ;
    %wait E_00000000011d2ab0;
    %load/vec4 v00000000011fbf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000011fb690_0;
    %load/vec4 v00000000011fb2d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011fb730, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000015a29e0;
T_14 ;
    %wait E_00000000011d2a30;
    %load/vec4 v00000000015a0250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015a01b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015a1f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000015a0110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000015a18d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000015a0430_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000015a1970_0;
    %assign/vec4 v00000000015a01b0_0, 0;
    %load/vec4 v00000000015a1bf0_0;
    %assign/vec4 v00000000015a1f10_0, 0;
    %load/vec4 v00000000015a0930_0;
    %assign/vec4 v00000000015a0110_0, 0;
    %load/vec4 v00000000015a0cf0_0;
    %assign/vec4 v00000000015a18d0_0, 0;
    %load/vec4 v00000000015a1290_0;
    %assign/vec4 v00000000015a0430_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000011fec90;
T_15 ;
    %delay 25, 0;
    %load/vec4 v00000000015a8a20_0;
    %inv;
    %store/vec4 v00000000015a8a20_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000011fec90;
T_16 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015a85c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015a9560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015a9420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015a8840_0, 0, 32;
T_16.0 ;
    %load/vec4 v00000000015a8840_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000015a8840_0;
    %store/vec4a v00000000015a11f0, 4, 0;
    %load/vec4 v00000000015a8840_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015a8840_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015a8840_0, 0, 32;
T_16.2 ;
    %load/vec4 v00000000015a8840_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000015a8840_0;
    %store/vec4a v00000000011fb730, 4, 0;
    %load/vec4 v00000000015a8840_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015a8840_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011fb730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015a8840_0, 0, 32;
T_16.4 ;
    %load/vec4 v00000000015a8840_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000015a8840_0;
    %store/vec4a v00000000015a3630, 4, 0;
    %load/vec4 v00000000015a8840_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015a8840_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %vpi_call 2 50 "$readmemb", "instruction_4.txt", v00000000015a11f0 {0 0 0};
    %vpi_func 2 54 "$fopen" 32, "output_4.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v00000000015a88e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015a8a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015a8b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015a8520_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015a8b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015a8520_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_00000000011fec90;
T_17 ;
    %wait E_00000000011d2ab0;
    %load/vec4 v00000000015a85c0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 69 "$finish" {0 0 0};
T_17.0 ;
    %load/vec4 v000000000159e100_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011fc8b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000000015a9560_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015a9560_0, 0, 32;
T_17.2 ;
    %load/vec4 v00000000011fc770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v00000000015a9420_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015a9420_0, 0, 32;
T_17.4 ;
    %vpi_call 2 77 "$fdisplay", v00000000015a88e0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v00000000015a85c0_0, v00000000015a8520_0, v00000000015a9560_0, v00000000015a9420_0, v00000000015a3f90_0 {0 0 0};
    %vpi_call 2 81 "$fdisplay", v00000000015a88e0_0, "Registers" {0 0 0};
    %vpi_call 2 82 "$fdisplay", v00000000015a88e0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v00000000015a3630, 0>, &A<v00000000015a3630, 8>, &A<v00000000015a3630, 16>, &A<v00000000015a3630, 24> {0 0 0};
    %vpi_call 2 83 "$fdisplay", v00000000015a88e0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v00000000015a3630, 1>, &A<v00000000015a3630, 9>, &A<v00000000015a3630, 17>, &A<v00000000015a3630, 25> {0 0 0};
    %vpi_call 2 84 "$fdisplay", v00000000015a88e0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v00000000015a3630, 2>, &A<v00000000015a3630, 10>, &A<v00000000015a3630, 18>, &A<v00000000015a3630, 26> {0 0 0};
    %vpi_call 2 85 "$fdisplay", v00000000015a88e0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v00000000015a3630, 3>, &A<v00000000015a3630, 11>, &A<v00000000015a3630, 19>, &A<v00000000015a3630, 27> {0 0 0};
    %vpi_call 2 86 "$fdisplay", v00000000015a88e0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v00000000015a3630, 4>, &A<v00000000015a3630, 12>, &A<v00000000015a3630, 20>, &A<v00000000015a3630, 28> {0 0 0};
    %vpi_call 2 87 "$fdisplay", v00000000015a88e0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v00000000015a3630, 5>, &A<v00000000015a3630, 13>, &A<v00000000015a3630, 21>, &A<v00000000015a3630, 29> {0 0 0};
    %vpi_call 2 88 "$fdisplay", v00000000015a88e0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v00000000015a3630, 6>, &A<v00000000015a3630, 14>, &A<v00000000015a3630, 22>, &A<v00000000015a3630, 30> {0 0 0};
    %vpi_call 2 89 "$fdisplay", v00000000015a88e0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v00000000015a3630, 7>, &A<v00000000015a3630, 15>, &A<v00000000015a3630, 23>, &A<v00000000015a3630, 31> {0 0 0};
    %vpi_call 2 93 "$fdisplay", v00000000015a88e0_0, "Data Memory: 0x00 = %10d", &A<v00000000011fb730, 0> {0 0 0};
    %vpi_call 2 94 "$fdisplay", v00000000015a88e0_0, "Data Memory: 0x04 = %10d", &A<v00000000011fb730, 1> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v00000000015a88e0_0, "Data Memory: 0x08 = %10d", &A<v00000000011fb730, 2> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v00000000015a88e0_0, "Data Memory: 0x0C = %10d", &A<v00000000011fb730, 3> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v00000000015a88e0_0, "Data Memory: 0x10 = %10d", &A<v00000000011fb730, 4> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v00000000015a88e0_0, "Data Memory: 0x14 = %10d", &A<v00000000011fb730, 5> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v00000000015a88e0_0, "Data Memory: 0x18 = %10d", &A<v00000000011fb730, 6> {0 0 0};
    %vpi_call 2 100 "$fdisplay", v00000000015a88e0_0, "Data Memory: 0x1C = %10d", &A<v00000000011fb730, 7> {0 0 0};
    %vpi_call 2 102 "$fdisplay", v00000000015a88e0_0, "\012" {0 0 0};
    %load/vec4 v00000000015a85c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015a85c0_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "And.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "Forward.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX32.v";
    "MUX32_4Input.v";
    "PC.v";
    "Equal.v";
    "Registers.v";
