;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-100
	MOV -1, <-20
	MOV -6, <-20
	DJN -1, @-20
	SUB @121, <409
	JMP 12, #10
	ADD 12, @10
	SUB #12, @200
	JMZ -30, 404
	JMN @12, #203
	JMN <121, 103
	SUB #12, @204
	SUB 210, 40
	SPL 12, #10
	SUB -127, 100
	SUB @121, 103
	SUB @121, 103
	SUB @126, 106
	CMP 121, 40
	SUB #12, @200
	DJN -1, @-20
	SUB @121, 103
	MOV -6, <-20
	JMN @12, #202
	SPL @0, #2
	MOV -6, <-20
	JMP @1, @-1
	SUB 12, @-10
	SUB 12, @-10
	SUB 12, @-10
	SUB -12, @-10
	SUB #112, @0
	SUB 1, <-1
	SUB #112, @0
	SUB #112, @0
	SPL 0, <336
	MOV -1, <-20
	MOV -1, <-20
	SLT 121, 40
	JMZ 12, #10
	MOV -6, <-20
	SPL 12, #10
	ADD 260, 60
	ADD 260, 60
	ADD 260, 60
	ADD -30, 21
	ADD 260, 60
	ADD -30, 21
	CMP -207, <-100
	MOV -1, <-20
	MOV -1, <-20
	MOV -6, <-20
