----------------------------------------------------------------------
State after executing cycle:	0
IF.nop:	0
IF.PC:	4
ID.Instr:	00000000010000000000000100000011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	1
IF.nop:	0
IF.PC:	8
ID.Instr:	00000000100000000000000110000011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	2
IF.nop:	0
IF.PC:	12
ID.Instr:	00000000000100100000001000010011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00011
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	3
IF.nop:	0
IF.PC:	16
ID.Instr:	00000000010100100000001010110011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00000
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00011
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000101
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	4
IF.nop:	0
IF.PC:	20
ID.Instr:	00000000010100011001010001100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000001
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000001010
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00011
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	5
IF.nop:	0
IF.PC:	24
ID.Instr:	00000000010100011001010001100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000001
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	6
IF.nop:	0
IF.PC:	28
ID.Instr:	11111110010000010001100011100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000001
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	7
IF.nop:	0
IF.PC:	8
ID.Instr:	11111110010000010001100011100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000001
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	8
IF.nop:	0
IF.PC:	12
ID.Instr:	00000000000100100000001000010011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000001
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	9
IF.nop:	0
IF.PC:	16
ID.Instr:	00000000010100100000001010110011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000001
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	10
IF.nop:	0
IF.PC:	20
ID.Instr:	00000000010100011001010001100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000010
EX.Read_data2:	00000000000000000000000000000001
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000010
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000001
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	11
IF.nop:	0
IF.PC:	24
ID.Instr:	00000000010100011001010001100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000010
EX.Read_data2:	00000000000000000000000000000001
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000010
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	12
IF.nop:	0
IF.PC:	28
ID.Instr:	11111110010000010001100011100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000010
EX.Read_data2:	00000000000000000000000000000001
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	13
IF.nop:	0
IF.PC:	8
ID.Instr:	11111110010000010001100011100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000010
EX.Read_data2:	00000000000000000000000000000001
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	14
IF.nop:	0
IF.PC:	12
ID.Instr:	00000000000100100000001000010011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000010
EX.Read_data2:	00000000000000000000000000000001
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	15
IF.nop:	0
IF.PC:	16
ID.Instr:	00000000010100100000001010110011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000010
EX.Read_data2:	00000000000000000000000000000001
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	16
IF.nop:	0
IF.PC:	20
ID.Instr:	00000000010100011001010001100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	17
IF.nop:	0
IF.PC:	24
ID.Instr:	00000000010100011001010001100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000110
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	18
IF.nop:	0
IF.PC:	28
ID.Instr:	11111110010000010001100011100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000110
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000110
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	19
IF.nop:	0
IF.PC:	8
ID.Instr:	11111110010000010001100011100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000110
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000110
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	20
IF.nop:	0
IF.PC:	12
ID.Instr:	00000000000100100000001000010011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000110
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000110
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	21
IF.nop:	0
IF.PC:	16
ID.Instr:	00000000010100100000001010110011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000110
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000110
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	22
IF.nop:	0
IF.PC:	20
ID.Instr:	00000000010100011001010001100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000100
EX.Read_data2:	00000000000000000000000000000110
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000110
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	23
IF.nop:	0
IF.PC:	24
ID.Instr:	00000000110000000000010101101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000100
EX.Read_data2:	00000000000000000000000000000110
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000001010
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000100
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	24
IF.nop:	0
IF.PC:	32
ID.Instr:	00000000110000000000010101101111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000011000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	01010
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000001010
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000001010
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	25
IF.nop:	0
IF.PC:	36
ID.Instr:	00000000010000000010100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000011000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	01010
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000011000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	01010
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000001010
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	26
IF.nop:	0
IF.PC:	40
ID.Instr:	00000000101000000010101000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	0000000000010000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00000
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	0
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000011000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	01010
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000011000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	27
IF.nop:	0
IF.PC:	44
ID.Instr:	11111110000000000000100011100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000011000
EX.Imm:	0000000000010100
EX.Rs:	00000
EX.Rt:	01010
EX.Wrt_reg_addr:	00000
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	0
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000011000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	28
IF.nop:	0
IF.PC:	24
ID.Instr:	11111110000000000000100011100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000011000
EX.Imm:	0000000000010100
EX.Rs:	00000
EX.Rt:	01010
EX.Wrt_reg_addr:	00000
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	0
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	00000000000000000000000000011000
MEM.Rs:	00000
MEM.Rt:	01010
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000011000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	0
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	29
IF.nop:	0
IF.PC:	28
ID.Instr:	11111110010000010001100011100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000011000
EX.Imm:	0000000000010100
EX.Rs:	00000
EX.Rt:	01010
EX.Wrt_reg_addr:	00000
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	0
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	00000000000000000000000000011000
MEM.Rs:	00000
MEM.Rt:	01010
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000011000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	0
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	30
IF.nop:	0
IF.PC:	8
ID.Instr:	11111110010000010001100011100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000011000
EX.Imm:	0000000000010100
EX.Rs:	00000
EX.Rt:	01010
EX.Wrt_reg_addr:	00000
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	0
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	00000000000000000000000000011000
MEM.Rs:	00000
MEM.Rt:	01010
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000011000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	0
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	31
IF.nop:	0
IF.PC:	12
ID.Instr:	00000000000100100000001000010011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000011000
EX.Imm:	0000000000010100
EX.Rs:	00000
EX.Rt:	01010
EX.Wrt_reg_addr:	00000
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	0
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	00000000000000000000000000011000
MEM.Rs:	00000
MEM.Rt:	01010
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000011000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	0
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	32
IF.nop:	0
IF.PC:	16
ID.Instr:	00000000010100100000001010110011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000100
EX.Read_data2:	00000000000000000000000000011000
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	01010
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	00000000000000000000000000011000
MEM.Rs:	00000
MEM.Rt:	01010
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000011000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	0
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	33
IF.nop:	0
IF.PC:	20
ID.Instr:	00000000010100011001010001100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000101
EX.Read_data2:	00000000000000000000000000001010
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000101
MEM.Store_data:	00000000000000000000000000011000
MEM.Rs:	00100
MEM.Rt:	01010
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000011000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	0
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	34
IF.nop:	0
IF.PC:	24
ID.Instr:	00000000010100011001010001100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000101
EX.Read_data2:	00000000000000000000000000001010
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001111
MEM.Store_data:	00000000000000000000000000011000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000101
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	35
IF.nop:	0
IF.PC:	28
ID.Instr:	11111110010000010001100011100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000101
EX.Read_data2:	00000000000000000000000000001010
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001111
MEM.Store_data:	00000000000000000000000000011000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001111
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
----------------------------------------------------------------------
State after executing cycle:	36
IF.nop:	1
IF.PC:	28
ID.Instr:	11111110010000010001100011100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000101
EX.Read_data2:	00000000000000000000000000001010
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001111
MEM.Store_data:	00000000000000000000000000011000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001111
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
----------------------------------------------------------------------
State after executing cycle:	37
IF.nop:	1
IF.PC:	28
ID.Instr:	11111110010000010001100011100011
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000101
EX.Read_data2:	00000000000000000000000000001010
EX.Imm:	0000000000000001
EX.Rs:	00100
EX.Rt:	00101
EX.Wrt_reg_addr:	00000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	1
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001111
MEM.Store_data:	00000000000000000000000000011000
MEM.Rs:	00100
MEM.Rt:	00101
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001111
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
