Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun 23 20:18:52 2020
| Host         : DESKTOP-NE0V45F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   149 |
| Unused register locations in slices containing registers |   359 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |           33 |
|      5 |            2 |
|      6 |            3 |
|      7 |            1 |
|      8 |           19 |
|     10 |            2 |
|     12 |            7 |
|     13 |            3 |
|     14 |           19 |
|     15 |           18 |
|    16+ |           40 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             197 |          100 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             137 |           65 |
| Yes          | No                    | No                     |             945 |          461 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4434 |         1321 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                               |                                                                                              Enable Signal                                                                                             |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                        |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[3][0]                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[0]                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_4[0]                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11]_0[0]                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_3[0]                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_1[0]                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                              |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_3[0]                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_2[0]                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_4[0]                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_5[0]                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_6[0]                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_7[0]                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_2[0]                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_0[0]                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                       | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/p_0_in                                                                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/p_1_in                                                                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                     | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                      | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                      | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                     | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                     | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                     | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                     | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                     | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                     | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                     | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                      | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                     | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                               | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg00_n_0                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                     |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0          |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_1[0]                                     |                                                                                                                                                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__0_n_0                                                                      |                                                                                                                                                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__3_n_0                                                                                                                                       |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__13_n_0                                                                                                                                      |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__12_n_0                                                                                                                                      |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__6_n_0                                                                                                                                       |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__11_n_0                                                                                                                                      |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__9_n_0                                                                                                                                       |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                       |               11 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__1_n_0                                                                                                                                       |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/mat                                                                                                                                                    |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__4_n_0                                                                                                                                       |                                                                                                                                                       |               11 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__2_n_0                                                                                                                                       |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__14_n_0                                                                                                                                      |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__5_n_0                                                                                                                                       |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__10_n_0                                                                                                                                      |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__7_n_0                                                                                                                                       |                                                                                                                                                       |               11 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__16_n_0                                                                                                                                      |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__8_n_0                                                                                                                                       |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/A[14]_i_1__15_n_0                                                                                                                                      |                                                                                                                                                       |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/addr[31]_i_2_n_0                                                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/addr[31]_i_1_n_0                                                                                      |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg_1[0]                                                           |                                                                                                                                                       |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                       |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/vecon_reg_0                                                                                                                                            |                                                                                                                                                       |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/addr1[1]_i_2_n_0                                                                                                                                       | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/addr1[1]_i_1_n_0                                                                                      |                5 |             20 |
|  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/u_clk_180/inst/clk_out1 |                                                                                                                                                                                                        |                                                                                                                                                       |               16 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                       |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                       |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                       |               12 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                       |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               13 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   |                                                                                                                                                       |               27 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/firstmat1_reg_0                                                                                                                                        | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/matsize[0]_i_1_n_0                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/m_c018_in                                                                                                                                              | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/m_c[0]_i_1_n_0                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/outpoint[31]_i_2_n_0                                                                                                                                   | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/outpoint                                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/save1_reg_0                                                                                                                                            | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/wrdata                                                                                                |               26 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/reset                                                                                                   |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |               21 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                            |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/save1_reg_0                                                                                                                                            | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/addr3                                                                                                 |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/vecin                                                                                                                                                  |                                                                                                                                                       |               28 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/s_c[31]_i_2_n_0                                                                                                                                        | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/s_c[31]_i_1_n_0                                                                                       |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               11 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                        | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/reset                                                                                                   |               12 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                       |               16 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                       |               17 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                        |                                                                                                                                                       |               20 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                       |               20 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                     |                                                                                                                                                       |               19 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                       |               19 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/start                                                                                                                                                  |                                                                                                                                                       |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          |                                                                                                                                                                                                        |                                                                                                                                                       |               85 |            179 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/cal1_reg_0                                                                                                                                             | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/temp[1][16]__0_i_1_n_0                                                                                |              502 |           1358 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                          | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/cal2                                                                                                                                                   | design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p/out[1][31]_i_1_n_0                                                                                    |              512 |           2048 |
+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


