module testbench();

timeunit 10ns;	// Half clock cycle at 50 MHz
					// This is the amount of time represented by #1 
timeprecision 1ns;

// These signals are internal because your device under test will be instantiated as a module inside your testbench

logic Clk = 0;

logic QA;
logic QB;
logic QC;
logic QD;	

logic CLRN;

// Instantiating the DUT
// Make sure the module and signal names match with those in your design
lab1 dut0(.QA(QA), .QB(QB), .QC(QC), .QD(QD), .CLRN(CLRN), .CLK(Clk));

// Toggle the clock
// #1 means wait for a delay of 1 timeunit
always begin : CLOCK_GENERATION
#1 Clk = ~Clk;
end

initial begin: CLOCK_INITIALIZATION
    Clk = 0;
end 


initial begin: TEST_VECTORS
//Put your test vectors here

CLRN = 1'b0;
#5 CLRN = 1'b1;



end


endmodule
	