
from __future__ import print_function, division, absolute_import

import os
from argparse import Namespace
from myhdl import *
from .jpeg_filelist import filelist_v1
from .jpeg_filelist import filelist_v2


def prep_cosim(clock, reset, jpgv1, jpgv2, args=None):
    """
    """
    global filelist_v1, filelist_v2

    # build the first JPEG encoder
    # @note: this encoder is still being converted to 
    #    Verilog, for now just build
    if not args.build_skip_v1:
        # @todo: save std* and create log
        cmd = "iverilog -g2001 -o jpegenc_v1 %s" % (" ".join(filelist_v1))
        print("compiling v1 ...")
        os.system(cmd)

        # @todo: remove the following for good
        # cmd = "iverilog -g2001 -t vhdl -o jpegenc_v1.vhd %s" % (" ".join(filelist_v1))
        # os.system(cmd)

    # build the second JPEG encoder
    # @todo: use subprocess, check the return and the "log"
    #   to verify it build correctly.
    cmd = "iverilog -g2001 -o jpegenc_v2 %s " % (" ".join(filelist_v2))
    print("compiling v2 ...")
    os.system(cmd)

    files = ['tb_jpegenc.v']
    vstr = "-D VTRACE" if args.vtrace else ""
    dstr = "%s -D VTRACE_LEVEL=%d -D VTRACE_MODULE=%s " % \
           (vstr, args.vtrace_level, args.vtrace_module)
    cmd = "iverilog -g2001 -o jpegenc %s %s %s %s" % \
          (dstr,
           " ".join(filelist_v1), 
           " ".join(filelist_v2),
           " ".join(files), )
    print("compiling testbench ...")
    os.system(cmd)

    if not os.path.exists('vcd'):
        os.makedirs('vcd')

    if args.build_only:
        return None

    print("cosimulation setup ...")
    dstr = "-lxt2 " if args.vtrace else "-none "
    cmd = "vvp -m ./myhdl.vpi jpegenc %s" % (dstr)

    gcosim = Cosimulation(
        cmd,
        clock=clock,
        reset=reset,
        
        # encoder 1 (V1, design1)
        j1_iram_wdata      = jpgv1.iram_wdata,
        j1_iram_wren       = jpgv1.iram_wren,
        j1_iram_fifo_afull = jpgv1.iram_fifo_afull,
        j1_ram_byte        = jpgv1.ram_byte,
        j1_ram_wren        = jpgv1.ram_wren,
        j1_ram_wraddr      = jpgv1.ram_wraddr,
        j1_almost_full     = jpgv1.almost_full,
        j1_frame_size      = jpgv1.frame_size,

        j1_opb_abus        = jpgv1.opb.ABus,
        j1_opb_be          = jpgv1.opb.BE,
        j1_opb_dbus_in     = jpgv1.opb.DBus_in,
        j1_opb_rnw         = jpgv1.opb.RNW,
        j1_opb_select      = jpgv1.opb.select,
        j1_opb_dbus_out    = jpgv1.opb.DBus_out,
        j1_opb_xferack     = jpgv1.opb.XferAck,
        j1_opb_retry       = jpgv1.opb.retry,
        j1_opb_toutsup     = jpgv1.opb.toutSup,
        j1_opb_errack      = jpgv1.opb.errAck,

        # encoder 2 (V2, design2)
        j2_eof        = jpgv2.end_of_file_signal,
        j2_en         = jpgv2.enable,
        j2_dati       = jpgv2.data_in,
        j2_bits       = jpgv2.jpeg_bitstream,
        j2_rdy        = jpgv2.data_ready,
        j2_eof_cnt    = jpgv2.end_of_file_bitstream_count,
        j2_eof_p      = jpgv2.eof_data_partial_ready
                          
        # encoder (future versions)
    )

    return gcosim
                          

if __name__ == '__main__':
    args = Namespace(
        build_only=True,             # build only
        build_skip_v1=False,         # skip design 1
        build_skip_v2=False,         # skip design 2
        vtrace=True,                 # enable VCD tracing in Verilog cosim
        vtrace_level=0,              # Verilog VCD dumpvars level
        vtrace_module='tb_jpegenc',  # Verilog VCD dumpvars module to trace
    )
    
    prep_cosim(Signal(bool(0)), 
               ResetSignal(0, 0, False),
               None, None,
               args)
