#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb 23 16:29:12 2023
# Process ID: 11460
# Current directory: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5580 C:\Users\mvbos\Desktop\SoC\SoC_Design\HW2\HW2Vivado\HW2\HW2.xpr
# Log file: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/vivado.log
# Journal file: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2\vivado.jou
# Running On: DESKTOP-5C5IMB2, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 12779 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part1/hw2_part1.bd}
create_bd_design "hw2_part2"
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part1/hw2_part1.bd}
open_bd_design {C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd}
current_bd_design hw2_part1
set tmpCopyObjs [concat  [get_bd_cells {microblaze_0_axi_periph microblaze_0_local_memory rst_clk_wiz_0_100M mdm_1 microblaze_0 axi_uartlite_0 clk_wiz_0}] [get_bd_intf_ports {usb_uart}] [get_bd_ports {reset sys_clock}] [get_bd_intf_nets {microblaze_0_M_AXI_DP microblaze_0_axi_periph_M00_AXI microblaze_0_ilmb_1 microblaze_0_debug microblaze_0_dlmb_1 axi_uartlite_0_UART}] [get_bd_nets {microblaze_0_Clk rst_clk_wiz_0_100M_bus_struct_reset clk_wiz_0_locked reset_1 rst_clk_wiz_0_100M_mb_reset mdm_1_debug_sys_rst sys_clock_1 rst_clk_wiz_0_100M_peripheral_aresetn}]]
current_bd_design hw2_part2
copy_bd_objs -from_design hw2_part1 / $tmpCopyObjs
current_bd_design [get_bd_designs hw2_part1]
current_bd_design [get_bd_designs hw2_part2]
create_peripheral xilinx.com user RSA 1.0 -dir C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:RSA:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:RSA:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:RSA:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:RSA:1.0]
set_property  ip_repo_paths  C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/../ip_repo/RSA_1_0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_RSA_v1_0 -directory C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/../ip_repo c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/ip_repo/RSA_1_0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/ip_repo/RSA_1_0/src {C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/modmult.vhd C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/rsacypher.vhd}
update_compile_order -fileset sources_1
close_project
save_bd_design
