<stg><name>load_conv2_params</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases_local, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 2048, void @empty_38, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases

]]></Node>
<StgValue><ssdm name="conv2_biases_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights

]]></Node>
<StgValue><ssdm name="conv2_weights_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %trunc_ln198_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln198_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="63" op_0_bw="62">
<![CDATA[
entry:11 %sext_ln198 = sext i62 %trunc_ln198_1

]]></Node>
<StgValue><ssdm name="sext_ln198"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:12 %store_ln198 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln198 = br void %VITIS_LOOP_200_2

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_200_2:0 %i_2 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="6">
<![CDATA[
VITIS_LOOP_200_2:1 %trunc_ln198 = trunc i6 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln198"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_200_2:2 %icmp_ln198 = icmp_eq  i6 %i_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_200_2:3 %add_ln198 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln198"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_200_2:4 %br_ln198 = br i1 %icmp_ln198, void %VITIS_LOOP_200_2.split, void %for.end21

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="6">
<![CDATA[
VITIS_LOOP_200_2.split:1 %zext_ln198_1 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln198_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_200_2.split:7 %add_ln199 = add i63 %sext_ln198, i63 %zext_ln198_1

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_200_2.split:8 %sext_ln199 = sext i63 %add_ln199

]]></Node>
<StgValue><ssdm name="sext_ln199"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_200_2.split:9 %gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln199

]]></Node>
<StgValue><ssdm name="gmem_w2_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_200_2.split:16 %store_ln198 = store i6 %add_ln198, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.end21:0 %ret_ln205 = ret

]]></Node>
<StgValue><ssdm name="ret_ln205"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_200_2.split:10 %gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_200_2.split:10 %gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_200_2.split:10 %gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_200_2.split:10 %gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_200_2.split:10 %gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_200_2.split:10 %gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="45" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_200_2.split:10 %gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="46" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_200_2.split:10 %gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="47" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_200_2.split:11 %gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_w2_addr

]]></Node>
<StgValue><ssdm name="gmem_w2_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_200_2.split:0 %zext_ln198 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6">
<![CDATA[
VITIS_LOOP_200_2.split:2 %trunc_ln198_2 = trunc i6 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln198_2"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
VITIS_LOOP_200_2.split:5 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln198, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_200_2.split:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_200_2.split:12 %bitcast_ln199 = bitcast i32 %gmem_w2_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln199"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_200_2.split:13 %conv2_biases_local_addr = getelementptr i32 %conv2_biases_local, i64 0, i64 %zext_ln198

]]></Node>
<StgValue><ssdm name="conv2_biases_local_addr"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_200_2.split:14 %store_ln199 = store i32 %bitcast_ln199, i5 %conv2_biases_local_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="1" op_3_bw="11" op_4_bw="62" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0">
<![CDATA[
VITIS_LOOP_200_2.split:15 %call_ln198 = call void @load_conv2_params_Pipeline_VITIS_LOOP_200_2, i5 %trunc_ln198, i1 %tmp, i11 %shl_ln, i62 %trunc_ln, i32 %gmem_w2, i1 %trunc_ln198_2, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="56" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_200_2.split:3 %speclooptripcount_ln198 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln198"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_200_2.split:4 %specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln198"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="1" op_3_bw="11" op_4_bw="62" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0">
<![CDATA[
VITIS_LOOP_200_2.split:15 %call_ln198 = call void @load_conv2_params_Pipeline_VITIS_LOOP_200_2, i5 %trunc_ln198, i1 %tmp, i11 %shl_ln, i62 %trunc_ln, i32 %gmem_w2, i1 %trunc_ln198_2, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_200_2.split:17 %br_ln198 = br void %VITIS_LOOP_200_2

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="gmem_w2" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem_w2"/></StgValue>
</port>
<port id="75" name="conv2_weights" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv2_weights"/></StgValue>
</port>
<port id="76" name="conv2_biases" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv2_biases"/></StgValue>
</port>
<port id="77" name="conv2_biases_local" dir="1" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="conv2_biases_local"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3" dir="1" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2" dir="1" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1" dir="1" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig" dir="1" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="StgValue_82" to="i" fromId="82" toId="14">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="86" from="conv2_biases_local" to="specmemcore_ln0" fromId="77" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="94" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3" to="specmemcore_ln0" fromId="78" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="16">
</dataflow>
<dataflow id="96" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="16">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="17">
</dataflow>
<dataflow id="99" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2" to="specmemcore_ln0" fromId="79" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="17">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="18">
</dataflow>
<dataflow id="104" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1" to="specmemcore_ln0" fromId="80" toId="18">
</dataflow>
<dataflow id="105" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="18">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="19">
</dataflow>
<dataflow id="109" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig" to="specmemcore_ln0" fromId="81" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="19">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="20">
</dataflow>
<dataflow id="115" from="gmem_w2" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="117" from="empty_43" to="specinterface_ln0" fromId="116" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="120" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="122" from="empty_42" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="123" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="20">
</dataflow>
<dataflow id="127" from="empty_38" to="specinterface_ln0" fromId="126" toId="20">
</dataflow>
<dataflow id="129" from="empty_40" to="specinterface_ln0" fromId="128" toId="20">
</dataflow>
<dataflow id="130" from="empty_42" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="20">
</dataflow>
<dataflow id="136" from="empty_42" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="137" from="empty_42" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i64" to="conv2_biases_read" fromId="141" toId="21">
</dataflow>
<dataflow id="143" from="conv2_biases" to="conv2_biases_read" fromId="76" toId="21">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i64" to="conv2_weights_read" fromId="141" toId="22">
</dataflow>
<dataflow id="145" from="conv2_weights" to="conv2_weights_read" fromId="75" toId="22">
</dataflow>
<dataflow id="147" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="146" toId="23">
</dataflow>
<dataflow id="148" from="conv2_weights_read" to="trunc_ln" fromId="22" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_149" to="trunc_ln" fromId="149" toId="23">
</dataflow>
<dataflow id="152" from="StgValue_151" to="trunc_ln" fromId="151" toId="23">
</dataflow>
<dataflow id="153" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln198_1" fromId="146" toId="24">
</dataflow>
<dataflow id="154" from="conv2_biases_read" to="trunc_ln198_1" fromId="21" toId="24">
</dataflow>
<dataflow id="155" from="StgValue_149" to="trunc_ln198_1" fromId="149" toId="24">
</dataflow>
<dataflow id="156" from="StgValue_151" to="trunc_ln198_1" fromId="151" toId="24">
</dataflow>
<dataflow id="157" from="trunc_ln198_1" to="sext_ln198" fromId="24" toId="25">
</dataflow>
<dataflow id="159" from="StgValue_158" to="store_ln198" fromId="158" toId="26">
</dataflow>
<dataflow id="160" from="i" to="store_ln198" fromId="14" toId="26">
</dataflow>
<dataflow id="161" from="i" to="i_2" fromId="14" toId="28">
</dataflow>
<dataflow id="162" from="i_2" to="trunc_ln198" fromId="28" toId="29">
</dataflow>
<dataflow id="163" from="i_2" to="icmp_ln198" fromId="28" toId="30">
</dataflow>
<dataflow id="165" from="StgValue_164" to="icmp_ln198" fromId="164" toId="30">
</dataflow>
<dataflow id="166" from="i_2" to="add_ln198" fromId="28" toId="31">
</dataflow>
<dataflow id="168" from="StgValue_167" to="add_ln198" fromId="167" toId="31">
</dataflow>
<dataflow id="169" from="icmp_ln198" to="br_ln198" fromId="30" toId="32">
</dataflow>
<dataflow id="170" from="i_2" to="zext_ln198_1" fromId="28" toId="33">
</dataflow>
<dataflow id="171" from="sext_ln198" to="add_ln199" fromId="25" toId="34">
</dataflow>
<dataflow id="172" from="zext_ln198_1" to="add_ln199" fromId="33" toId="34">
</dataflow>
<dataflow id="173" from="add_ln199" to="sext_ln199" fromId="34" toId="35">
</dataflow>
<dataflow id="174" from="gmem_w2" to="gmem_w2_addr" fromId="74" toId="36">
</dataflow>
<dataflow id="175" from="sext_ln199" to="gmem_w2_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="176" from="add_ln198" to="store_ln198" fromId="31" toId="37">
</dataflow>
<dataflow id="177" from="i" to="store_ln198" fromId="14" toId="37">
</dataflow>
<dataflow id="179" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_req" fromId="178" toId="39">
</dataflow>
<dataflow id="180" from="gmem_w2_addr" to="gmem_w2_load_req" fromId="36" toId="39">
</dataflow>
<dataflow id="181" from="StgValue_82" to="gmem_w2_load_req" fromId="82" toId="39">
</dataflow>
<dataflow id="182" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_req" fromId="178" toId="40">
</dataflow>
<dataflow id="183" from="gmem_w2_addr" to="gmem_w2_load_req" fromId="36" toId="40">
</dataflow>
<dataflow id="184" from="StgValue_82" to="gmem_w2_load_req" fromId="82" toId="40">
</dataflow>
<dataflow id="185" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_req" fromId="178" toId="41">
</dataflow>
<dataflow id="186" from="gmem_w2_addr" to="gmem_w2_load_req" fromId="36" toId="41">
</dataflow>
<dataflow id="187" from="StgValue_82" to="gmem_w2_load_req" fromId="82" toId="41">
</dataflow>
<dataflow id="188" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_req" fromId="178" toId="42">
</dataflow>
<dataflow id="189" from="gmem_w2_addr" to="gmem_w2_load_req" fromId="36" toId="42">
</dataflow>
<dataflow id="190" from="StgValue_82" to="gmem_w2_load_req" fromId="82" toId="42">
</dataflow>
<dataflow id="191" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_req" fromId="178" toId="43">
</dataflow>
<dataflow id="192" from="gmem_w2_addr" to="gmem_w2_load_req" fromId="36" toId="43">
</dataflow>
<dataflow id="193" from="StgValue_82" to="gmem_w2_load_req" fromId="82" toId="43">
</dataflow>
<dataflow id="194" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_req" fromId="178" toId="44">
</dataflow>
<dataflow id="195" from="gmem_w2_addr" to="gmem_w2_load_req" fromId="36" toId="44">
</dataflow>
<dataflow id="196" from="StgValue_82" to="gmem_w2_load_req" fromId="82" toId="44">
</dataflow>
<dataflow id="197" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_req" fromId="178" toId="45">
</dataflow>
<dataflow id="198" from="gmem_w2_addr" to="gmem_w2_load_req" fromId="36" toId="45">
</dataflow>
<dataflow id="199" from="StgValue_82" to="gmem_w2_load_req" fromId="82" toId="45">
</dataflow>
<dataflow id="200" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_req" fromId="178" toId="46">
</dataflow>
<dataflow id="201" from="gmem_w2_addr" to="gmem_w2_load_req" fromId="36" toId="46">
</dataflow>
<dataflow id="202" from="StgValue_82" to="gmem_w2_load_req" fromId="82" toId="46">
</dataflow>
<dataflow id="204" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_w2_addr_read" fromId="203" toId="47">
</dataflow>
<dataflow id="205" from="gmem_w2_addr" to="gmem_w2_addr_read" fromId="36" toId="47">
</dataflow>
<dataflow id="206" from="i_2" to="zext_ln198" fromId="28" toId="48">
</dataflow>
<dataflow id="207" from="i_2" to="trunc_ln198_2" fromId="28" toId="49">
</dataflow>
<dataflow id="209" from="_ssdm_op_BitConcatenate.i11.i5.i6" to="shl_ln" fromId="208" toId="50">
</dataflow>
<dataflow id="210" from="trunc_ln198" to="shl_ln" fromId="29" toId="50">
</dataflow>
<dataflow id="211" from="StgValue_158" to="shl_ln" fromId="158" toId="50">
</dataflow>
<dataflow id="213" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp" fromId="212" toId="51">
</dataflow>
<dataflow id="214" from="i_2" to="tmp" fromId="28" toId="51">
</dataflow>
<dataflow id="215" from="StgValue_82" to="tmp" fromId="82" toId="51">
</dataflow>
<dataflow id="216" from="gmem_w2_addr_read" to="bitcast_ln199" fromId="47" toId="52">
</dataflow>
<dataflow id="217" from="conv2_biases_local" to="conv2_biases_local_addr" fromId="77" toId="53">
</dataflow>
<dataflow id="219" from="StgValue_218" to="conv2_biases_local_addr" fromId="218" toId="53">
</dataflow>
<dataflow id="220" from="zext_ln198" to="conv2_biases_local_addr" fromId="48" toId="53">
</dataflow>
<dataflow id="221" from="bitcast_ln199" to="store_ln199" fromId="52" toId="54">
</dataflow>
<dataflow id="222" from="conv2_biases_local_addr" to="store_ln199" fromId="53" toId="54">
</dataflow>
<dataflow id="224" from="load_conv2_params_Pipeline_VITIS_LOOP_200_2" to="call_ln198" fromId="223" toId="55">
</dataflow>
<dataflow id="225" from="trunc_ln198" to="call_ln198" fromId="29" toId="55">
</dataflow>
<dataflow id="226" from="tmp" to="call_ln198" fromId="51" toId="55">
</dataflow>
<dataflow id="227" from="shl_ln" to="call_ln198" fromId="50" toId="55">
</dataflow>
<dataflow id="228" from="trunc_ln" to="call_ln198" fromId="23" toId="55">
</dataflow>
<dataflow id="229" from="gmem_w2" to="call_ln198" fromId="74" toId="55">
</dataflow>
<dataflow id="230" from="trunc_ln198_2" to="call_ln198" fromId="49" toId="55">
</dataflow>
<dataflow id="231" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3" to="call_ln198" fromId="78" toId="55">
</dataflow>
<dataflow id="232" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2" to="call_ln198" fromId="79" toId="55">
</dataflow>
<dataflow id="233" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1" to="call_ln198" fromId="80" toId="55">
</dataflow>
<dataflow id="234" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig" to="call_ln198" fromId="81" toId="55">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln198" fromId="235" toId="56">
</dataflow>
<dataflow id="238" from="StgValue_237" to="speclooptripcount_ln198" fromId="237" toId="56">
</dataflow>
<dataflow id="239" from="StgValue_237" to="speclooptripcount_ln198" fromId="237" toId="56">
</dataflow>
<dataflow id="240" from="StgValue_237" to="speclooptripcount_ln198" fromId="237" toId="56">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecLoopName" to="specloopname_ln198" fromId="241" toId="57">
</dataflow>
<dataflow id="244" from="empty_16" to="specloopname_ln198" fromId="243" toId="57">
</dataflow>
<dataflow id="245" from="load_conv2_params_Pipeline_VITIS_LOOP_200_2" to="call_ln198" fromId="223" toId="58">
</dataflow>
<dataflow id="246" from="trunc_ln198" to="call_ln198" fromId="29" toId="58">
</dataflow>
<dataflow id="247" from="tmp" to="call_ln198" fromId="51" toId="58">
</dataflow>
<dataflow id="248" from="shl_ln" to="call_ln198" fromId="50" toId="58">
</dataflow>
<dataflow id="249" from="trunc_ln" to="call_ln198" fromId="23" toId="58">
</dataflow>
<dataflow id="250" from="gmem_w2" to="call_ln198" fromId="74" toId="58">
</dataflow>
<dataflow id="251" from="trunc_ln198_2" to="call_ln198" fromId="49" toId="58">
</dataflow>
<dataflow id="252" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3" to="call_ln198" fromId="78" toId="58">
</dataflow>
<dataflow id="253" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2" to="call_ln198" fromId="79" toId="58">
</dataflow>
<dataflow id="254" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1" to="call_ln198" fromId="80" toId="58">
</dataflow>
<dataflow id="255" from="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig" to="call_ln198" fromId="81" toId="58">
</dataflow>
<dataflow id="256" from="icmp_ln198" to="StgValue_2" fromId="30" toId="2">
</dataflow>
</dataflows>


</stg>
