// Seed: 43291832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_18 = 0;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    output tri id_4,
    output wand id_5,
    input wire id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    output wire id_10,
    input wand id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wand id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri1 id_18,
    output uwire id_19,
    input wand id_20
    , id_28,
    input supply1 id_21,
    input supply1 id_22,
    input tri id_23,
    input uwire id_24,
    output tri0 id_25,
    output wire id_26
);
  assign id_26 = id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28
  );
  wire [-1 : -1] id_29;
  or primCall (
      id_1,
      id_18,
      id_13,
      id_7,
      id_14,
      id_6,
      id_24,
      id_16,
      id_8,
      id_12,
      id_2,
      id_0,
      id_22,
      id_23,
      id_15,
      id_3,
      id_20,
      id_21,
      id_9,
      id_17,
      id_11,
      id_28
  );
endmodule
