
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036980                       # Number of seconds simulated
sim_ticks                                 36979989093                       # Number of ticks simulated
final_tick                               563946352278                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 249381                       # Simulator instruction rate (inst/s)
host_op_rate                                   314726                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2791237                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907228                       # Number of bytes of host memory used
host_seconds                                 13248.60                       # Real time elapsed on the host
sim_insts                                  3303954980                       # Number of instructions simulated
sim_ops                                    4169683809                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2391168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       603520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1053440                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4053504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1602944                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1602944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18681                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4715                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8230                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31668                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12523                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12523                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64661133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16320178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28486758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109613445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48459                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51920                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43346254                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43346254                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43346254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64661133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16320178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28486758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              152959699                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88681030                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31080908                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25258256                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119503                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13033072                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12132932                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279968                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89852                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31193437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172406204                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31080908                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15412900                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37915732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11388231                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7212518                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15275929                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910225                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85542848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47627116     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3330203      3.89%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2688658      3.14%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550791      7.66%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1770697      2.07%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279454      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651830      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925303      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18718796     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85542848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350480                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944116                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32632558                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7020857                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36463566                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246793                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9179072                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310874                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42424                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206117620                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82778                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9179072                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35021225                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1476479                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2014095                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34264949                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3587026                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198859947                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33001                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1489226                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1925                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278414476                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928397331                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928397331                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107718927                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41072                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23285                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9826285                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18533771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9451497                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148590                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3060532                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188051159                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39607                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149413413                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292405                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64935681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198296720                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85542848                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746650                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885451                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30157597     35.25%     35.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18279527     21.37%     56.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11962489     13.98%     70.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8851279     10.35%     80.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7616369      8.90%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3942140      4.61%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3377374      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633933      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722140      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85542848                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874559     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177260     14.42%     85.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177014     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124492922     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127292      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14830201      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7946464      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149413413                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684841                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228840                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008224                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385890918                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253027076                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145611409                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150642253                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561495                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7299803                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2777                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          630                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2425721                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9179072                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         610485                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82407                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188090766                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       409766                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18533771                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9451497                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23073                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73976                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          630                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2460310                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147038498                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13915774                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374914                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21652397                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20744806                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7736623                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658060                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145707850                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145611409                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94897121                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267931479                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641968                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354184                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65282338                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124576                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76363776                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608216                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30138291     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20954660     27.44%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8528389     11.17%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792767      6.28%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3918341      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591766      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1889584      2.47%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949826      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3600152      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76363776                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3600152                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260855397                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385368521                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3138182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886810                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886810                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127637                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127637                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661485907                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201250558                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190202999                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88681030                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32603043                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26579404                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2175297                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13831524                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12745549                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3517460                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96619                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32609649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             179057605                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32603043                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16263009                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39779471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11558871                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5407182                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16099992                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1055828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     87153021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47373550     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2631575      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4919219      5.64%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4903090      5.63%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3041431      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2423997      2.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1515569      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1421729      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18922861     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     87153021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367644                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019120                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34004591                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5345182                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         38211964                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       234804                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9356476                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5517174                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     214826394                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9356476                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36474863                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1037865                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       921606                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35928954                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3433253                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     207138686                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1429451                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1049557                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    290892054                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    966297474                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    966297474                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180014153                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110877886                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36897                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17727                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9548330                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19155376                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9777930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122753                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3379374                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         195308811                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35453                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        155635708                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       307529                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65970646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    201737437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     87153021                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785775                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897505                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29699285     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18989920     21.79%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12563563     14.42%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8223261      9.44%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8660946      9.94%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4183320      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3310272      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       752769      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       769685      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87153021                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         970320     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        183673     13.74%     86.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       182886     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130175955     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2091223      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17726      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15063097      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8287707      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     155635708                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755006                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1336879                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    400068845                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    261315262                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    152077152                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     156972587                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       486412                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7419970                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2073                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2343555                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9356476                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         530511                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92690                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    195344264                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       393194                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19155376                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9777930                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17727                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1360919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1207760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2568679                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    153579665                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14373692                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2056043                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22465718                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21777906                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8092026                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731821                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             152124637                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            152077152                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96934337                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        278116648                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714878                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348538                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104840124                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129089495                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     66255243                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2201645                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77796545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150619                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29347613     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21874326     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9087795     11.68%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4532066      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4515803      5.80%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1828199      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1832391      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       981988      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3796364      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77796545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104840124                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129089495                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19169781                       # Number of memory references committed
system.switch_cpus1.commit.loads             11735406                       # Number of loads committed
system.switch_cpus1.commit.membars              17726                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18632789                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116299785                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2662571                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3796364                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           269344919                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          400052104                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1528009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104840124                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129089495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104840124                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845869                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845869                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182216                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182216                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       689911906                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      211257495                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197361037                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35452                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88681030                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32016026                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26060085                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2138558                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13661636                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12623581                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3296055                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94319                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     35394640                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174863923                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32016026                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15919636                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36747637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10978923                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5793181                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17301217                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       858822                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86739239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.483044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49991602     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1983515      2.29%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2587820      2.98%     62.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3891914      4.49%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3784565      4.36%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2871808      3.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1710653      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2557670      2.95%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17359692     20.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86739239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361025                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.971830                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        36562343                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5672493                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35423997                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       276905                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8803499                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5417706                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209207248                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1322                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8803499                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38500541                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1062588                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1790563                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33717329                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2864712                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203119275                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          892                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1238048                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       899775                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           24                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    283018747                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    945993332                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    945993332                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176000031                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107018675                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42961                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        24210                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8094653                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18829350                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9976356                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       192943                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3294967                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188798740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152072933                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       283019                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61386238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    186747910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6480                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86739239                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.753220                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896701                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30248184     34.87%     34.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19033024     21.94%     56.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12296101     14.18%     70.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8374942      9.66%     80.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7837644      9.04%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4181453      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3077651      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       922786      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       767454      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86739239                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         747611     69.19%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             4      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153741     14.23%     83.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       179152     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126541231     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2148769      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17181      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15014853      9.87%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8350899      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152072933                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.714830                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1080508                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392248629                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250226666                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147808960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153153441                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       515092                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7214849                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2322                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          885                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2531796                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          523                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8803499                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         628869                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       101246                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188839589                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1290575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18829350                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9976356                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23662                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         76805                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          885                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1310930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1203555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2514485                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149165733                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14133322                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2907197                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22299352                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20892148                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8166030                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.682048                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147848416                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147808960                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94973442                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        266717059                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.666748                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356083                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103075533                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126684256                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62155616                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2173829                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77935740                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151255                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30145514     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22347873     28.67%     67.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8232801     10.56%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4713427      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3935564      5.05%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1943471      2.49%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1920739      2.46%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       824353      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3871998      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77935740                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103075533                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126684256                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19059053                       # Number of memory references committed
system.switch_cpus2.commit.loads             11614497                       # Number of loads committed
system.switch_cpus2.commit.membars              17182                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18169431                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114188742                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2584892                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3871998                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262903614                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386487904                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1941791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103075533                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126684256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103075533                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860350                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860350                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162318                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162318                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671268644                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204154570                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193221647                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34364                       # number of misc regfile writes
system.l20.replacements                         18696                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727225                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28936                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.132188                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.806684                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.358527                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3648.094483                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6336.740306                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024005                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000914                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.356259                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.618822                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53829                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53829                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19890                       # number of Writeback hits
system.l20.Writeback_hits::total                19890                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53829                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53829                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53829                       # number of overall hits
system.l20.overall_hits::total                  53829                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18681                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18695                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18681                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18695                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18681                       # number of overall misses
system.l20.overall_misses::total                18695                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1432717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2509521524                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2510954241                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1432717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2509521524                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2510954241                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1432717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2509521524                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2510954241                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72510                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72524                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19890                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19890                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72510                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72524                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72510                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72524                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257633                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.257777                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257633                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.257777                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257633                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.257777                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134335.502596                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134311.540037                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134335.502596                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134311.540037                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134335.502596                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134311.540037                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3536                       # number of writebacks
system.l20.writebacks::total                     3536                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18681                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18695                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18681                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18695                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18681                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18695                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2333552964                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2334855061                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2333552964                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2334855061                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2333552964                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2334855061                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257633                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.257777                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257633                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.257777                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257633                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.257777                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 124915.848402                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 124891.952982                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 124915.848402                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 124891.952982                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 124915.848402                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 124891.952982                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4731                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          372513                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14971                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.882306                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.650998                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.648121                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2193.566773                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7717.134107                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030825                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001333                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.214216                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.753626                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35948                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35948                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10830                       # number of Writeback hits
system.l21.Writeback_hits::total                10830                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35948                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35948                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35948                       # number of overall hits
system.l21.overall_hits::total                  35948                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4715                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4730                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4715                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4730                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4715                       # number of overall misses
system.l21.overall_misses::total                 4730                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2470101                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    610763205                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      613233306                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2470101                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    610763205                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       613233306                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2470101                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    610763205                       # number of overall miss cycles
system.l21.overall_miss_latency::total      613233306                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40663                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40678                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10830                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10830                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40663                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40678                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40663                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40678                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115953                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116279                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115953                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116279                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115953                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116279                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 164673.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 129536.204666                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 129647.633404                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 164673.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 129536.204666                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 129647.633404                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 164673.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 129536.204666                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 129647.633404                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3385                       # number of writebacks
system.l21.writebacks::total                     3385                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4715                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4730                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4715                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4730                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4715                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4730                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2330151                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    566314842                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    568644993                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2330151                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    566314842                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    568644993                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2330151                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    566314842                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    568644993                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115953                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116279                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115953                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116279                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115953                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116279                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155343.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 120109.192365                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 120220.928753                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155343.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 120109.192365                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 120220.928753                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155343.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 120109.192365                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 120220.928753                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8243                       # number of replacements
system.l22.tagsinuse                     12287.981536                       # Cycle average of tags in use
system.l22.total_refs                          594687                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20531                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.965321                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          939.983479                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.809543                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3793.395622                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7544.792891                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076496                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000798                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.308707                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.613997                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        45680                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  45680                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26643                       # number of Writeback hits
system.l22.Writeback_hits::total                26643                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        45680                       # number of demand (read+write) hits
system.l22.demand_hits::total                   45680                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        45680                       # number of overall hits
system.l22.overall_hits::total                  45680                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8226                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8239                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            4                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8230                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8243                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8230                       # number of overall misses
system.l22.overall_misses::total                 8243                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1382527                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1015452477                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1016835004                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       407023                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       407023                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1382527                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1015859500                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1017242027                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1382527                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1015859500                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1017242027                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53906                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53919                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26643                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26643                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53910                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53923                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53910                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53923                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152599                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152803                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152662                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152866                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152662                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152866                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 106348.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 123444.259300                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 123417.284136                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 101755.750000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 101755.750000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 106348.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 123433.718104                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 123406.772656                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 106348.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 123433.718104                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 123406.772656                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5602                       # number of writebacks
system.l22.writebacks::total                     5602                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8226                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8239                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8230                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8243                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8230                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8243                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1259592                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    937904458                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    939164050                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       369703                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       369703                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1259592                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    938274161                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    939533753                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1259592                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    938274161                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    939533753                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152599                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152803                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152662                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152866                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152662                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152866                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96891.692308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 114017.074885                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 113990.053405                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 92425.750000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 92425.750000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 96891.692308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 114006.580923                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 113979.589106                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 96891.692308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 114006.580923                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 113979.589106                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995431                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015283529                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042824.002012                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995431                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15275912                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15275912                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15275912                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15275912                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15275912                       # number of overall hits
system.cpu0.icache.overall_hits::total       15275912                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1736363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1736363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15275929                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15275929                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15275929                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15275929                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15275929                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15275929                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       102139                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       102139                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72510                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180559881                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72766                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2481.377030                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515623                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484377                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900452                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099548                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10567457                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10567457                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22701                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22701                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17560162                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17560162                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17560162                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17560162                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157008                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157008                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157008                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157008                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157008                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157008                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8867043869                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8867043869                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8867043869                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8867043869                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8867043869                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8867043869                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10724465                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10724465                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17717170                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17717170                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17717170                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17717170                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014640                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014640                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008862                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008862                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008862                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008862                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56475.108714                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56475.108714                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56475.108714                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56475.108714                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56475.108714                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56475.108714                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19890                       # number of writebacks
system.cpu0.dcache.writebacks::total            19890                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84498                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84498                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84498                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84498                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84498                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84498                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72510                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72510                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72510                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2937249639                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2937249639                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2937249639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2937249639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2937249639                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2937249639                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006761                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004093                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40508.200786                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40508.200786                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40508.200786                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40508.200786                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40508.200786                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40508.200786                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997263                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014000282                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185345.435345                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997263                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16099973                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16099973                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16099973                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16099973                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16099973                       # number of overall hits
system.cpu1.icache.overall_hits::total       16099973                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2994608                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2994608                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2994608                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2994608                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2994608                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2994608                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16099992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16099992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16099992                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16099992                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16099992                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16099992                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157610.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157610.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157610.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157610.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157610.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157610.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2485101                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2485101                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2485101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2485101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2485101                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2485101                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165673.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165673.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40663                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169731773                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40919                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4147.994159                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.815738                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.184262                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905530                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094470                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10969126                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10969126                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7399496                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7399496                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17727                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17727                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17726                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17726                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18368622                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18368622                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18368622                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18368622                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       105099                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105099                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       105099                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        105099                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       105099                       # number of overall misses
system.cpu1.dcache.overall_misses::total       105099                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4726663904                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4726663904                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4726663904                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4726663904                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4726663904                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4726663904                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11074225                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11074225                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7399496                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7399496                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18473721                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18473721                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18473721                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18473721                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009490                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009490                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005689                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005689                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005689                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005689                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44973.443173                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44973.443173                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44973.443173                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44973.443173                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44973.443173                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44973.443173                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10830                       # number of writebacks
system.cpu1.dcache.writebacks::total            10830                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64436                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64436                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64436                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64436                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64436                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64436                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40663                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40663                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40663                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40663                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40663                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40663                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    847447639                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    847447639                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    847447639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    847447639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    847447639                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    847447639                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20840.755453                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20840.755453                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20840.755453                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20840.755453                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20840.755453                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20840.755453                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996594                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015455476                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2047289.266129                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996594                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17301200                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17301200                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17301200                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17301200                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17301200                       # number of overall hits
system.cpu2.icache.overall_hits::total       17301200                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1719924                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1719924                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1719924                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1719924                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1719924                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1719924                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17301217                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17301217                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17301217                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17301217                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17301217                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17301217                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       101172                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       101172                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       101172                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       101172                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       101172                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       101172                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1395641                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1395641                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1395641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1395641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1395641                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1395641                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       107357                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       107357                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       107357                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       107357                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       107357                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       107357                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53910                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173880008                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54166                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3210.131965                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.219411                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.780589                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911013                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088987                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10753910                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10753910                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7404188                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7404188                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18126                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18126                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17182                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17182                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18158098                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18158098                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18158098                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18158098                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       136032                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       136032                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4961                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4961                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       140993                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        140993                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       140993                       # number of overall misses
system.cpu2.dcache.overall_misses::total       140993                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6266403197                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6266403197                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    492480900                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    492480900                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6758884097                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6758884097                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6758884097                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6758884097                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10889942                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10889942                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7409149                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7409149                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17182                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17182                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18299091                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18299091                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18299091                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18299091                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012492                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012492                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000670                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000670                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007705                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007705                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007705                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007705                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46065.655118                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46065.655118                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 99270.489821                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99270.489821                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 47937.728093                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47937.728093                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 47937.728093                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47937.728093                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2300254                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 79319.103448                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26643                       # number of writebacks
system.cpu2.dcache.writebacks::total            26643                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82126                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82126                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4957                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4957                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        87083                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        87083                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        87083                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        87083                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53906                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53906                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53910                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53910                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53910                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53910                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1398746460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1398746460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       411023                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       411023                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1399157483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1399157483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1399157483                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1399157483                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002946                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002946                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25947.880755                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25947.880755                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 102755.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 102755.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25953.579725                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25953.579725                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25953.579725                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25953.579725                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
