Problem: Prob137_fsm_serial
Code file: results\phi4_14b_0shot_temp0_8_topP0_95_promptv1\Prob137_fsm_serial/Prob137_fsm_serial_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 3):

results\phi4_14b_0shot_temp0_8_topP0_95_promptv1\Prob137_fsm_serial/Prob137_fsm_serial_sample01.sv:21: error: done is not a valid l-value in tb.top_module1.
results\phi4_14b_0shot_temp0_8_topP0_95_promptv1\Prob137_fsm_serial/Prob137_fsm_serial_sample01.sv:6:      : done is declared here as wire.
results\phi4_14b_0shot_temp0_8_topP0_95_promptv1\Prob137_fsm_serial/Prob137_fsm_serial_sample01.sv:28: error: done is not a valid l-value in tb.top_module1.
results\phi4_14b_0shot_temp0_8_topP0_95_promptv1\Prob137_fsm_serial/Prob137_fsm_serial_sample01.sv:6:      : done is declared here as wire.
results\phi4_14b_0shot_temp0_8_topP0_95_promptv1\Prob137_fsm_serial/Prob137_fsm_serial_sample01.sv:49: error: done is not a valid l-value in tb.top_module1.
results\phi4_14b_0shot_temp0_8_topP0_95_promptv1\Prob137_fsm_serial/Prob137_fsm_serial_sample01.sv:6:      : done is declared here as wire.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob137_fsm_serial_test.sv:101: warning: output port done is coerced to inout.
3 error(s) during elaboration.
