INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vibho/project_1_half_adder/project_1_half_adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vibho/project_1_half_adder/project_1_half_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
