{"vcs1":{"timestamp_begin":1728771617.132379998, "rt":2.03, "ut":0.27, "st":0.33}}
{"vcselab":{"timestamp_begin":1728771619.243937664, "rt":1.01, "ut":0.24, "st":0.19}}
{"link":{"timestamp_begin":1728771620.319991371, "rt":0.88, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728771616.526271157}
{"VCS_COMP_START_TIME": 1728771616.526271157}
{"VCS_COMP_END_TIME": 1728771622.090423195}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -nc -xprop=tmerge -lca -debug_access+all+reverse +define+ test/input_reorder_tb.sv verilog/input_reorder.sv -o simv"}
{"vcs1": {"peak_mem": 557848}}
{"vcselab": {"peak_mem": 268924}}
