// Seed: 1337186156
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = (id_1);
  supply1 id_8;
  initial $display(1'b0, id_8, id_8);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  logic [7:0] id_6, id_7;
  assign id_7[1] = 1;
  always begin
    id_3 <= 1;
  end
  wire id_8, id_9;
  wire id_10;
  module_0(
      id_2, id_2, id_5, id_9, id_5, id_1, id_10
  );
endmodule
