// Seed: 1203601701
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = ~id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  parameter id_2 = (-1) != 1;
  parameter id_3 = (1);
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  wire id_5 = -1, id_6;
endmodule
module module_2;
  logic [1 : -1] id_1;
  ;
  wand id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
