m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/vga_image_display/prj/simulation/questa
T_opt
!s110 1725520187
V?MI8=jFMn[HF>@]<m04Zn0
04 20 4 work vga_image_display_tb fast 0
=5-00d861e3bc76-66d9593a-31e-e710
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vclk_gen
Z2 !s110 1725519393
!i10b 1
!s100 0fNQ8:14XEHkWjejMAfhG3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
If<0P2R@C:29joA:gUATD32
R0
w1725505986
8D:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v
FD:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v
!i122 2
L0 40 124
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1725519393.000000
!s107 D:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/prj|D:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/vga_image_display/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vclk_gen_altpll
R2
!i10b 1
!s100 jAmoCbK0`3A@I43U]gniZ1
R3
I`nC`DJ_9Izn<GU9Xek=::1
R0
w1725507054
8D:/git-repository/fpga_training/vga_image_display/prj/db/clk_gen_altpll.v
FD:/git-repository/fpga_training/vga_image_display/prj/db/clk_gen_altpll.v
!i122 4
L0 31 79
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/vga_image_display/prj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/prj/db|D:/git-repository/fpga_training/vga_image_display/prj/db/clk_gen_altpll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/vga_image_display/prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vrom_ip
R2
!i10b 1
!s100 Rj=`Onib?;V=XzNJ]D4Pb3
R3
II]M<W6Cmhn8:Cb^=gZVQ03
R0
w1725519361
8D:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v
FD:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v
!i122 3
L0 40 63
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/prj|D:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v|
!i113 0
R7
R8
R1
vvga_ctrl
Z9 !s110 1725519392
!i10b 1
!s100 >g9@cC3d4hD36z6;aXcTF2
R3
Ik:G@6hE0:6`j^Y@K2VllF1
R0
w1725518273
8D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v
FD:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v
!i122 0
L0 1 80
R4
R5
r1
!s85 0
31
Z10 !s108 1725519392.000000
!s107 D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/rtl|D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v|
!i113 0
R7
Z11 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/vga_image_display/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vvga_image_display
R9
!i10b 1
!s100 9b[DMOgGLlE[n47KGbL>Y0
R3
I2f9c:@^4SL7Mf>ZNMAMOI3
R0
w1725507744
8D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v
FD:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v
!i122 1
L0 1 36
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/rtl|D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v|
!i113 0
R7
R11
R1
vvga_image_display_tb
!s110 1725520183
!i10b 1
!s100 igL;1CSin95Tf:EfLYCEF2
R3
IL2mA9Va@;eBfX>HikS[kf3
R0
w1725520128
8D:/git-repository/fpga_training/vga_image_display/sim/vga_image_display_tb.v
FD:/git-repository/fpga_training/vga_image_display/sim/vga_image_display_tb.v
!i122 6
L0 3 27
R4
R5
r1
!s85 0
31
!s108 1725520183.000000
!s107 D:/git-repository/fpga_training/vga_image_display/sim/vga_image_display_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/vga_image_display/prj/../sim|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/vga_image_display/sim/vga_image_display_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/vga_image_display/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
