/*
*********************************************************************************************************
*                                     MICIRUM BOARD SUPPORT PACKAGE
*
*                             (c) Copyright 2014; Micrium, Inc.; Weston, FL
*
*               All rights reserved.  Protected by international copyright laws.
*               Knowledge of the source code may NOT be used to develop a similar product.
*               Please help us continue to provide the Embedded community with the finest
*               software available.  Your honesty is greatly appreciated.
*********************************************************************************************************
*/

/*
*********************************************************************************************************
*
*                                     BOARD SUPPORT PACKAGE (BSP)
*
*                                       IAR Development Kits
*                                              on the
*
*                                    STM32F429II-SK KICKSTART KIT
*
* Filename      : bsp.h
* Version       : V1.00
* Programmer(s) : FF
*                 DC
*********************************************************************************************************
*/

/*
*********************************************************************************************************
*                                                 MODULE
*
* Note(s) : (1) This header file is protected from multiple pre-processor inclusion through use of the
*               BSP present pre-processor macro definition.
*
*           (2) This file and its dependencies requires IAR v6.20 or later to be compiled.
*
*********************************************************************************************************
*/

#ifndef  BSP_PRESENT
#define  BSP_PRESENT


/*
*********************************************************************************************************
*                                                 EXTERNS
*********************************************************************************************************
*/

#ifdef   BSP_MODULE
    #define  BSP_EXT
#else
    #define  BSP_EXT  extern
#endif


/*
*********************************************************************************************************
*                                              INCLUDE FILES
*********************************************************************************************************
*/

#include  <stdio.h>
#include  <stdarg.h>

#include  <cpu.h>
#include  <cpu_core.h>

#include  <lib_def.h>
#include  <lib_ascii.h>


#include "stm32f4xx.h"
#include "led.h"
#include "delay.h"
#include "usart.h"
#include "key.h"
#include "string.h"
#include "oled.h"
#include "iic.h"
#include "MPU6050.h"
#include "rtc.h"
#include "show.h"

/*
*********************************************************************************************************
*                                               CONSTANTS
*********************************************************************************************************
*/


/*
*********************************************************************************************************
*                                             PERIPH DEFINES
*********************************************************************************************************
*/


/*
*********************************************************************************************************
*                                               DATA TYPES
*********************************************************************************************************
*/


/*
*********************************************************************************************************
*                                            GLOBAL VARIABLES
*********************************************************************************************************
*/


/*
*********************************************************************************************************
*                                                 MACRO'S
*********************************************************************************************************
*/


/*
*********************************************************************************************************
*                                               INT DEFINES
*********************************************************************************************************
*/

#define  BSP_INT_ID_WWDG                                   0u   /* Window WatchDog Interrupt                            */
#define  BSP_INT_ID_PVD                                    1u   /* PVD through EXTI Line detection Interrupt            */
#define  BSP_INT_ID_TAMP_STAMP                             2u   /* Tamper and TimeStamp Interrupt                       */
#define  BSP_INT_ID_RTC_WKUP                               3u   /* RTC wakeup Interrupt through the EXTI line           */
#define  BSP_INT_ID_FLASH                                  4u   /* FLASH global Interrupt                               */
#define  BSP_INT_ID_RCC                                    5u   /* RCC global Interrupt                                 */
#define  BSP_INT_ID_EXTI0                                  6u   /* EXTI Line0 Interrupt                                 */
#define  BSP_INT_ID_EXTI1                                  7u   /* EXTI Line1 Interrupt                                 */
#define  BSP_INT_ID_EXTI2                                  8u   /* EXTI Line2 Interrupt                                 */
#define  BSP_INT_ID_EXTI3                                  9u   /* EXTI Line3 Interrupt                                 */
#define  BSP_INT_ID_EXTI4                                 10u   /* EXTI Line4 Interrupt                                 */
#define  BSP_INT_ID_DMA1_CH0                              11u   /* DMA1 Channel 0 global Interrupt                      */
#define  BSP_INT_ID_DMA1_CH1                              12u   /* DMA1 Channel 1 global Interrupt                      */
#define  BSP_INT_ID_DMA1_CH2                              13u   /* DMA1 Channel 2 global Interrupt                      */
#define  BSP_INT_ID_DMA1_CH3                              14u   /* DMA1 Channel 3 global Interrupt                      */
#define  BSP_INT_ID_DMA1_CH4                              15u   /* DMA1 Channel 4 global Interrupt                      */
#define  BSP_INT_ID_DMA1_CH5                              16u   /* DMA1 Channel 5 global Interrupt                      */
#define  BSP_INT_ID_DMA1_CH6                              17u   /* DMA1 Channel 6 global Interrupt                      */
#define  BSP_INT_ID_ADC                                   18u   /* ADC1, ADC2 and ADC3 global Interrupt                 */
#define  BSP_INT_ID_CAN1_TX                               19u   /* CAN1 TX Interrupts                                   */
#define  BSP_INT_ID_CAN1_RX0                              20u   /* CAN1 RX0 Interrupts                                  */
#define  BSP_INT_ID_CAN1_RX1                              21u   /* CAN1 RX1 Interrupt                                   */
#define  BSP_INT_ID_CAN1_SCE                              22u   /* CAN1 SCE Interrupt                                   */
#define  BSP_INT_ID_EXTI9_5                               23u   /* External Line[9:5] Interrupts                        */
#define  BSP_INT_ID_TIM1_BRK_TIM9                         24u   /* TIM1 Break Interrupt and TIM9 global interrupt       */
#define  BSP_INT_ID_TIM1_UP_TIM10                         25u   /* TIM1 Update Interrupt and TIM10 global interrupt     */
#define  BSP_INT_ID_TIM1_TRG_COM_TIM11                    26u   /* TIM1 Trigger & Commutation Int. & TIM11 global Int.  */
#define  BSP_INT_ID_TIM1_CC                               27u   /* TIM1 Capture Compare Interrupt                       */
#define  BSP_INT_ID_TIM2                                  28u   /* TIM2 global Interrupt                                */
#define  BSP_INT_ID_TIM3                                  29u   /* TIM3 global Interrupt                                */
#define  BSP_INT_ID_TIM4                                  30u   /* TIM4 global Interrupt                                */
#define  BSP_INT_ID_I2C1_EV                               31u   /* I2C1 Event Interrupt                                 */
#define  BSP_INT_ID_I2C1_ER                               32u   /* I2C1 Error Interrupt                                 */
#define  BSP_INT_ID_I2C2_EV                               33u   /* I2C2 Event Interrupt                                 */
#define  BSP_INT_ID_I2C2_ER                               34u   /* I2C2 Error Interrupt                                 */
#define  BSP_INT_ID_SPI1                                  35u   /* SPI1 global Interrupt                                */
#define  BSP_INT_ID_SPI2                                  36u   /* SPI2 global Interrupt                                */
#define  BSP_INT_ID_USART1                                37u   /* USART1 global Interrupt                              */
#define  BSP_INT_ID_USART2                                38u   /* USART2 global Interrupt                              */
#define  BSP_INT_ID_USART3                                39u   /* USART3 global Interrupt                              */
#define  BSP_INT_ID_EXTI15_10                             40u   /* External Line[15:10] Interrupts                      */
#define  BSP_INT_ID_RTC_ALARM                             41u   /* RTC Alarms (A and B) through EXTI Line Interrupt     */
#define  BSP_INT_ID_OTG_FS_WKUP                           42u   /* USB WakeUp from suspend through EXTI Line Interrupt  */

#define  BSP_INT_ID_TIM8_BRK_TIM12                        43u   /* TIM8 Break Interrupt and TIM12 global Interrupt      */
#define  BSP_INT_ID_TIM8_UP_TIM13                         44u   /* TIM8 Update Interrupt and TIM13 global Interrupt     */
#define  BSP_INT_ID_TIM8_TRG_COM_TIM14                    45u   /* TIM8 Trigger/Commutation and TIM14 global Interrupt  */
#define  BSP_INT_ID_TIM8_CC                               46u   /* TIM8 Capture Compare Interrupt                       */
#define  BSP_INT_ID_DMA1_STREAM7                          47u   /* DMA1 Stream7 Interrupt                               */
#define  BSP_INT_ID_FSMC                                  48u   /* FSMC global Interrupt                                */
#define  BSP_INT_ID_SDIO                                  49u   /* SDIO global Interrupt                                */

#define  BSP_INT_ID_TIM5                                  50u   /* TIM5 global Interrupt                                */
#define  BSP_INT_ID_SPI3                                  51u   /* SPI3 global Interrupt                                */
#define  BSP_INT_ID_USART4                                52u   /* USART4 global Interrupt                              */
#define  BSP_INT_ID_USART5                                53u   /* USART5 global Interrupt                              */
#define  BSP_INT_ID_TIM6_DAC                              54u   /* TIM6 global Interrupt, DAC1 & DAC2 underrun err int. */
#define  BSP_INT_ID_TIM7                                  55u   /* TIM7 global Interrupt                                */
#define  BSP_INT_ID_DMA2_CH0                              56u   /* DMA2 Channel 0 global Interrupt                      */
#define  BSP_INT_ID_DMA2_CH1                              57u   /* DMA2 Channel 1 global Interrupt                      */
#define  BSP_INT_ID_DMA2_CH2                              58u   /* DMA2 Channel 2 global Interrupt                      */
#define  BSP_INT_ID_DMA2_CH3                              59u   /* DMA2 Channel 3 global Interrupt                      */
#define  BSP_INT_ID_DMA2_CH4                              60u   /* DMA2 Channel 4 global Interrupt                      */

#define  BSP_INT_ID_ETH                                   61u   /* ETH  global Interrupt                                */
#define  BSP_INT_ID_ETH_WKUP                              62u   /* ETH  WakeUp from EXTI line interrupt                 */
#define  BSP_INT_ID_CAN2_TX                               63u   /* CAN2 TX Interrupts                                   */
#define  BSP_INT_ID_CAN2_RX0                              64u   /* CAN2 RX0 Interrupts                                  */
#define  BSP_INT_ID_CAN2_RX1                              65u   /* CAN2 RX1 Interrupt                                   */
#define  BSP_INT_ID_CAN2_SCE                              66u   /* CAN2 SCE Interrupt                                   */
#define  BSP_INT_ID_OTG_FS                                67u   /* OTG global Interrupt                                 */

#define  BSP_INT_ID_DMA2_CH5                              68u   /* DMA2 Channel 5 global Interrupt                      */
#define  BSP_INT_ID_DMA2_CH6                              69u   /* DMA2 Channel 6 global Interrupt                      */
#define  BSP_INT_ID_DMA2_CH7                              70u   /* DMA2 Channel 7 global Interrupt                      */
#define  BSP_INT_ID_USART6                                71u   /* USART6 global Interrupt                              */
#define  BSP_INT_ID_I2C3_EV                               72u   /* I2C3 Event  Interrupt                                */
#define  BSP_INT_ID_I2C3_ER                               73u   /* I2C3 Error  Interrupt                                */
#define  BSP_INT_ID_OTG_HS_EP1_OUT                        74u   /* OTG HS EP1 OUT global Interrupt                      */
#define  BSP_INT_ID_OTG_HS_EP1_IN                         75u   /* OTG HS EP1 IN global Interrupt                       */
#define  BSP_INT_ID_OTG_HS_WKUP                           76u   /* OTG HS Wakeup Interrupt                              */
#define  BSP_INT_ID_OTG_HS                                77u   /* OTG HS global Interrupt                              */
#define  BSP_INT_ID_DCMI                                  78u   /* DCMI global Interrupt                                */
#define  BSP_INT_ID_CRYP                                  79u   /* CRYPT crypto global Interrupt                        */
#define  BSP_INT_ID_HASH_RNG                              80u   /* HASH and RNG global Interrupt                        */
#define  BSP_INT_ID_FPU                                   81u   /* FPU global Interrupt                                 */
#define  BSP_INT_ID_UART7                                 82u   /* USART7 global Interrupt                              */
#define  BSP_INT_ID_UART8                                 83u   /* USART8 global Interrupt                              */
#define  BSP_INT_ID_SPI4                                  84u   /* SPI4   global Interrupt                              */
#define  BSP_INT_ID_SPI5                                  85u   /* SPI6   global Interrupt                              */
#define  BSP_INT_ID_SPI6                                  86u   /* SPI7   global Interrupt                              */
#define  BSP_INT_ID_SAI1                                  87u   /* SAI1   Interrupt                                     */
#define  BSP_INT_ID_LTDC                                  88u   /* LTDC   Interrupt                                     */
#define  BSP_INT_ID_LTDC_ER                               89u   /* LTDC   Error Interrupt                               */
#define  BSP_INT_ID_DMA2D                                 90u   /* DMA2D  Interrupt                                     */


/*
*********************************************************************************************************
*                                             PERIPH DEFINES
*********************************************************************************************************
*/
/* -                  AHB1 BUS                        - */
#define  BSP_PERIPH_ID_GPIOA                               0u
#define  BSP_PERIPH_ID_GPIOB                               1u
#define  BSP_PERIPH_ID_GPIOC                               2u
#define  BSP_PERIPH_ID_GPIOD                               3u
#define  BSP_PERIPH_ID_GPIOE                               4u
#define  BSP_PERIPH_ID_GPIOF                               5u
#define  BSP_PERIPH_ID_GPIOG                               6u
#define  BSP_PERIPH_ID_GPIOH                               7u
#define  BSP_PERIPH_ID_GPIOI                               8u
#define  BSP_PERIPH_ID_GPIOJ                               9u
#define  BSP_PERIPH_ID_GPIOK                              10u
#define  BSP_PERIPH_ID_CRC                                12u
#define  BSP_PERIPH_ID_BKPSRAM                            18u
#define  BSP_PERIPH_ID_CCMDATARAM                         20u
#define  BSP_PERIPH_ID_DMA1                               21u
#define  BSP_PERIPH_ID_DMA2                               22u
#define  BSP_PERIPH_ID_DMA2D                              23u
#define  BSP_PERIPH_ID_ETHMAC                             25u
#define  BSP_PERIPH_ID_ETHMACTX                           26u
#define  BSP_PERIPH_ID_ETHMACRX                           27u
#define  BSP_PERIPH_ID_ETHMACPTP                          28u
#define  BSP_PERIPH_ID_OTGHS                              29u
#define  BSP_PERIPH_ID_OTGHSULPI                          30u
/* -                  AHB2 BUS                        - */
#define  BSP_PERIPH_ID_DCMI                               32u
#define  BSP_PERIPH_ID_CRYP                               36u
#define  BSP_PERIPH_ID_HASH                               37u
#define  BSP_PERIPH_ID_RNG                                38u
#define  BSP_PERIPH_ID_OTGFS                              39u
/* -                  AHB3 BUS                        - */
#define  BSP_PERIPH_ID_FSMC                               64u
/* -                  APB1 BUS                        - */
#define  BSP_PERIPH_ID_TIM2                               96u
#define  BSP_PERIPH_ID_TIM3                               97u
#define  BSP_PERIPH_ID_TIM4                               98u
#define  BSP_PERIPH_ID_TIM5                               99u
#define  BSP_PERIPH_ID_TIM6                              100u
#define  BSP_PERIPH_ID_TIM7                              101u
#define  BSP_PERIPH_ID_TIM12                             102u
#define  BSP_PERIPH_ID_TIM13                             103u
#define  BSP_PERIPH_ID_TIM14                             104u
#define  BSP_PERIPH_ID_WWDG                              107u
#define  BSP_PERIPH_ID_SPI2                              110u
#define  BSP_PERIPH_ID_SPI3                              111u
#define  BSP_PERIPH_ID_USART2                            113u
#define  BSP_PERIPH_ID_USART3                            114u
#define  BSP_PERIPH_ID_UART4                             115u
#define  BSP_PERIPH_ID_UART5                             116u
#define  BSP_PERIPH_ID_I2C1                              117u
#define  BSP_PERIPH_ID_I2C2                              118u
#define  BSP_PERIPH_ID_I2C3                              119u
#define  BSP_PERIPH_ID_CAN1                              121u
#define  BSP_PERIPH_ID_CAN2                              122u
#define  BSP_PERIPH_ID_PWR                               124u
#define  BSP_PERIPH_ID_DAC                               125u
#define  BSP_PERIPH_ID_UART7                             126u
#define  BSP_PERIPH_ID_UART8                             127u
/* -                  APB2 BUS                        - */
#define  BSP_PERIPH_ID_TIM1                              128u
#define  BSP_PERIPH_ID_TIM8                              129u
#define  BSP_PERIPH_ID_USART1                            132u
#define  BSP_PERIPH_ID_USART6                            133u
#define  BSP_PERIPH_ID_ADC1                              136u
#define  BSP_PERIPH_ID_ADC2                              137u
#define  BSP_PERIPH_ID_ADC3                              138u
#define  BSP_PERIPH_ID_SDIO                              139u
#define  BSP_PERIPH_ID_SPI1                              140u
#define  BSP_PERIPH_ID_SPI4                              141u
#define  BSP_PERIPH_ID_SYSCFG                            142u
#define  BSP_PERIPH_ID_TIM9                              144u
#define  BSP_PERIPH_ID_TIM10                             145u
#define  BSP_PERIPH_ID_TIM11                             146u
#define  BSP_PERIPH_ID_SPI5                              148u
#define  BSP_PERIPH_ID_SPI6                              149u
#define  BSP_PERIPH_ID_SAI1                              150u
#define  BSP_PERIPH_ID_LTDC                              154u

/*
*********************************************************************************************************
*                                           FUNCTION PROTOTYPES
*********************************************************************************************************
*/

void        BSP_Init(void);

void        BSP_IntDisAll(void);

CPU_INT32U  BSP_CPU_ClkFreq(void);

void        BSP_Tick_Init(void);

/*
*********************************************************************************************************
*                                           INTERRUPT SERVICES
*********************************************************************************************************
*/

void        BSP_IntInit(void);

void        BSP_IntEn(CPU_DATA       int_id);

void        BSP_IntDis(CPU_DATA       int_id);

void        BSP_IntClr(CPU_DATA       int_id);

void        BSP_IntVectSet(CPU_DATA       int_id,
                           CPU_FNCT_VOID  isr);

void        BSP_IntPrioSet(CPU_DATA       int_id,
                           CPU_INT08U     prio);

void         BSP_IntHandlerWWDG(void);
void         BSP_IntHandlerPVD(void);
void         BSP_IntHandlerTAMP_STAMP(void);
void         BSP_IntHandlerRTC_WKUP(void);
void         BSP_IntHandlerFLASH(void);
void         BSP_IntHandlerRCC(void);
void         BSP_IntHandlerEXTI0(void);
void         BSP_IntHandlerEXTI1(void);
void         BSP_IntHandlerEXTI2(void);
void         BSP_IntHandlerEXTI3(void);
void         BSP_IntHandlerEXTI4(void);
void         BSP_IntHandlerDMA1_CH0(void);
void         BSP_IntHandlerDMA1_CH1(void);
void         BSP_IntHandlerDMA1_CH2(void);
void         BSP_IntHandlerDMA1_CH3(void);
void         BSP_IntHandlerDMA1_CH4(void);
void         BSP_IntHandlerDMA1_CH5(void);
void         BSP_IntHandlerDMA1_CH6(void);
void         BSP_IntHandlerADC(void);
void         BSP_IntHandlerCAN1_TX(void);
void         BSP_IntHandlerCAN1_RX0(void);
void         BSP_IntHandlerCAN1_RX1(void);
void         BSP_IntHandlerCAN1_SCE(void);
void         BSP_IntHandlerEXTI9_5(void);
void         BSP_IntHandlerTIM1_BRK_TIM9(void);
void         BSP_IntHandlerTIM1_UP_TIM10(void);
void         BSP_IntHandlerTIM1_TRG_COM_TIM11(void);
void         BSP_IntHandlerTIM1_CC(void);
void         BSP_IntHandlerTIM2(void);
void         BSP_IntHandlerTIM3(void);
void         BSP_IntHandlerTIM4(void);
void         BSP_IntHandlerI2C1_EV(void);
void         BSP_IntHandlerI2C1_ER(void);
void         BSP_IntHandlerI2C2_EV(void);
void         BSP_IntHandlerI2C2_ER(void);
void         BSP_IntHandlerSPI1(void);
void         BSP_IntHandlerSPI2(void);
void         BSP_IntHandlerUSART1(void);
void         BSP_IntHandlerUSART2(void);
void         BSP_IntHandlerUSART3(void);
void         BSP_IntHandlerEXTI15_10(void);
void         BSP_IntHandlerRTCAlarm(void);
void         BSP_IntHandlerOTG_FS_WKUP(void);
void         BSP_IntHandlerTIM8_BRK_TIM12(void);
void         BSP_IntHandlerTIM8_UP_TIM13(void);
void         BSP_IntHandlerTIM8_TRG_COM_TIM14(void);
void         BSP_IntHandlerTIM8_CC(void);
void         BSP_IntHandlerDMA1_STREAM7(void);
void         BSP_IntHandlerFSMC(void);
void         BSP_IntHandlerSDIO(void);
void         BSP_IntHandlerTIM5(void);
void         BSP_IntHandlerSPI3(void);
void         BSP_IntHandlerUSART4(void);
void         BSP_IntHandlerUSART5(void);
void         BSP_IntHandlerTIM6_DAC(void);
void         BSP_IntHandlerTIM7(void);
void         BSP_IntHandlerDMA2_CH0(void);
void         BSP_IntHandlerDMA2_CH1(void);
void         BSP_IntHandlerDMA2_CH2(void);
void         BSP_IntHandlerDMA2_CH3(void);
void         BSP_IntHandlerDMA2_CH4(void);
void         BSP_IntHandlerETH(void);
void         BSP_IntHandlerETHWakeup(void);
void         BSP_IntHandlerCAN2_TX(void);
void         BSP_IntHandlerCAN2_RX0(void);
void         BSP_IntHandlerCAN2_RX1(void);
void         BSP_IntHandlerCAN2_SCE(void);
void         BSP_IntHandlerOTG_FS(void);
void         BSP_IntHandlerDMA2_CH5(void);
void         BSP_IntHandlerDMA2_CH6(void);
void         BSP_IntHandlerDMA2_CH7(void);
void         BSP_IntHandlerUSART6(void);
void         BSP_IntHandlerI2C3_EV(void);
void         BSP_IntHandlerI2C3_ER(void);
void         BSP_IntHandlerOTG_HS_EP1_OUT(void);
void         BSP_IntHandlerOTG_HS_EP1_IN(void);
void         BSP_IntHandlerOTG_HS_WKUP(void);
void         BSP_IntHandlerOTG_HS(void);
void         BSP_IntHandlerDCMI(void);
void         BSP_IntHandlerCRYP(void);
void         BSP_IntHandlerHASH_RNG(void);
void         BSP_IntHandlerFPU(void);
void         BSP_IntHandlerUART7(void);
void         BSP_IntHandlerUART8(void);
void         BSP_IntHandlerSPI4(void);
void         BSP_IntHandlerSPI5(void);
void         BSP_IntHandlerSPI6(void);
void         BSP_IntHandlerSAI1(void);
void         BSP_IntHandlerLTDC(void);
void         BSP_IntHandlerLTDC_ER(void);
void         BSP_IntHandlerDMA2D(void);


/*
*********************************************************************************************************
*                                     PERIPHERAL POWER/CLOCK SERVICES
*********************************************************************************************************
*/

CPU_INT32U   BSP_PeriphClkFreqGet(CPU_DATA       pwr_clk_id);

void         BSP_PeriphEn(CPU_DATA       pwr_clk_id);

void         BSP_PeriphDis(CPU_DATA       pwr_clk_id);

/*
*********************************************************************************************************
*                                              LED SERVICES
*********************************************************************************************************
*/

void        BSP_LED_On(CPU_INT08U     led);

void        BSP_LED_Off(CPU_INT08U     led);

void        BSP_LED_Toggle(CPU_INT08U     led);

/*
*********************************************************************************************************
*                                             MODULE END
*********************************************************************************************************
*/


#endif                                                          /* End of module include.                               */

