{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709342890116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709342890116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 20:28:10 2024 " "Processing started: Fri Mar 01 20:28:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709342890116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709342890116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709342890116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709342890520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709342890520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file and_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_vals " "Found entity 1: and_vals" {  } { { "and_vals.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/and_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file or_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_vals " "Found entity 1: or_vals" {  } { { "or_vals.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/or_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_val.v 1 1 " "Found 1 design units, including 1 entities, in source file not_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_val " "Found entity 1: not_val" {  } { { "not_val.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/not_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_val.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_val " "Found entity 1: negate_val" {  } { { "negate_val.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/negate_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_pair_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_pair_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_pair_mul " "Found entity 1: booth_pair_mul" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896469 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1709342896476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "bus.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_reg " "Found entity 1: MDR_reg" {  } { { "MDR_reg.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/MDR_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_substract_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_substract_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_substract_tb " "Found entity 1: add_substract_tb" {  } { { "add_substract_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_tb " "Found entity 1: sll_tb" {  } { { "sll_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/sll_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slr_tb " "Found entity 1: slr_tb" {  } { { "slr_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/slr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slra_tb " "Found entity 1: slra_tb" {  } { { "slra_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/slra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_tb " "Found entity 1: negate_tb" {  } { { "negate_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/negate_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "in_port.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.v 1 1 " "Found 1 design units, including 1 entities, in source file r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 r0 " "Found entity 1: r0" {  } { { "r0.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/r0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_2_tb " "Found entity 1: phase_2_tb" {  } { { "phase_2_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896659 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sel_encode_unit.v(7) " "Verilog HDL information at sel_encode_unit.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "sel_encode_unit.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/sel_encode_unit.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709342896665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_encode_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file sel_encode_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_encode " "Found entity 1: sel_encode" {  } { { "sel_encode_unit.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/sel_encode_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709342896668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709342896668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin datapath_tb.v(22) " "Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for \"LOin\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/datapath_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPC datapath_tb.v(22) " "Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for \"InPC\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/datapath_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin add_substract_tb.v(21) " "Verilog HDL Implicit Net warning at add_substract_tb.v(21): created implicit net for \"LOin\"" {  } { { "add_substract_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin and_tb.v(22) " "Verilog HDL Implicit Net warning at and_tb.v(22): created implicit net for \"LOin\"" {  } { { "and_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/and_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin or_tb.v(22) " "Verilog HDL Implicit Net warning at or_tb.v(22): created implicit net for \"LOin\"" {  } { { "or_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/or_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin sll_tb.v(22) " "Verilog HDL Implicit Net warning at sll_tb.v(22): created implicit net for \"LOin\"" {  } { { "sll_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/sll_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin slr_tb.v(22) " "Verilog HDL Implicit Net warning at slr_tb.v(22): created implicit net for \"LOin\"" {  } { { "slr_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/slr_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin slra_tb.v(22) " "Verilog HDL Implicit Net warning at slra_tb.v(22): created implicit net for \"LOin\"" {  } { { "slra_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/slra_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin rol_tb.v(22) " "Verilog HDL Implicit Net warning at rol_tb.v(22): created implicit net for \"LOin\"" {  } { { "rol_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/rol_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ror_tb.v(22) " "Verilog HDL Implicit Net warning at ror_tb.v(22): created implicit net for \"LOin\"" {  } { { "ror_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/ror_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin negate_tb.v(22) " "Verilog HDL Implicit Net warning at negate_tb.v(22): created implicit net for \"LOin\"" {  } { { "negate_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/negate_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin not_tb.v(22) " "Verilog HDL Implicit Net warning at not_tb.v(22): created implicit net for \"LOin\"" {  } { { "not_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/not_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin phase_2_tb.v(22) " "Verilog HDL Implicit Net warning at phase_2_tb.v(22): created implicit net for \"LOin\"" {  } { { "phase_2_tb.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709342896669 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "opcode sel_encode_unit.v(26) " "Verilog HDL Procedural Assignment error at sel_encode_unit.v(26): object \"opcode\" on left-hand side of assignment must have a variable data type" {  } { { "sel_encode_unit.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/sel_encode_unit.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1709342896674 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "InReg sel_encode_unit.v(27) " "Verilog HDL Procedural Assignment error at sel_encode_unit.v(27): object \"InReg\" on left-hand side of assignment must have a variable data type" {  } { { "sel_encode_unit.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/sel_encode_unit.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1709342896674 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "OutReg sel_encode_unit.v(28) " "Verilog HDL Procedural Assignment error at sel_encode_unit.v(28): object \"OutReg\" on left-hand side of assignment must have a variable data type" {  } { { "sel_encode_unit.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/sel_encode_unit.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1709342896674 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "C_sign_ext sel_encode_unit.v(29) " "Verilog HDL Procedural Assignment error at sel_encode_unit.v(29): object \"C_sign_ext\" on left-hand side of assignment must have a variable data type" {  } { { "sel_encode_unit.v" "" { Text "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/sel_encode_unit.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1709342896674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg " "Generated suppressed messages file C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo_2/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1709342896711 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709342896725 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 01 20:28:16 2024 " "Processing ended: Fri Mar 01 20:28:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709342896725 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709342896725 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709342896725 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709342896725 ""}
