
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.243949                       # Number of seconds simulated
sim_ticks                                1243949127200                       # Number of ticks simulated
final_tick                               1243949127200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88388                       # Simulator instruction rate (inst/s)
host_op_rate                                   162486                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44157865                       # Simulator tick rate (ticks/s)
host_mem_usage                                 852388                       # Number of bytes of host memory used
host_seconds                                 28170.50                       # Real time elapsed on the host
sim_insts                                  2489930151                       # Number of instructions simulated
sim_ops                                    4577323967                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          595584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5326976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5922560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       595584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        595584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3434880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3434880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             9306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            83234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               92540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         53670                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              53670                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             478785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4282310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4761095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        478785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           478785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2761270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2761270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2761270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            478785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4282310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7522366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       92540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53670                       # Number of write requests accepted
system.mem_ctrls.readBursts                     92540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53670                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5900416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3426944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5922560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3434880                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    346                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    98                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3287                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1243949068000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 92540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53670                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   75067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.011152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.393105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.150930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14775     41.19%     41.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8674     24.18%     65.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3780     10.54%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2265      6.31%     82.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1718      4.79%     87.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1075      3.00%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          833      2.32%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          613      1.71%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2135      5.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35868                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.198532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.576445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    222.301342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          3268     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3269                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.379933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.359289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.850539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2685     82.14%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.16%     83.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              456     13.95%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               73      2.23%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.37%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3269                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3721635550                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5450273050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  460970000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     40367.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59117.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         4.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    74762                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35102                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    8507961.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                133703640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 71053785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               336893760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              143377740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4508999040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2185759050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            284268000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      9108043680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      6644253120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     289363742805                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           312780656280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            251.441678                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1238414439150                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    557141000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1919330000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1201137735250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  17302737150                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3058128000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  19974055800                       # Time in different power states
system.mem_ctrls_1.actEnergy                122451000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 65065275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               321371400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              136132380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3346100160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1949561310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            205274880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6918332820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4780972800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     291523201620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           309369230955                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            248.699263                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1239137471500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    391248400                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1423774000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1211515257150                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  12450434550                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2996633300                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  15171779800                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               746853100                       # Number of BP lookups
system.cpu.branchPred.condPredicted         746853100                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect         100309213                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            589454482                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                94177826                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect           16018935                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       589454482                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          210130266                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses        379324216                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted     55430578                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                 2974                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3109872819                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          816150164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     4120690010                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   746853100                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          304308092                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    2163723078                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               201079621                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                56567                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        346437                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          213                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 565603557                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes              20295779                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         3080816312                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.491263                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.831255                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                995102633     32.30%     32.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 87560623      2.84%     35.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                114791018      3.73%     38.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                175465844      5.70%     44.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4               1707896194     55.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           3080816312                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.240156                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.325035                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                478937161                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             166247815                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                2304010549                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              31080977                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles              100539810                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             6810677117                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles              100539810                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                573462455                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               142217580                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        8206007                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                2238898918                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              17491542                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             6536947501                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                123772                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2749625                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                5151272                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6528079                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          6660016935                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           16301592454                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       8740008380                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups        2023751640                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            4662963783                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               1997053152                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             498264                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         508412                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  16310262                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads           1093883296                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           452250963                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          20719446                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         17633427                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 6008298957                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              578182                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                5716215559                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            827531                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined      1431553172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   1577031666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         167637                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    3080816312                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.855422                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.595730                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           954295921     30.98%     30.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           346824185     11.26%     42.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           669087303     21.72%     63.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           630828794     20.48%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           308787978     10.02%     94.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           122374312      3.97%     98.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            48617819      1.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      3080816312                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1733892     13.32%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 930664      7.15%     20.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               3808343     29.25%     49.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           5801000     44.55%     94.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           746069      5.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          58171878      1.02%      1.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            3567180823     62.40%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               956511      0.02%     63.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                165305      0.00%     63.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           603185171     10.55%     73.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               77270      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                318      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            645884737     11.30%     85.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           359845313      6.30%     91.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead       418172021      7.32%     98.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       62576208      1.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             5716215559                       # Type of FU issued
system.cpu.iq.rate                           1.838087                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    13019968                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002278                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        12116800847                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        5920939173                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   4276823474                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads          2410294082                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes         1519743827                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses   1137247404                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             4461957643                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses              1209106006                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads        110470769                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    273145875                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses      2869737                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       266167                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     96764155                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       132256                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1738885                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles              100539810                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               135826468                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1739641                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          6008877139                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts          94559297                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts            1093883313                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            452250963                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             501222                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 482177                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1051460                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         266167                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       30953844                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     75833171                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts            106787015                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            5501470279                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts            1018477014                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         214745280                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                   1427208879                       # number of memory reference insts executed
system.cpu.iew.exec_branches                481416494                       # Number of branches executed
system.cpu.iew.exec_stores                  408731865                       # Number of stores executed
system.cpu.iew.exec_rate                     1.769034                       # Inst execution rate
system.cpu.iew.wb_sent                     5436147605                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    5414070878                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                3568231084                       # num instructions producing a value
system.cpu.iew.wb_consumers                5578465918                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.740930                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.639644                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts      1431564503                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          410545                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts         100341824                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   2851867283                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.605027                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.397671                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   1105712749     38.77%     38.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    254056659      8.91%     47.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    153026317      5.37%     53.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3   1339071558     46.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   2851867283                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           2489930151                       # Number of instructions committed
system.cpu.commit.committedOps             4577323967                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                     1176224246                       # Number of memory references committed
system.cpu.commit.loads                     820737438                       # Number of loads committed
system.cpu.commit.membars                        5184                       # Number of memory barriers committed
system.cpu.commit.branches                  431046567                       # Number of branches committed
system.cpu.commit.fp_insts                 1040268423                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                3906559823                       # Number of committed integer instructions.
system.cpu.commit.function_calls             64051360                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     23574078      0.52%      0.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       2827506628     61.77%     62.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          929448      0.02%     62.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           157819      0.00%     62.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      548854163     11.99%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          77269      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           316      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       487655242     10.65%     84.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      299125585      6.53%     91.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead    333082196      7.28%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     56361223      1.23%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        4577323967                       # Class of committed instruction
system.cpu.commit.bw_lim_events            1339071558                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   7521684195                       # The number of ROB reads
system.cpu.rob.rob_writes                 12247938539                       # The number of ROB writes
system.cpu.timesIdled                         4810345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        29056507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  2489930151                       # Number of Instructions Simulated
system.cpu.committedOps                    4577323967                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.248980                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.248980                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.800653                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.800653                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               7239380076                       # number of integer regfile reads
system.cpu.int_regfile_writes              3422340301                       # number of integer regfile writes
system.cpu.fp_regfile_reads                1742284212                       # number of floating regfile reads
system.cpu.fp_regfile_writes               1011419925                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1983122846                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1105329867                       # number of cc regfile writes
system.cpu.misc_regfile_reads              2491100005                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 709619                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          39296860                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.967188                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1177531025                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          39297372                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.964625                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         357818400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.967188                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       10078203260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      10078203260                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    826096330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       826096330                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    351360234                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      351360234                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data    1177456564                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1177456564                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   1177456568                       # number of overall hits
system.cpu.dcache.overall_hits::total      1177456568                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     73276044                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      73276044                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      4127268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4127268                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         3356                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3356                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data     77403312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       77403312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     77406668                       # number of overall misses
system.cpu.dcache.overall_misses::total      77406668                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 721131089600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 721131089600                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  46473742576                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46473742576                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 767604832176                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 767604832176                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 767604832176                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 767604832176                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    899372374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    899372374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    355487502                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    355487502                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3360                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3360                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   1254859876                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1254859876                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   1254863236                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1254863236                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.081475                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081475                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011610                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.998810                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.998810                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.061685                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061685                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  9841.293965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9841.293965                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11260.170790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11260.170790                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9916.950739                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9916.950739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9916.520786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9916.520786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4778478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          283                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            496822                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.618089                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     15295782                       # number of writebacks
system.cpu.dcache.writebacks::total          15295782                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     37961724                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     37961724                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        93051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        93051                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     38054775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     38054775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     38054775                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     38054775                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     35314320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     35314320                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      4034217                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4034217                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         3356                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3356                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     39348537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     39348537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     39351893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     39351893                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 348288248400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 348288248400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  42473348359                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  42473348359                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    152575600                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    152575600                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 390761596759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 390761596759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 390914172359                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 390914172359                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.039266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.998810                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.998810                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031357                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031360                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031360                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9862.521731                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9862.521731                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 10528.275588                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10528.275588                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 45463.528010                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45463.528010                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9930.778284                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9930.778284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9933.808581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9933.808581                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          12181478                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.616276                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           552776931                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          12181990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.376571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         102961600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.616276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999251                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999251                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4537065494                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4537065494                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    552776931                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       552776931                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     552776931                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        552776931                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    552776931                       # number of overall hits
system.cpu.icache.overall_hits::total       552776931                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     12826625                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      12826625                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     12826625                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       12826625                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     12826625                       # number of overall misses
system.cpu.icache.overall_misses::total      12826625                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 131984749596                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 131984749596                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 131984749596                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 131984749596                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 131984749596                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 131984749596                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    565603556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    565603556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    565603556                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    565603556                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    565603556                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    565603556                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.022678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022678                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.022678                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022678                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.022678                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022678                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 10289.904756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10289.904756                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 10289.904756                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10289.904756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 10289.904756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10289.904756                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2353                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               202                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.648515                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     7.875000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     12181478                       # number of writebacks
system.cpu.icache.writebacks::total          12181478                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       589578                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       589578                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       589578                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       589578                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       589578                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       589578                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     12237047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     12237047                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     12237047                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     12237047                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     12237047                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     12237047                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 118620700397                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 118620700397                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 118620700397                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 118620700397                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 118620700397                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 118620700397                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.021635                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021635                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.021635                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021635                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.021635                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021635                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  9693.572346                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9693.572346                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  9693.572346                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9693.572346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  9693.572346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9693.572346                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     76933                       # number of replacements
system.l2.tags.tagsinuse                 16348.000193                       # Cycle average of tags in use
system.l2.tags.total_refs                   102871115                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93317                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1102.383435                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               18319772000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      422.452732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2652.712115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13272.835346                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.025784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.161909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.810110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997803                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14291                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 823808853                       # Number of tag accesses
system.l2.tags.data_accesses                823808853                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     15295782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15295782                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     12177114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12177114                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             54527                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                54527                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data            3942590                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3942590                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst        12173271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12173271                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       35271548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          35271548                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst              12173271                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              39214138                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51387409                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             12173271                       # number of overall hits
system.l2.overall_hits::cpu.data             39214138                       # number of overall hits
system.l2.overall_hits::total                51387409                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            44832                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               44832                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          9310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9310                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        38402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38402                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                9310                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               83234                       # number of demand (read+write) misses
system.l2.demand_misses::total                  92544                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               9310                       # number of overall misses
system.l2.overall_misses::cpu.data              83234                       # number of overall misses
system.l2.overall_misses::total                 92544                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3824512800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3824512800                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1166756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1166756000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   4836154000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4836154000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1166756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    8660666800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9827422800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1166756000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   8660666800                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9827422800                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     15295782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15295782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     12177114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12177114                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         54527                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            54527                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        3987422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3987422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst     12182581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12182581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     35309950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      35309950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          12182581                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          39297372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             51479953                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         12182581                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         39297372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            51479953                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.011243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.011243                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000764                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.001088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001088                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000764                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.002118                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001798                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000764                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.002118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001798                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85307.655246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85307.655246                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 125322.878625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125322.878625                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 125934.951305                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125934.951305                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 125322.878625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 104052.031622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106191.895747                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 125322.878625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 104052.031622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106191.895747                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                53670                       # number of writebacks
system.l2.writebacks::total                     53670                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        44832                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          44832                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         9307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9307                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        38402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38402                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           9307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          83234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             92541                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          9307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         83234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92541                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3459565800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3459565800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1090937200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1090937200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   4524753800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4524753800                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1090937200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   7984319600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9075256800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1090937200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   7984319600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9075256800                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.001088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001088                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.002118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001798                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.002118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001798                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77167.331370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77167.331370                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 117216.847534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 117216.847534                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 117825.993438                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117825.993438                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 117216.847534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 95926.179206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98067.416605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 117216.847534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 95926.179206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98067.416605                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        168696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        76156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              47708                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53670                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22486                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44832                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44832                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         47708                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       261236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       261236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 261236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9357440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9357440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9357440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             92540                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   92540    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               92540                       # Request fanout histogram
system.membus.reqLayer2.occupancy           456722400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          488783050                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests    103067284                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     51533464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       104185                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            783                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          783                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1243949127200                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47546996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15349452                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12181478                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24024341                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           54527                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          54527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3987422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3987422                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12237047                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     35309950                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     36601105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    118000658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             154601763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1559299712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3493961856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5053261568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131399                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6920704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51665879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003097                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055565                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51505865     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 160014      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51665879                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        63208982546                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       14705379159                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       47178945911                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
