/*
 * Copyright (c) 2010-2012, Freescale Semiconductor, Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * o Redistributions of source code must retain the above copyright notice, this list
 *   of conditions and the following disclaimer.
 *
 * o Redistributions in binary form must reproduce the above copyright notice, this
 *   list of conditions and the following disclaimer in the documentation and/or
 *   other materials provided with the distribution.
 *
 * o Neither the name of Freescale Semiconductor, Inc. nor the names of its
 *   contributors may be used to endorse or promote products derived from this
 *   software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include "hab_defines.h"
#include "soc_memory_map.h"

//! @brief dcd data, list of (register, value) pairs to initialize ddr
uint8_t input_dcd[] __attribute__ ((section (".dcd_data")))= {
/*
 * The DDR init commands below are based on MX6_series_boards/Auto_Infotainment/RevC_and_RevB/MX6Q_ARD_DDR3_register_programming_aid_v1.6.inc.
 * This file can be found at ddr-script-rel git with commit dfde48ed72f0d43bff72bd372df54d5043b855c8
 */
	DCD_DATA( IOMUXC_BASE_ADDR + 0x5a8, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x5b0, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x524, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x51c, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x518, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x50c, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x5b8, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x5c0, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x5ac, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x5b4, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x528, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x520, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x514, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x510, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x5bc, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x5c4, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x56c, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x578, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x588, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x594, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x57c, 0x00020030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x590, 0x00003000), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x598, 0x00003000), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x58c, 0x00000000), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x59c, 0x00003030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x5a0, 0x00003030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x784, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x788, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x794, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x79c, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x7a0, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x7a4, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x7a8, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x748, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x74c, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x750, 0x00020000), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x758, 0x00000000), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x774, 0x00020000), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x78c, 0x00000030), 
	DCD_DATA( IOMUXC_BASE_ADDR + 0x798, 0x000C0000), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x81c, 0x33333333), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x820, 0x33333333), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x824, 0x33333333), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x828, 0x33333333), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x81c, 0x33333333), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x820, 0x33333333), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x824, 0x33333333), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x828, 0x33333333), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x018, 0x00081740), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00008000), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x00c, 0x555A7975), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x010, 0xFF538E64), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x014, 0x01FF00DB), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x02c, 0x000026D2), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x030, 0x005B0E21), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x008, 0x09444040), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x004, 0x00025576), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x040, 0x00000027), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x000, 0x831A0000), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04088032), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x0408803A), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00008033), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x0000803B), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00428031), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00428039), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x09408030), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x09408038), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04008040), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x04008048), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x800, 0xA1380003), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x800, 0xA1380003), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x020, 0x00005800), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x818, 0x00000007), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x818, 0x00000007), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x83c, 0x434B0350), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x840, 0x034C0359), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x83c, 0x434B0350), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x840, 0x03650348), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x848, 0x4436383B), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x848, 0x39393341), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x850, 0x35373933), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x850, 0x48254A36), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x80c, 0x001F001F), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x810, 0x001F001F), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x80c, 0x00440044), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x810, 0x00440044), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x8b8, 0x00000800), 
	DCD_DATA(MMDC_P1_BASE_ADDR + 0x8b8, 0x00000800), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x01c, 0x00000000), 
	DCD_DATA(MMDC_P0_BASE_ADDR + 0x404, 0x00011006), 
};

//! @brief HAB command write data header, with tag, 
//!        size of dcd data with hdr, 
//!        parameter field (size of register value and flag)
uint8_t input_dcd_wrt_cmd[] __attribute__ ((section (".dcd_wrt_cmd")))= {
    HAB_CMD_WRT_DAT, 
    EXPAND_UINT16(sizeof(input_dcd) + HDR_BYTES),
    WRT_DAT_PAR(0, HAB_DATA_WIDTH_WORD) //!< flag 0, width 4
};

//! @brief HAB dcd header with dcd tag, size of entire dcd and version.
uint8_t input_dcd_hdr[] __attribute__ ((section (".dcd_hdr")))= {
    HAB_TAG_DCD, 
    EXPAND_UINT16(sizeof(input_dcd) + sizeof(input_dcd_wrt_cmd) + HDR_BYTES),
    HAB_VER(4,0)
};
