;redcode
;assert 1
	SPL 0, <54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	DJN -71, @-20
	SUB -1, <-20
	DAT <703, <540
	JMN @12, #200
	DAT <-72, <200
	SUB @121, 103
	SLT 20, @12
	SUB @867, 201
	SUB @127, 100
	JMZ @-13, -90
	DJN -1, @-20
	SUB -207, <-120
	SUB @127, 100
	CMP @-207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 103
	SUB @121, 106
	SUB @100, <2
	SUB -207, <-120
	DAT #127, #106
	SUB -207, <-120
	DJN -1, @-20
	SUB @127, 106
	SUB -207, <190
	SUB @-127, 100
	ADD -207, <-120
	ADD 270, 0
	ADD -207, <-120
	SUB @-127, 100
	SLT 300, 90
	SUB @127, 106
	SLT 20, @12
	SLT 300, 90
	JMN -7, @-20
	SUB @-127, 100
	MOV -1, <-20
	SUB @127, 106
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	JMP @72, #200
	MOV -7, <-20
