$date
	Fri Jul 26 17:07:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux8to1_tb $end
$var wire 1 ! data_out $end
$var reg 8 " data_in [7:0] $end
$var reg 3 # select [2:0] $end
$scope module uut $end
$var wire 8 $ DATA_IN [7:0] $end
$var wire 3 % SELECT [2:0] $end
$var wire 2 & muxout [1:0] $end
$var wire 1 ! DATA_OUT $end
$scope module mux1 $end
$var wire 4 ' DATA_IN [3:0] $end
$var wire 2 ( SELECT [1:0] $end
$var reg 1 ) DATA_OUT $end
$upscope $end
$scope module mux2 $end
$var wire 4 * DATA_IN [3:0] $end
$var wire 2 + SELECT [1:0] $end
$var reg 1 , DATA_OUT $end
$upscope $end
$scope module mux3 $end
$var wire 2 - DATA_IN [1:0] $end
$var wire 1 . SELECT $end
$var reg 1 ! DATA_OUT $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x.
b0 -
0,
bx +
b1010 *
0)
bx (
b1010 '
b0 &
bx %
b10101010 $
bx #
b10101010 "
0!
$end
#10
b0 (
b0 +
0.
b0 #
b0 %
#20
1!
1)
b11 &
b11 -
1,
b1 (
b1 +
b1 #
b1 %
#30
0!
0)
b0 &
b0 -
0,
b10 (
b10 +
b10 #
b10 %
#40
1!
1)
b11 &
b11 -
1,
b11 (
b11 +
b11 #
b11 %
#50
0!
0)
b0 &
b0 -
0,
b0 (
b0 +
1.
b100 #
b100 %
#60
1!
1)
b11 &
b11 -
1,
b1 (
b1 +
b101 #
b101 %
#70
0!
0)
b0 &
b0 -
0,
b10 (
b10 +
b110 #
b110 %
#80
1!
1)
b11 &
b11 -
1,
b11 (
b11 +
b111 #
b111 %
#90
