Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Sat May 20 18:26:54 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_mod10_top_timing_summary_routed.rpt -pb counter_mod10_top_timing_summary_routed.pb -rpx counter_mod10_top_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_mod10_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.837        0.000                      0                   41        0.210        0.000                      0                   41        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.837        0.000                      0                   41        0.210        0.000                      0                   41        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.766ns (21.399%)  route 2.814ns (78.601%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           1.138     6.803    clk_count[16]
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  clk_count[19]_i_3/O
                         net (fo=2, routed)           0.871     7.798    clk_count[19]_i_3_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.922 r  clk_count[19]_i_1/O
                         net (fo=20, routed)          0.804     8.727    clk_div
    SLICE_X64Y20         FDRE                                         r  clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_count_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.766ns (21.399%)  route 2.814ns (78.601%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           1.138     6.803    clk_count[16]
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  clk_count[19]_i_3/O
                         net (fo=2, routed)           0.871     7.798    clk_count[19]_i_3_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.922 r  clk_count[19]_i_1/O
                         net (fo=20, routed)          0.804     8.727    clk_div
    SLICE_X64Y20         FDRE                                         r  clk_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_count_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.766ns (21.399%)  route 2.814ns (78.601%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           1.138     6.803    clk_count[16]
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  clk_count[19]_i_3/O
                         net (fo=2, routed)           0.871     7.798    clk_count[19]_i_3_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.922 r  clk_count[19]_i_1/O
                         net (fo=20, routed)          0.804     8.727    clk_div
    SLICE_X64Y20         FDRE                                         r  clk_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_count_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.766ns (22.260%)  route 2.675ns (77.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           1.138     6.803    clk_count[16]
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  clk_count[19]_i_3/O
                         net (fo=2, routed)           0.871     7.798    clk_count[19]_i_3_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.922 r  clk_count[19]_i_1/O
                         net (fo=20, routed)          0.666     8.588    clk_div
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[13]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.588    clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.766ns (22.260%)  route 2.675ns (77.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           1.138     6.803    clk_count[16]
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  clk_count[19]_i_3/O
                         net (fo=2, routed)           0.871     7.798    clk_count[19]_i_3_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.922 r  clk_count[19]_i_1/O
                         net (fo=20, routed)          0.666     8.588    clk_div
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[14]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.588    clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.766ns (22.260%)  route 2.675ns (77.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           1.138     6.803    clk_count[16]
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  clk_count[19]_i_3/O
                         net (fo=2, routed)           0.871     7.798    clk_count[19]_i_3_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.922 r  clk_count[19]_i_1/O
                         net (fo=20, routed)          0.666     8.588    clk_div
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[15]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.588    clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.766ns (22.260%)  route 2.675ns (77.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           1.138     6.803    clk_count[16]
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  clk_count[19]_i_3/O
                         net (fo=2, routed)           0.871     7.798    clk_count[19]_i_3_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.922 r  clk_count[19]_i_1/O
                         net (fo=20, routed)          0.666     8.588    clk_div
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.588    clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.766ns (22.468%)  route 2.643ns (77.532%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           1.138     6.803    clk_count[16]
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  clk_count[19]_i_3/O
                         net (fo=2, routed)           0.871     7.798    clk_count[19]_i_3_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.922 r  clk_count[19]_i_1/O
                         net (fo=20, routed)          0.634     8.557    clk_div
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.568    clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.766ns (22.468%)  route 2.643ns (77.532%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           1.138     6.803    clk_count[16]
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  clk_count[19]_i_3/O
                         net (fo=2, routed)           0.871     7.798    clk_count[19]_i_3_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.922 r  clk_count[19]_i_1/O
                         net (fo=20, routed)          0.634     8.557    clk_div
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.568    clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.766ns (22.468%)  route 2.643ns (77.532%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           1.138     6.803    clk_count[16]
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.927 r  clk_count[19]_i_3/O
                         net (fo=2, routed)           0.871     7.798    clk_count[19]_i_3_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.922 r  clk_count[19]_i_1/O
                         net (fo=20, routed)          0.634     8.557    clk_div
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.568    clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  clk_count_reg[1]/Q
                         net (fo=3, routed)           0.105     1.742    clk_count[1]
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.787    clk_div_i_1_n_0
    SLICE_X65Y16         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.091     1.577    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  clk_count_reg[0]/Q
                         net (fo=4, routed)           0.168     1.781    clk_count[0]
    SLICE_X65Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.826 r  clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.826    p_1_in[0]
    SLICE_X65Y17         FDRE                                         r  clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  clk_count_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.091     1.563    clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clk_count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.761    clk_count[11]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    p_1_in[11]
    SLICE_X64Y18         FDRE                                         r  clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  clk_count_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  clk_count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.763    clk_count[3]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    p_1_in[3]
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  clk_count_reg[15]/Q
                         net (fo=2, routed)           0.126     1.760    clk_count[15]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    p_1_in[15]
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  clk_count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.760    clk_count[19]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  clk_count_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.870    p_1_in[19]
    SLICE_X64Y20         FDRE                                         r  clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  clk_count_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  clk_count_reg[7]/Q
                         net (fo=2, routed)           0.127     1.763    clk_count[7]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    p_1_in[7]
    SLICE_X64Y17         FDRE                                         r  clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  clk_count_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     1.606    clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clk_count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.761    clk_count[11]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.907 r  clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    p_1_in[12]
    SLICE_X64Y18         FDRE                                         r  clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  clk_count_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  clk_count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.763    clk_count[3]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.909 r  clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    p_1_in[4]
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  clk_count_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  clk_count_reg[15]/Q
                         net (fo=2, routed)           0.126     1.760    clk_count[15]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    p_1_in[16]
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  clk_count_reg[16]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   clk_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   clk_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line47/regN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 4.520ns (60.945%)  route 2.896ns (39.055%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[1]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line47/regN_reg[1]/Q
                         net (fo=11, routed)          0.923     1.401    nolabel_line53/Q[1]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.324     1.725 r  nolabel_line53/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.974     3.698    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718     7.416 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.416    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.188ns  (logic 4.530ns (63.026%)  route 2.658ns (36.974%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[1]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line47/regN_reg[1]/Q
                         net (fo=11, routed)          0.746     1.224    nolabel_line53/Q[1]
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.321     1.545 r  nolabel_line53/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.912     3.457    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     7.188 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.188    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 4.529ns (63.434%)  route 2.611ns (36.566%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[1]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line47/regN_reg[1]/Q
                         net (fo=11, routed)          0.751     1.229    nolabel_line53/Q[1]
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.323     1.552 r  nolabel_line53/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860     3.412    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     7.139 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.139    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 4.537ns (64.572%)  route 2.490ns (35.428%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[1]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line47/regN_reg[1]/Q
                         net (fo=11, routed)          0.673     1.151    nolabel_line53/Q[1]
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.325     1.476 r  nolabel_line53/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.816     3.293    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     7.027 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.027    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.935ns  (logic 4.308ns (62.121%)  route 2.627ns (37.879%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[1]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line47/regN_reg[1]/Q
                         net (fo=11, routed)          0.746     1.224    nolabel_line53/Q[1]
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.295     1.519 r  nolabel_line53/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.881     3.400    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.935 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.935    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.780ns  (logic 4.309ns (63.546%)  route 2.472ns (36.454%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[1]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line47/regN_reg[1]/Q
                         net (fo=11, routed)          0.751     1.229    nolabel_line53/Q[1]
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.295     1.524 r  nolabel_line53/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.721     3.245    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.780 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.780    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 4.277ns (63.328%)  route 2.477ns (36.672%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[1]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line47/regN_reg[1]/Q
                         net (fo=11, routed)          0.673     1.151    nolabel_line53/Q[1]
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.295     1.446 r  nolabel_line53/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.804     3.250    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.754 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.754    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line47/regN_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.527ns  (logic 1.577ns (28.532%)  route 3.950ns (71.468%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.373     4.826    nolabel_line47/sw_IBUF[0]
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.950 r  nolabel_line47/regN0/O
                         net (fo=4, routed)           0.576     5.527    nolabel_line47/regN0_n_0
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line47/regN_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.527ns  (logic 1.577ns (28.532%)  route 3.950ns (71.468%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.373     4.826    nolabel_line47/sw_IBUF[0]
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.950 r  nolabel_line47/regN0/O
                         net (fo=4, routed)           0.576     5.527    nolabel_line47/regN0_n_0
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line47/regN_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.527ns  (logic 1.577ns (28.532%)  route 3.950ns (71.468%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.373     4.826    nolabel_line47/sw_IBUF[0]
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.950 r  nolabel_line47/regN0/O
                         net (fo=4, routed)           0.576     5.527    nolabel_line47/regN0_n_0
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line47/regN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/regN_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[0]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line47/regN_reg[0]/Q
                         net (fo=12, routed)          0.197     0.361    nolabel_line47/Q[0]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.043     0.404 r  nolabel_line47/regN[1]_i_1/O
                         net (fo=1, routed)           0.000     0.404    nolabel_line47/p_0_in[1]
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/regN_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[0]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line47/regN_reg[0]/Q
                         net (fo=12, routed)          0.197     0.361    nolabel_line47/Q[0]
    SLICE_X64Y15         LUT5 (Prop_lut5_I1_O)        0.043     0.404 r  nolabel_line47/regN[3]_i_1/O
                         net (fo=1, routed)           0.000     0.404    nolabel_line47/p_0_in[3]
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/regN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[0]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line47/regN_reg[0]/Q
                         net (fo=12, routed)          0.197     0.361    nolabel_line47/Q[0]
    SLICE_X64Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.406 r  nolabel_line47/regN[0]_i_1/O
                         net (fo=1, routed)           0.000     0.406    nolabel_line47/p_0_in[0]
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/regN_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[0]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line47/regN_reg[0]/Q
                         net (fo=12, routed)          0.197     0.361    nolabel_line47/Q[0]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.406 r  nolabel_line47/regN[2]_i_1/O
                         net (fo=1, routed)           0.000     0.406    nolabel_line47/p_0_in[2]
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/regN_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[3]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  nolabel_line47/regN_reg[3]/Q
                         net (fo=9, routed)           0.124     0.272    nolabel_line47/Q[3]
    SLICE_X64Y15         LUT5 (Prop_lut5_I1_O)        0.099     0.371 r  nolabel_line47/regN0/O
                         net (fo=4, routed)           0.179     0.550    nolabel_line47/regN0_n_0
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/regN_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[3]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  nolabel_line47/regN_reg[3]/Q
                         net (fo=9, routed)           0.124     0.272    nolabel_line47/Q[3]
    SLICE_X64Y15         LUT5 (Prop_lut5_I1_O)        0.099     0.371 r  nolabel_line47/regN0/O
                         net (fo=4, routed)           0.179     0.550    nolabel_line47/regN0_n_0
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/regN_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[3]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  nolabel_line47/regN_reg[3]/Q
                         net (fo=9, routed)           0.124     0.272    nolabel_line47/Q[3]
    SLICE_X64Y15         LUT5 (Prop_lut5_I1_O)        0.099     0.371 r  nolabel_line47/regN0/O
                         net (fo=4, routed)           0.179     0.550    nolabel_line47/regN0_n_0
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line47/regN_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[3]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  nolabel_line47/regN_reg[3]/Q
                         net (fo=9, routed)           0.124     0.272    nolabel_line47/Q[3]
    SLICE_X64Y15         LUT5 (Prop_lut5_I1_O)        0.099     0.371 r  nolabel_line47/regN0/O
                         net (fo=4, routed)           0.179     0.550    nolabel_line47/regN0_n_0
    SLICE_X64Y15         FDRE                                         r  nolabel_line47/regN_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.445ns (73.125%)  route 0.531ns (26.875%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[2]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line47/regN_reg[2]/Q
                         net (fo=10, routed)          0.168     0.332    nolabel_line53/Q[2]
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.377 r  nolabel_line53/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.363     0.740    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.977 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.977    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/regN_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.415ns (70.962%)  route 0.579ns (29.038%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  nolabel_line47/regN_reg[2]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line47/regN_reg[2]/Q
                         net (fo=10, routed)          0.187     0.351    nolabel_line53/Q[2]
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.396 r  nolabel_line53/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.788    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.993 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.993    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





