* 2-Input AND Gate

.SUBCKT AND out in1 in2 vdd gnd

MN1 out1 in1 out2 gnd nmos W={2*XX*Wmin} L={XX*Lmin}
MN2 out2 in2 gnd gnd nmos W={2*XX*Wmin} L={XX*Lmin}
MP1 out1 in1 vdd vdd pmos W={2*XX*Wmin} L={XX*Lmin}
MP2 out1 in2 vdd vdd pmos W={2*XX*Wmin} L={XX*Lmin}


MN3 out out1 gnd gnd nmos W={2*XX*Wmin} L={XX*Lmin}
MP3 out out1 vdd vdd pmos W={2*XX*Wmin} L={XX*Lmin}


.ends
