

================================================================
== Vivado HLS Report for 'kernel_fdtd_2d_optimized'
================================================================
* Date:           Fri Aug 31 22:17:29 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.292|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  8538303751|  8538303751|  8538303751|  8538303751|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+
        |                 |         Latency         | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |     min    |     max    |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+
        |- Loop 1         |  8538303750|  8538303750|  170766075|          -|          -|    50|    no    |
        | + Loop 1.1      |        5000|        5000|          5|          -|          -|  1000|    no    |
        | + Loop 1.2      |    43961994|    43961994|      44006|          -|          -|   999|    no    |
        |  ++ Loop 1.2.1  |       44000|       44000|         44|          -|          -|  1000|    no    |
        | + Loop 1.3      |    44957000|    44957000|      44957|          -|          -|  1000|    no    |
        |  ++ Loop 1.3.1  |       44955|       44955|         45|          -|          -|   999|    no    |
        | + Loop 1.4      |    81842076|    81842076|      81924|          -|          -|   999|    no    |
        |  ++ Loop 1.4.1  |       81918|       81918|         82|          -|          -|   999|    no    |
        +-----------------+------------+------------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|      -|       0|     939|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     11|    3926|    2891|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|    1094|
|Register         |        -|      -|    1701|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     14|    5627|    4924|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|       2|       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  | LUT |
    +-------------------------+----------------------+---------+-------+------+-----+
    |kernel_fdtd_2d_opbkb_U1  |kernel_fdtd_2d_opbkb  |        0|      0|  1225|  821|
    |kernel_fdtd_2d_opcud_U2  |kernel_fdtd_2d_opcud  |        0|     11|   613|  322|
    |kernel_fdtd_2d_opdEe_U3  |kernel_fdtd_2d_opdEe  |        0|      0|   522|  437|
    |kernel_fdtd_2d_opdEe_U5  |kernel_fdtd_2d_opdEe  |        0|      0|   522|  437|
    |kernel_fdtd_2d_opeOg_U4  |kernel_fdtd_2d_opeOg  |        0|      0|   522|  437|
    |kernel_fdtd_2d_opeOg_U6  |kernel_fdtd_2d_opeOg  |        0|      0|   522|  437|
    +-------------------------+----------------------+---------+-------+------+-----+
    |Total                    |                      |        0|     11|  3926| 2891|
    +-------------------------+----------------------+---------+-------+------+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |kernel_fdtd_2d_opfYi_U7  |kernel_fdtd_2d_opfYi  |  i0 * i1  |
    |kernel_fdtd_2d_opfYi_U8  |kernel_fdtd_2d_opfYi  |  i0 * i1  |
    |kernel_fdtd_2d_opfYi_U9  |kernel_fdtd_2d_opfYi  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_440_p2              |     +    |      0|  0|  17|          10|           1|
    |i_4_fu_865_p2              |     +    |      0|  0|  17|          10|           1|
    |i_5_fu_634_p2              |     +    |      0|  0|  17|          10|           1|
    |j_4_fu_384_p2              |     +    |      0|  0|  17|          10|           1|
    |j_5_fu_420_p2              |     +    |      0|  0|  17|          10|           1|
    |j_6_fu_671_p2              |     +    |      0|  0|  17|           1|          10|
    |j_7_fu_880_p2              |     +    |      0|  0|  17|          10|           1|
    |new_exp_V_2_fu_788_p2      |     +    |      0|  0|  18|           2|          11|
    |new_exp_V_fu_557_p2        |     +    |      0|  0|  18|           2|          11|
    |next_mul2_fu_853_p2        |     +    |      0|  0|  27|          20|          10|
    |next_mul_fu_622_p2         |     +    |      0|  0|  27|          20|          10|
    |t_1_fu_367_p2              |     +    |      0|  0|  15|           6|           1|
    |tmp_10_fu_656_p2           |     +    |      0|  0|  27|          20|          20|
    |tmp_12_fu_646_p2           |     +    |      0|  0|  17|           2|          10|
    |tmp_14_fu_665_p2           |     +    |      0|  0|  27|          20|          20|
    |tmp_25_fu_890_p2           |     +    |      0|  0|  27|          20|          20|
    |tmp_26_fu_896_p2           |     +    |      0|  0|  27|          20|          20|
    |tmp_27_fu_904_p2           |     +    |      0|  0|  27|          20|          20|
    |tmp_2_fu_401_p2            |     +    |      0|  0|  17|          10|           2|
    |tmp_4_fu_430_p2            |     +    |      0|  0|  27|          20|          20|
    |tmp_5_fu_435_p2            |     +    |      0|  0|  27|          20|          20|
    |shift_V_i9_cast_fu_744_p2  |     -    |      0|  0|  12|           3|           2|
    |shift_V_i_cast_fu_513_p2   |     -    |      0|  0|  12|           3|           2|
    |exitcond1_fu_859_p2        |   icmp   |      0|  0|  13|          10|           6|
    |exitcond2_fu_640_p2        |   icmp   |      0|  0|  13|          10|           6|
    |exitcond3_fu_628_p2        |   icmp   |      0|  0|  13|          10|           6|
    |exitcond4_fu_414_p2        |   icmp   |      0|  0|  13|          10|           6|
    |exitcond5_fu_395_p2        |   icmp   |      0|  0|  13|          10|           6|
    |exitcond6_fu_378_p2        |   icmp   |      0|  0|  13|          10|           6|
    |exitcond7_fu_361_p2        |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_fu_874_p2         |   icmp   |      0|  0|  13|          10|           6|
    |icmp5_fu_728_p2            |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_497_p2             |   icmp   |      0|  0|  13|          10|           1|
    |tmp_6_i1_fu_793_p2         |   icmp   |      0|  0|  13|          11|           2|
    |tmp_6_i_fu_562_p2          |   icmp   |      0|  0|  13|          11|           2|
    |tmp_i1_fu_808_p2           |   icmp   |      0|  0|  13|          11|           2|
    |tmp_i6_fu_712_p2           |   icmp   |      0|  0|  13|          11|           1|
    |tmp_i_9_fu_577_p2          |   icmp   |      0|  0|  13|          11|           2|
    |tmp_i_fu_481_p2            |   icmp   |      0|  0|  13|          11|           1|
    |tmp_17_fu_754_p2           |    or    |      0|  0|   6|           1|           1|
    |tmp_1_i1_fu_821_p2         |    or    |      0|  0|   6|           1|           1|
    |tmp_1_i_fu_590_p2          |    or    |      0|  0|   6|           1|           1|
    |tmp_7_fu_523_p2            |    or    |      0|  0|   6|           1|           1|
    |p_0272_2_i1_fu_760_p3      |  select  |      0|  0|   2|           1|           2|
    |p_0272_2_i_fu_529_p3       |  select  |      0|  0|   2|           1|           2|
    |p_Repl2_1_fu_595_p3        |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_3_fu_834_p3        |  select  |      0|  0|  52|           1|          52|
    |p_Repl2_4_fu_826_p3        |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_603_p3        |  select  |      0|  0|  52|           1|          52|
    |p_i1_fu_813_p3             |  select  |      0|  0|   2|           1|           2|
    |p_i_fu_582_p3              |  select  |      0|  0|   2|           1|           2|
    |xf_V_6_fu_801_p3           |  select  |      0|  0|  52|           1|          52|
    |xf_V_fu_570_p3             |  select  |      0|  0|  52|           1|          52|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 939|         445|         516|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  825|        190|    1|        190|
    |ex_address0        |   15|          3|   20|         60|
    |ey_address0        |   27|          5|   20|        100|
    |ey_d0              |   15|          3|   64|        192|
    |grp_fu_322_opcode  |   15|          3|    2|          6|
    |grp_fu_322_p0      |   27|          5|   64|        320|
    |grp_fu_322_p1      |   38|          7|   64|        448|
    |hz_address0        |   21|          4|   20|         80|
    |hz_address1        |   21|          4|   20|         80|
    |i_1_reg_252        |    9|          2|   10|         20|
    |i_2_reg_287        |    9|          2|   10|         20|
    |i_reg_229          |    9|          2|   10|         20|
    |j_1_reg_241        |    9|          2|   10|         20|
    |j_2_reg_275        |    9|          2|   10|         20|
    |j_3_reg_310        |    9|          2|   10|         20|
    |j_reg_217          |    9|          2|   10|         20|
    |phi_mul1_reg_298   |    9|          2|   20|         40|
    |phi_mul_reg_263    |    9|          2|   20|         40|
    |t_reg_206          |    9|          2|    6|         12|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1094|        244|  391|       1708|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |ap_CS_fsm              |  189|   0|  189|          0|
    |ex_addr_reg_1143       |   20|   0|   20|          0|
    |ex_load_2_reg_1292     |   64|   0|   64|          0|
    |ey_addr_1_reg_1022     |   20|   0|   20|          0|
    |hz_addr_4_reg_1307     |   20|   0|   20|          0|
    |i_1_reg_252            |   10|   0|   10|          0|
    |i_2_reg_287            |   10|   0|   10|          0|
    |i_4_reg_1236           |   10|   0|   10|          0|
    |i_5_reg_1115           |   10|   0|   10|          0|
    |i_reg_229              |   10|   0|   10|          0|
    |j_1_reg_241            |   10|   0|   10|          0|
    |j_2_reg_275            |   10|   0|   10|          0|
    |j_3_reg_310            |   10|   0|   10|          0|
    |j_4_reg_956            |   10|   0|   10|          0|
    |j_5_reg_1002           |   10|   0|   10|          0|
    |j_6_reg_1138           |   10|   0|   10|          0|
    |j_7_reg_1255           |   10|   0|   10|          0|
    |j_reg_217              |   10|   0|   10|          0|
    |new_exp_V_1_reg_1042   |   11|   0|   11|          0|
    |new_exp_V_3_reg_1163   |   11|   0|   11|          0|
    |new_mant_V_1_reg_1049  |   52|   0|   52|          0|
    |new_mant_V_3_reg_1170  |   52|   0|   52|          0|
    |next_mul2_reg_1228     |   20|   0|   20|          0|
    |next_mul_reg_1107      |   20|   0|   20|          0|
    |p_0272_2_i1_reg_1182   |    2|   0|    2|          0|
    |p_0272_2_i_reg_1061    |    2|   0|    2|          0|
    |p_Repl2_1_reg_1092     |   11|   0|   11|          0|
    |p_Repl2_2_reg_1037     |    1|   0|    1|          0|
    |p_Repl2_3_reg_1218     |   52|   0|   52|          0|
    |p_Repl2_4_reg_1213     |   11|   0|   11|          0|
    |p_Repl2_5_reg_1158     |    1|   0|    1|          0|
    |p_Repl2_s_reg_1097     |   52|   0|   52|          0|
    |p_fict_addr_reg_948    |    6|   0|    6|          0|
    |p_fict_load_reg_961    |   64|   0|   64|          0|
    |phi_mul1_reg_298       |   20|   0|   20|          0|
    |phi_mul_reg_263        |   20|   0|   20|          0|
    |r_V_1_reg_1087         |   54|   0|   54|          0|
    |r_V_2_reg_1203         |   52|   0|   52|          0|
    |r_V_3_reg_1208         |   54|   0|   54|          0|
    |r_V_reg_1082           |   52|   0|   52|          0|
    |reg_331                |   64|   0|   64|          0|
    |reg_336                |   64|   0|   64|          0|
    |reg_341                |   64|   0|   64|          0|
    |reg_350                |   64|   0|   64|          0|
    |reg_356                |   64|   0|   64|          0|
    |t_1_reg_943            |    6|   0|    6|          0|
    |t_reg_206              |    6|   0|    6|          0|
    |tmp_10_reg_1128        |   20|   0|   20|          0|
    |tmp_12_reg_1123        |   10|   0|   10|          0|
    |tmp_14_reg_1133        |   20|   0|   20|          0|
    |tmp_1_reg_989          |   20|   0|   20|          0|
    |tmp_22_reg_1313        |   64|   0|   64|          0|
    |tmp_25_reg_1261        |   20|   0|   20|          0|
    |tmp_26_reg_1266        |   20|   0|   20|          0|
    |tmp_27_reg_1271        |   20|   0|   20|          0|
    |tmp_2_reg_974          |   10|   0|   10|          0|
    |tmp_33_cast_reg_1276   |   20|   0|   64|         44|
    |tmp_3_reg_994          |   20|   0|   20|          0|
    |tmp_4_reg_1007         |   20|   0|   20|          0|
    |tmp_5_reg_1012         |   20|   0|   20|          0|
    |tmp_9_reg_1247         |   20|   0|   20|          0|
    |tmp_i6_reg_1177        |    1|   0|    1|          0|
    |tmp_i_reg_1056         |    1|   0|    1|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 1701|   0| 1745|         44|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | kernel_fdtd_2d_optimized | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | kernel_fdtd_2d_optimized | return value |
|ap_start           |  in |    1| ap_ctrl_hs | kernel_fdtd_2d_optimized | return value |
|ap_done            | out |    1| ap_ctrl_hs | kernel_fdtd_2d_optimized | return value |
|ap_idle            | out |    1| ap_ctrl_hs | kernel_fdtd_2d_optimized | return value |
|ap_ready           | out |    1| ap_ctrl_hs | kernel_fdtd_2d_optimized | return value |
|tmax               |  in |   32|   ap_none  |           tmax           |    scalar    |
|nx                 |  in |   32|   ap_none  |            nx            |    scalar    |
|ny                 |  in |   32|   ap_none  |            ny            |    scalar    |
|ex_address0        | out |   20|  ap_memory |            ex            |     array    |
|ex_ce0             | out |    1|  ap_memory |            ex            |     array    |
|ex_we0             | out |    1|  ap_memory |            ex            |     array    |
|ex_d0              | out |   64|  ap_memory |            ex            |     array    |
|ex_q0              |  in |   64|  ap_memory |            ex            |     array    |
|ex_address1        | out |   20|  ap_memory |            ex            |     array    |
|ex_ce1             | out |    1|  ap_memory |            ex            |     array    |
|ex_q1              |  in |   64|  ap_memory |            ex            |     array    |
|ey_address0        | out |   20|  ap_memory |            ey            |     array    |
|ey_ce0             | out |    1|  ap_memory |            ey            |     array    |
|ey_we0             | out |    1|  ap_memory |            ey            |     array    |
|ey_d0              | out |   64|  ap_memory |            ey            |     array    |
|ey_q0              |  in |   64|  ap_memory |            ey            |     array    |
|hz_address0        | out |   20|  ap_memory |            hz            |     array    |
|hz_ce0             | out |    1|  ap_memory |            hz            |     array    |
|hz_q0              |  in |   64|  ap_memory |            hz            |     array    |
|hz_address1        | out |   20|  ap_memory |            hz            |     array    |
|hz_ce1             | out |    1|  ap_memory |            hz            |     array    |
|hz_we1             | out |    1|  ap_memory |            hz            |     array    |
|hz_d1              | out |   64|  ap_memory |            hz            |     array    |
|hz_q1              |  in |   64|  ap_memory |            hz            |     array    |
|p_fict_s_address0  | out |    6|  ap_memory |         p_fict_s         |     array    |
|p_fict_s_ce0       | out |    1|  ap_memory |         p_fict_s         |     array    |
|p_fict_s_q0        |  in |   64|  ap_memory |         p_fict_s         |     array    |
+-------------------+-----+-----+------------+--------------------------+--------------+

