============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  03:12:48 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[18]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    2000         -  
      Drv Adjust:+       0         0  
         Arrival:=    2000            
                                      
   Required Time:=    2000            
       Data Path:-    2000            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2000            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags     Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  A[18]                            -       -        F     (arrival)                       1  5.6  1000     0       0    (-,-) 
  g40/Y                            -       A->Y     R     sky130_fd_sc_hd__inv_2          1  4.6   154   221     221    (-,-) 
  g39/Y                            -       A->Y     F     sky130_fd_sc_hd__clkinv_1       2  6.4    74   108     329    (-,-) 
  addinc_add_7_30_g1659__7410/Y    -       A->Y     R     sky130_fd_sc_hd__nor2_1         4 11.9   370   220     548    (-,-) 
  addinc_add_7_30_g1529__5122/Y    -       A_N->Y   R     sky130_fd_sc_hd__nand2b_1       1  3.8    60   164     713    (-,-) 
  addinc_add_7_30_g1516__5477/X    -       A1->X    R     sky130_fd_sc_hd__a21o_1         1  3.7    49   109     822    (-,-) 
  addinc_add_7_30_g1508__9315/Y    -       A->Y     F     sky130_fd_sc_hd__nand2_1        2  8.4    89    74     896    (-,-) 
  addinc_add_7_30_g1504__7482/Y    -       A1->Y    R     sky130_fd_sc_hd__a21oi_2        2  8.9   145   174    1070    (-,-) 
  addinc_add_7_30_g1477__9945/Y    -       A2->Y    F     sky130_fd_sc_hd__o2111ai_2      2  9.1   130   146    1216    (-,-) 
  addinc_add_7_30_g1466__5122/Y    -       A->Y     R     sky130_fd_sc_hd__nand2_2        1  5.7    56    93    1309    (-,-) 
  addinc_add_7_30_g1456__5107/Y    -       C1->Y    F     sky130_fd_sc_hd__o211ai_2       1  3.6    61    70    1379    (-,-) 
  addinc_add_7_30_g1437__1705/COUT -       CI->COUT F     sky130_fd_sc_hd__fah_1          3 13.1   101   302    1681    (-,-) 
  addinc_add_7_30_g1429__6260/X    -       A1->X    F     sky130_fd_sc_hd__a21bo_2        1 51.3   139   318    1999    (-,-) 
  Cout                             -       -        F     (port)                          -    -     -     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------

