*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new
INFO: Auto-config - VLOG: /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/.dvt/default.build
    -f /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [56 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/UART.v ...
Done /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/UART.v [19 ms, 62 lines, Verilog_2001] ...
Loading (2) /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/clock_divider.sv ...
Done /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/clock_divider.sv [7 ms, 60 lines, SystemVerilog_2012] ...
Loading (3) /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/demo.sv ...
Done /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/demo.sv [16 ms, 185 lines, SystemVerilog_2012] ...
Loading (4) /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/demo_tb.sv ...
Done /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/demo_tb.sv [2 ms, 51 lines, SystemVerilog_2012] ...
Loading (5) /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/digit_counter.sv ...
Done /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/digit_counter.sv [4 ms, 92 lines, SystemVerilog_2012] ...
Loading (6) /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/display_controller.sv ...
Done /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/display_controller.sv [10 ms, 154 lines, SystemVerilog_2012] ...
Loading (7) /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/uart_core.v ...
Done /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/uart_core.v [24 ms, 165 lines, Verilog_2001] ...
Loading (8) /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/uart_mem.v ...
Done /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/uart_mem.v [18 ms, 82 lines, Verilog_2001] ...
*** Done invocation #1 [103 ms] ***
*** Done parsing [LT 38 ms, PT 103 ms] ***
*** Total number of lines [851] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Files summary [8 total, 8 unique, 0 optimized] ***
*** Done SystemVerilog build [208 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.demo_tb
Performing mixed post full build step (MIXED - ELAB) [327 ms] ...
Performing mixed post full build step (MIXED - UNEL) [51 ms] ...
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'tx_clk_cntr_nxt' of '16-bit' type from '{(tx_clk_cntr[15 : 1] + 1), cb...' of '33-bit' type
    at line 56 in /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/uart_core.v:56 [compile index 7]
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - US) [50 ms] ...
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'image_data' is never written
    at line 65 in /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/demo.sv:65 [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'seg' is never read (connected to sub-instance output port)
    at line 27 in /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/demo_tb.sv:27 [compile index 4]
*** Warning: SIGNAL_NEVER_READ: Signal 'an' is never read (connected to sub-instance output port)
    at line 28 in /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/demo_tb.sv:28 [compile index 4]
*** Warning: SIGNAL_NEVER_READ: Signal 'tx' is never read (connected to sub-instance output port)
    at line 29 in /home/yigit/Desktop/basys3_demo/basys3_demo/basys3_demo.srcs/sources_1/new/demo_tb.sv:29 [compile index 4]
*** Done mixed mode extension build [439 ms] ***
*** Total build time [740 ms] ***
