# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
# Date created = 21:54:00  March 23, 2012
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		tile_test_alt_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C70F896C6
set_global_assignment -name TOP_LEVEL_ENTITY tile_test_alt
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.1 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:54:00  MARCH 23, 2012"
set_global_assignment -name LAST_QUARTUS_VERSION "11.1 SP1"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE ../../vhdl/tile_top.vhd
set_global_assignment -name VHDL_FILE ../../../leros/vhdl/generated/leros_rom.vhd
set_global_assignment -name VHDL_FILE ../../../leros/vhdl/io/uart.vhd
set_global_assignment -name VHDL_FILE ../../../leros/vhdl/core/leros_types.vhd
set_global_assignment -name VHDL_FILE ../../../leros/vhdl/core/leros_im.vhd
set_global_assignment -name VHDL_FILE ../../../leros/vhdl/core/leros_fedec.vhd
set_global_assignment -name VHDL_FILE ../../../leros/vhdl/core/leros_ex.vhd
set_global_assignment -name VHDL_FILE ../../../leros/vhdl/core/leros_decode.vhd
set_global_assignment -name VHDL_FILE ../../../leros/vhdl/core/leros.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/altera/tile_test_alt.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/altera/altpll_cyc2.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/generated/bt4x4/router_ST.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/generated/bt4x4/ni_ST.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/tile.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/serdes.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/router.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/outnode.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/noc_types.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/noc_N.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/ni_ram.vhd
set_global_assignment -name VHDL_FILE ../../vhdl/dp_ram.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_AD15 -to clk
set_location_assignment PIN_AA23 -to reset
set_location_assignment PIN_D21 -to ser_rxd
set_location_assignment PIN_E21 -to ser_txd
set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO PATHS AND MINIMUM TPD PATHS"
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"