<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p51" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_51{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_51{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_51{left:628px;bottom:1141px;letter-spacing:-0.13px;}
#t4_51{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_51{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t6_51{left:70px;bottom:1046px;letter-spacing:-0.13px;}
#t7_51{left:102px;bottom:1053px;}
#t8_51{left:117px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-1.29px;}
#t9_51{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_51{left:70px;bottom:1003px;}
#tb_51{left:96px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_51{left:70px;bottom:980px;}
#td_51{left:96px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_51{left:96px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_51{left:70px;bottom:941px;}
#tg_51{left:96px;bottom:944px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#th_51{left:96px;bottom:927px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_51{left:70px;bottom:901px;}
#tj_51{left:96px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_51{left:96px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_51{left:70px;bottom:861px;}
#tm_51{left:96px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_51{left:70px;bottom:842px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_51{left:70px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_51{left:70px;bottom:808px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tq_51{left:70px;bottom:791px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tr_51{left:328px;bottom:798px;}
#ts_51{left:343px;bottom:791px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_51{left:70px;bottom:767px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tu_51{left:70px;bottom:740px;}
#tv_51{left:96px;bottom:744px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tw_51{left:70px;bottom:718px;}
#tx_51{left:96px;bottom:721px;letter-spacing:-0.14px;word-spacing:-1.51px;}
#ty_51{left:96px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tz_51{left:70px;bottom:678px;}
#t10_51{left:96px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_51{left:96px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_51{left:70px;bottom:638px;}
#t13_51{left:96px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_51{left:96px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_51{left:96px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.49px;}

.s1_51{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_51{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_51{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_51{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_51{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts51" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg51Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg51" style="-webkit-user-select: none;"><object width="935" height="1210" data="51/51.svg" type="image/svg+xml" id="pdf51" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_51" class="t s1_51">Vol. 1 </span><span id="t2_51" class="t s1_51">2-15 </span>
<span id="t3_51" class="t s2_51">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_51" class="t s3_51">Intel 64 architecture allows four generations of 128-bit SIMD extensions to access up to 16 XMM registers. IA-32 </span>
<span id="t5_51" class="t s3_51">architecture provides eight XMM registers. </span>
<span id="t6_51" class="t s3_51">Intel </span>
<span id="t7_51" class="t s4_51">® </span>
<span id="t8_51" class="t s3_51">Advanced Vector Extensions offers comprehensive architectural enhancements over previous generations of </span>
<span id="t9_51" class="t s3_51">Streaming SIMD Extensions. Intel AVX introduces the following architectural enhancements: </span>
<span id="ta_51" class="t s5_51">• </span><span id="tb_51" class="t s3_51">Support for 256-bit wide vectors and SIMD register set. </span>
<span id="tc_51" class="t s5_51">• </span><span id="td_51" class="t s3_51">256-bit floating-point instruction set enhancement with up to 2X performance gain relative to 128-bit </span>
<span id="te_51" class="t s3_51">Streaming SIMD extensions. </span>
<span id="tf_51" class="t s5_51">• </span><span id="tg_51" class="t s3_51">Instruction syntax support for generalized three-operand syntax to improve instruction programming flexibility </span>
<span id="th_51" class="t s3_51">and efficient encoding of new instruction extensions. </span>
<span id="ti_51" class="t s5_51">• </span><span id="tj_51" class="t s3_51">Enhancement of legacy 128-bit SIMD instruction extensions to support three operand syntax and to simplify </span>
<span id="tk_51" class="t s3_51">compiler vectorization of high-level language expressions. </span>
<span id="tl_51" class="t s5_51">• </span><span id="tm_51" class="t s3_51">Support flexible deployment of 256-bit AVX code, 128-bit AVX code, legacy 128-bit code and scalar code. </span>
<span id="tn_51" class="t s3_51">In addition to performance considerations, programmers should also be cognizant of the implications of VEX- </span>
<span id="to_51" class="t s3_51">encoded AVX instructions with the expectations of system software components that manage the processor state </span>
<span id="tp_51" class="t s3_51">components enabled by XCR0. For additional information see Section 2.3.10.1, “Vector Length Transition and </span>
<span id="tq_51" class="t s3_51">Programming Considerations” in Intel </span>
<span id="tr_51" class="t s4_51">® </span>
<span id="ts_51" class="t s3_51">64 and IA-32 Architectures Software Developer’s Manual, Volume 2A. </span>
<span id="tt_51" class="t s3_51">See also: </span>
<span id="tu_51" class="t s5_51">• </span><span id="tv_51" class="t s3_51">Section 5.4, “MMX Instructions,” and Chapter 9, “Programming with Intel® MMX™ Technology.” </span>
<span id="tw_51" class="t s5_51">• </span><span id="tx_51" class="t s3_51">Section 5.5, “Intel® SSE Instructions,” and Chapter 10, “Programming with Intel® Streaming SIMD Extensions </span>
<span id="ty_51" class="t s3_51">(Intel® SSE).” </span>
<span id="tz_51" class="t s5_51">• </span><span id="t10_51" class="t s3_51">Section 5.6, “Intel® SSE2 Instructions,” and Chapter 11, “Programming with Intel® Streaming SIMD </span>
<span id="t11_51" class="t s3_51">Extensions 2 (Intel® SSE2).” </span>
<span id="t12_51" class="t s5_51">• </span><span id="t13_51" class="t s3_51">Section 5.7, “Intel® SSE3 Instructions,” Section 5.8, “Supplemental Streaming SIMD Extensions 3 (SSSE3) </span>
<span id="t14_51" class="t s3_51">Instructions,” Section 5.9, “Intel® SSE4 Instructions,” and Chapter 12, “Programming with Intel® SSE3, </span>
<span id="t15_51" class="t s3_51">SSSE3, Intel® SSE4, and Intel® AES-NI.” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
