// Seed: 1732463722
module module_0;
  assign id_1 = 1 / 1;
  assign module_1.type_12 = 0;
  wire id_2;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input supply0 id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
macromodule module_2 ();
  reg id_1;
  assign id_1 = 1'b0;
  always @(negedge id_1 or posedge 1) id_1 <= id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wire id_0,
    output tri id_1,
    output supply0 id_2,
    input wand id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
  or primCall (id_1, id_3, id_5, id_6);
endmodule
