library IEEE;
use IEEE.STD_LOGIC_1164.all; 
 
entity RegisterN is
	generic(N        : integer := 8);
	port(clk         : in std_logic;
		  writeEnable : in std_logic;
		  dataIn      : in  std_logic_vector(7 downto 0);         
		  dataOut     : out std_logic_vector(7 downto 0)); 
end Register8;
 
architecture Behavioral of RegisterN is 

begin    
	process(clk)    
	begin
		if (rising_edge(clk)) then 
			if (wrEn = '1') then
				dataOut <= dataIn;
			end if;
		end if;    
	end process; 
end Behavioral;