{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523236052560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523236052560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 08 20:07:32 2018 " "Processing started: Sun Apr 08 20:07:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523236052560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523236052560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523236052560 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523236053073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tentmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file tentmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tentMap " "Found entity 1: tentMap" {  } { { "tentMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/tentMap.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tent TENT subkeyGenerator.sv(77) " "Verilog HDL Declaration information at subkeyGenerator.sv(77): object \"tent\" differs only in case from object \"TENT\" in the same scope" {  } { { "subkeyGenerator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/subkeyGenerator.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subkeygenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file subkeygenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subkeyGenerator " "Found entity 1: subkeyGenerator" {  } { { "subkeyGenerator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/subkeyGenerator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file quadmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadMap " "Found entity 1: quadMap" {  } { { "quadMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/quadMap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053182 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier80.sv(23) " "Verilog HDL information at multiplier80.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier80.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/multiplier80.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523236053198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier80.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier80.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier80 " "Found entity 1: multiplier80" {  } { { "multiplier80.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/multiplier80.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logisticmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file logisticmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logisticMap " "Found entity 1: logisticMap" {  } { { "logisticMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/logisticMap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bernmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file bernmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bernMap " "Found entity 1: bernMap" {  } { { "bernMap.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/bernMap.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/cam_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/cam_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc " "Found entity 1: cam_soc" {  } { { "cam_soc/synthesis/cam_soc.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/cam_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cam_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cam_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_irq_mapper " "Found entity 1: cam_soc_irq_mapper" {  } { { "cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0 " "Found entity 1: cam_soc_mm_interconnect_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cam_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053344 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cam_soc_mm_interconnect_0_rsp_mux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_mux " "Found entity 1: cam_soc_mm_interconnect_0_rsp_mux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: cam_soc_mm_interconnect_0_rsp_demux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_rsp_demux " "Found entity 1: cam_soc_mm_interconnect_0_rsp_demux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cam_soc_mm_interconnect_0_cmd_mux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_mux " "Found entity 1: cam_soc_mm_interconnect_0_cmd_mux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cam_soc_mm_interconnect_0_cmd_demux_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_cmd_demux " "Found entity 1: cam_soc_mm_interconnect_0_cmd_demux" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_003_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053453 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router_003 " "Found entity 2: cam_soc_mm_interconnect_0_router_003" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_002_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053469 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router_002 " "Found entity 2: cam_soc_mm_interconnect_0_router_002" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_001_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053486 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router_001 " "Found entity 2: cam_soc_mm_interconnect_0_router_001" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cam_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cam_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cam_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_mm_interconnect_0_router_default_decode " "Found entity 1: cam_soc_mm_interconnect_0_router_default_decode" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053490 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_mm_interconnect_0_router " "Found entity 2: cam_soc_mm_interconnect_0_router" {  } { { "cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cam_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cam_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_to_sw_sig " "Found entity 1: cam_soc_to_sw_sig" {  } { { "cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_to_sw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_to_sw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_to_sw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_to_sw_port " "Found entity 1: cam_soc_to_sw_port" {  } { { "cam_soc/synthesis/submodules/cam_soc_to_sw_port.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_to_sw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_to_hw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_to_hw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_to_hw_port " "Found entity 1: cam_soc_to_hw_port" {  } { { "cam_soc/synthesis/submodules/cam_soc_to_hw_port.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_to_hw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_sysid_qsys_0 " "Found entity 1: cam_soc_sysid_qsys_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_sdram_pll_dffpipe_l2c " "Found entity 1: cam_soc_sdram_pll_dffpipe_l2c" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053610 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_sdram_pll_stdsync_sv6 " "Found entity 2: cam_soc_sdram_pll_stdsync_sv6" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053610 ""} { "Info" "ISGN_ENTITY_NAME" "3 cam_soc_sdram_pll_altpll_lqa2 " "Found entity 3: cam_soc_sdram_pll_altpll_lqa2" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053610 ""} { "Info" "ISGN_ENTITY_NAME" "4 cam_soc_sdram_pll " "Found entity 4: cam_soc_sdram_pll" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cam_soc/synthesis/submodules/cam_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_sdram_input_efifo_module " "Found entity 1: cam_soc_sdram_input_efifo_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053623 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_sdram " "Found entity 2: cam_soc_sdram" {  } { { "cam_soc/synthesis/submodules/cam_soc_sdram.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_onchip_memory2_0 " "Found entity 1: cam_soc_onchip_memory2_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0 " "Found entity 1: cam_soc_nios2_qsys_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: cam_soc_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: cam_soc_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "3 cam_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: cam_soc_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "4 cam_soc_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: cam_soc_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "5 cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: cam_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "6 cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: cam_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "7 cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: cam_soc_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "8 cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: cam_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "9 cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: cam_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "10 cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cam_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "11 cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "12 cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "13 cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: cam_soc_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "14 cam_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: cam_soc_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "15 cam_soc_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: cam_soc_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "16 cam_soc_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: cam_soc_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "17 cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: cam_soc_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "18 cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: cam_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "19 cam_soc_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: cam_soc_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "20 cam_soc_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: cam_soc_nios2_qsys_0_cpu_nios2_oci" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""} { "Info" "ISGN_ENTITY_NAME" "21 cam_soc_nios2_qsys_0_cpu " "Found entity 21: cam_soc_nios2_qsys_0_cpu" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: cam_soc_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_nios2_qsys_0_cpu_test_bench " "Found entity 1: cam_soc_nios2_qsys_0_cpu_test_bench" {  } { { "cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_soc/synthesis/submodules/cam_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_led " "Found entity 1: cam_soc_led" {  } { { "cam_soc/synthesis/submodules/cam_soc_led.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: cam_soc_jtag_uart_0_sim_scfifo_w" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053747 ""} { "Info" "ISGN_ENTITY_NAME" "2 cam_soc_jtag_uart_0_scfifo_w " "Found entity 2: cam_soc_jtag_uart_0_scfifo_w" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053747 ""} { "Info" "ISGN_ENTITY_NAME" "3 cam_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: cam_soc_jtag_uart_0_sim_scfifo_r" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053747 ""} { "Info" "ISGN_ENTITY_NAME" "4 cam_soc_jtag_uart_0_scfifo_r " "Found entity 4: cam_soc_jtag_uart_0_scfifo_r" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053747 ""} { "Info" "ISGN_ENTITY_NAME" "5 cam_soc_jtag_uart_0 " "Found entity 5: cam_soc_jtag_uart_0" {  } { { "cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/cam_soc/synthesis/submodules/cam_soc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_test2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_test2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_test2 " "Found entity 1: testbench_test2" {  } { { "testbench_test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/testbench_test2.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  test2.sv(169) " "Verilog HDL syntax error at test2.sv(169) near text \")\"; mismatched closing parenthesis " {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 169 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"endmodule\" test2.sv(169) " "Verilog HDL syntax error at test2.sv(169) near text \")\";  expecting \"endmodule\"" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 169 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 test2.sv(54) " "Verilog HDL Declaration information at test2.sv(54): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN test2.sv(20) " "Verilog HDL Declaration information at test2.sv(20): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET test2.sv(18) " "Verilog HDL Declaration information at test2.sv(18): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "test test2.sv(17) " "Ignored design unit \"test\" at test2.sv(17) due to previous errors" {  } { { "test2.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/test2.sv" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.sv 0 0 " "Found 0 design units, including 0 entities, in source file test2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053757 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SCCB_master.sv(119) " "Verilog HDL information at SCCB_master.sv(119): always construct contains both blocking and non-blocking assignments" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/SCCB_master.sv" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523236053773 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SCCB_master.sv(466) " "Verilog HDL syntax warning at SCCB_master.sv(466): extra block comment delimiter characters /* within block comment" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/SCCB_master.sv" 466 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1523236053773 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SCCB_master.sv(130) " "Verilog HDL information at SCCB_master.sv(130): always construct contains both blocking and non-blocking assignments" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/SCCB_master.sv" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523236053774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCCB_Run Sccb_run SCCB_master.sv(14) " "Verilog HDL Declaration information at SCCB_master.sv(14): object \"SCCB_Run\" differs only in case from object \"Sccb_run\" in the same scope" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/SCCB_master.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccb_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file sccb_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SCCB_master " "Found entity 1: SCCB_master" {  } { { "SCCB_master.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/SCCB_master.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053774 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(28) " "Verilog HDL warning at HexDriver.sv(28): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/HexDriver.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1523236053785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/HexDriver.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Image_mod.sv(245) " "Verilog HDL information at Image_mod.sv(245): always construct contains both blocking and non-blocking assignments" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/Image_mod.sv" 245 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523236053793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Image_mod.sv(341) " "Verilog HDL information at Image_mod.sv(341): always construct contains both blocking and non-blocking assignments" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/Image_mod.sv" 341 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523236053793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN Image_mod.sv(21) " "Verilog HDL Declaration information at Image_mod.sv(21): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/Image_mod.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523236053793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Input " "Found entity 1: Image_Input" {  } { { "Image_mod.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/Image_mod.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdom_dump.sv 0 0 " "Found 0 design units, including 0 entities, in source file ramdom_dump.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053796 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Key_Receiver.sv(22) " "Verilog HDL information at Key_Receiver.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/Key_Receiver.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523236053803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Receiver " "Found entity 1: Key_Receiver" {  } { { "Key_Receiver.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/Key_Receiver.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.v" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/VRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053807 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "encryptor.sv(18) " "Verilog HDL Event Control warning at encryptor.sv(18): Event Control contains a complex event expression" {  } { { "encryptor.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/encryptor.sv" 18 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1523236053808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encryptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file encryptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encryptor " "Found entity 1: encryptor" {  } { { "encryptor.sv" "" { Text "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/encryptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523236053808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523236053808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/jihoon/Desktop/bckup - Copy/FPGA_VideoEncryption/395Project_Codes_Quartusii/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523236053855 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523236054314 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 08 20:07:34 2018 " "Processing ended: Sun Apr 08 20:07:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523236054314 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523236054314 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523236054314 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523236054314 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523236054901 ""}
