# RISCV Z3 CPU #

RISCV Z3 CPU supports currently only riscv32-imcb instruction set architecture and is implemented with 3-stage pipeline and Harvard bus architecture.

## Dhrystone Benchmark ##
| Cycles | Dhrystone/s/MHz | DMIPS/s/MHz | Iteration |
| ------ | --------------- | ----------- | --------- |
|    354 |            2823 |        1.61 |      1000 |

## Coremark Benchmark ##
| Cycles | Iteration/s/MHz | Iteration |
| ------ | --------------- | --------- |
| 311410 |            3.21 |        10 |

Documentation will be expanded in the future.
