{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 01:26:40 2019 " "Info: Processing started: Tue Oct 29 01:26:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-a_top " "Info: Found design unit 1: TOP-a_top" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Info: Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "STRUCT.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file STRUCT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STRUCT " "Info: Found design unit 1: STRUCT" {  } { { "STRUCT.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STRUCT.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 STRUCT-body " "Info: Found design unit 2: STRUCT-body" {  } { { "STRUCT.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STRUCT.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SMG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SMG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SMG-smg0 " "Info: Found design unit 1: SMG-smg0" {  } { { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SMG " "Info: Found entity 1: SMG" {  } { { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BEEP.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BEEP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEEP-behavioral " "Info: Found design unit 1: BEEP-behavioral" {  } { { "BEEP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/BEEP.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BEEP " "Info: Found entity 1: BEEP" {  } { { "BEEP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/BEEP.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-a " "Info: Found design unit 1: LCD-a" {  } { { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKD-a " "Info: Found design unit 1: CLKD-a" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLKD " "Info: Found entity 1: CLKD" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DZ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DZ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DZ-one " "Info: Found design unit 1: DZ-one" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DZ " "Info: Found entity 1: DZ" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KEY.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file KEY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY-a " "Info: Found design unit 1: KEY-a" {  } { { "KEY.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/KEY.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KEY " "Info: Found entity 1: KEY" {  } { { "KEY.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/KEY.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "STATE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file STATE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STATE-behavioral " "Info: Found design unit 1: STATE-behavioral" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 STATE " "Info: Found entity 1: STATE" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Info: Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMG SMG:u1 " "Info: Elaborating entity \"SMG\" for hierarchy \"SMG:u1\"" {  } { { "TOP.vhd" "u1" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DZ DZ:u2 " "Info: Elaborating entity \"DZ\" for hierarchy \"DZ:u2\"" {  } { { "TOP.vhd" "u2" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(48) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(48): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_cnt DZ.vhd(61) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(61): signal \"p_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(62) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(62): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_cnt DZ.vhd(74) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(74): signal \"p_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(75) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(75): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_cnt DZ.vhd(87) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(87): signal \"p_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(88) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(88): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_cnt DZ.vhd(100) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(100): signal \"c_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(101) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(101): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_cnt DZ.vhd(113) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(113): signal \"c_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(114) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(114): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_cnt DZ.vhd(126) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(126): signal \"c_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(127) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(127): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_r DZ.vhd(37) " "Warning (10631): VHDL Process Statement warning at DZ.vhd(37): inferring latch(es) for signal or variable \"col_r\", which holds its previous value in one or more paths through the process" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row DZ.vhd(37) " "Warning (10631): VHDL Process Statement warning at DZ.vhd(37): inferring latch(es) for signal or variable \"row\", which holds its previous value in one or more paths through the process" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_g DZ.vhd(37) " "Warning (10631): VHDL Process Statement warning at DZ.vhd(37): inferring latch(es) for signal or variable \"col_g\", which holds its previous value in one or more paths through the process" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_g\[0\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_g\[1\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_g\[2\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_g\[3\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_g\[4\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_g\[5\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_g\[6\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_g\[7\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] DZ.vhd(37) " "Info (10041): Inferred latch for \"row\[0\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] DZ.vhd(37) " "Info (10041): Inferred latch for \"row\[1\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] DZ.vhd(37) " "Info (10041): Inferred latch for \"row\[2\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] DZ.vhd(37) " "Info (10041): Inferred latch for \"row\[3\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] DZ.vhd(37) " "Info (10041): Inferred latch for \"row\[4\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] DZ.vhd(37) " "Info (10041): Inferred latch for \"row\[5\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] DZ.vhd(37) " "Info (10041): Inferred latch for \"row\[6\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] DZ.vhd(37) " "Info (10041): Inferred latch for \"row\[7\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_r\[0\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_r\[1\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_r\[2\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_r\[3\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_r\[4\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_r\[5\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_r\[6\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] DZ.vhd(37) " "Info (10041): Inferred latch for \"col_r\[7\]\" at DZ.vhd(37)" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEEP BEEP:u3 " "Info: Elaborating entity \"BEEP\" for hierarchy \"BEEP:u3\"" {  } { { "TOP.vhd" "u3" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:u4 " "Info: Elaborating entity \"LCD\" for hierarchy \"LCD:u4\"" {  } { { "TOP.vhd" "u4" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY KEY:u5 " "Info: Elaborating entity \"KEY\" for hierarchy \"KEY:u5\"" {  } { { "TOP.vhd" "u5" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coltmp KEY.vhd(37) " "Warning (10492): VHDL Process Statement warning at KEY.vhd(37): signal \"coltmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KEY.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/KEY.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inclk KEY.vhd(41) " "Warning (10492): VHDL Process Statement warning at KEY.vhd(41): signal \"inclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KEY.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/KEY.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKD CLKD:u6 " "Info: Elaborating entity \"CLKD\" for hierarchy \"CLKD:u6\"" {  } { { "TOP.vhd" "u6" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATE STATE:u7 " "Info: Elaborating entity \"STATE\" for hierarchy \"STATE:u7\"" {  } { { "TOP.vhd" "u7" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear STATE.vhd(58) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(58): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear STATE.vhd(83) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(83): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear STATE.vhd(99) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(99): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_recording STATE.vhd(108) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(108): signal \"num_recording\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "now_recording STATE.vhd(108) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(108): signal \"now_recording\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher_lenth STATE.vhd(193) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(193): signal \"four_cipher_lenth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(196) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(196): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(199) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(199): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(202) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(202): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(204) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(204): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(205) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(205): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(207) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(207): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(208) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(208): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(210) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(210): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four_cipher STATE.vhd(211) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(211): signal \"four_cipher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "issmg STATE.vhd(97) " "Warning (10631): VHDL Process Statement warning at STATE.vhd(97): inferring latch(es) for signal or variable \"issmg\", which holds its previous value in one or more paths through the process" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear STATE.vhd(230) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(230): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk STATE.vhd(236) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(236): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[8\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[8\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[8\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[8\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[8\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[8\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[8\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[8\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[7\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[7\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[7\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[7\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[7\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[7\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[7\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[7\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[6\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[6\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[6\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[6\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[6\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[6\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[6\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[6\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[5\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[5\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[5\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[5\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[5\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[5\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[5\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[5\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[4\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[4\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[4\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[4\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[4\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[4\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[4\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[4\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[3\]\[0\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[3\]\[0\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[3\]\[1\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[3\]\[1\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[3\]\[2\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[3\]\[2\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "issmg\[3\]\[3\] STATE.vhd(97) " "Info (10041): Inferred latch for \"issmg\[3\]\[3\]\" at STATE.vhd(97)" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "four_cipher " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"four_cipher\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div0\"" {  } { { "LCD.vhd" "Div0" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 52 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div1\"" {  } { { "LCD.vhd" "Div1" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 54 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div2\"" {  } { { "LCD.vhd" "Div2" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 59 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div3\"" {  } { { "LCD.vhd" "Div3" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 61 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:u4\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"LCD:u4\|lpm_divide:Div0\"" {  } { { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:u4\|lpm_divide:Div0 " "Info: Instantiated megafunction \"LCD:u4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Info: Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/lpm_divide_ovl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Info: Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/alt_u_div_die.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "DZ:u2\|col_g\[5\] DZ:u2\|col_g\[4\] " "Info: Duplicate LATCH primitive \"DZ:u2\|col_g\[5\]\" merged with LATCH primitive \"DZ:u2\|col_g\[4\]\"" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "DZ:u2\|col_g\[6\] DZ:u2\|col_g\[4\] " "Info: Duplicate LATCH primitive \"DZ:u2\|col_g\[6\]\" merged with LATCH primitive \"DZ:u2\|col_g\[4\]\"" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[0\] " "Warning: Latch DZ:u2\|row\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[1\] " "Warning: Latch DZ:u2\|row\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[2\] " "Warning: Latch DZ:u2\|row\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[3\] " "Warning: Latch DZ:u2\|row\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[4\] " "Warning: Latch DZ:u2\|row\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[5\] " "Warning: Latch DZ:u2\|row\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[6\] " "Warning: Latch DZ:u2\|row\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[7\] " "Warning: Latch DZ:u2\|row\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[2\] " "Warning: Latch DZ:u2\|col_r\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[3\] " "Warning: Latch DZ:u2\|col_r\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[4\] " "Warning: Latch DZ:u2\|col_r\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[1\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[5\] " "Warning: Latch DZ:u2\|col_r\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[6\] " "Warning: Latch DZ:u2\|col_r\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|p_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|p_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[1\] " "Warning: Latch DZ:u2\|col_g\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|c_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|c_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[2\] " "Warning: Latch DZ:u2\|col_g\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|c_cnt\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|c_cnt\[1\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[3\] " "Warning: Latch DZ:u2\|col_g\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|c_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|c_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[4\] " "Warning: Latch DZ:u2\|col_g\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DZ:u2\|c_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DZ:u2\|c_cnt\[0\]" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[5\]\[0\] " "Warning: Latch STATE:u7\|issmg\[5\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[5\]\[1\] " "Warning: Latch STATE:u7\|issmg\[5\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[5\]\[2\] " "Warning: Latch STATE:u7\|issmg\[5\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[5\]\[3\] " "Warning: Latch STATE:u7\|issmg\[5\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[3\]\[0\] " "Warning: Latch STATE:u7\|issmg\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[3\]\[1\] " "Warning: Latch STATE:u7\|issmg\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[3\]\[2\] " "Warning: Latch STATE:u7\|issmg\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[3\]\[3\] " "Warning: Latch STATE:u7\|issmg\[3\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[7\]\[0\] " "Warning: Latch STATE:u7\|issmg\[7\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[7\]\[1\] " "Warning: Latch STATE:u7\|issmg\[7\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[7\]\[2\] " "Warning: Latch STATE:u7\|issmg\[7\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[7\]\[3\] " "Warning: Latch STATE:u7\|issmg\[7\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[4\]\[0\] " "Warning: Latch STATE:u7\|issmg\[4\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[4\]\[1\] " "Warning: Latch STATE:u7\|issmg\[4\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[4\]\[2\] " "Warning: Latch STATE:u7\|issmg\[4\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[4\]\[3\] " "Warning: Latch STATE:u7\|issmg\[4\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[6\]\[0\] " "Warning: Latch STATE:u7\|issmg\[6\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[6\]\[1\] " "Warning: Latch STATE:u7\|issmg\[6\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[6\]\[2\] " "Warning: Latch STATE:u7\|issmg\[6\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[6\]\[3\] " "Warning: Latch STATE:u7\|issmg\[6\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[8\]\[0\] " "Warning: Latch STATE:u7\|issmg\[8\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[8\]\[1\] " "Warning: Latch STATE:u7\|issmg\[8\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[8\]\[2\] " "Warning: Latch STATE:u7\|issmg\[8\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "STATE:u7\|issmg\[8\]\[3\] " "Warning: Latch STATE:u7\|issmg\[8\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|state.ADMIN " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|state.ADMIN" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dzcolgre_out\[0\] GND " "Warning (13410): Pin \"dzcolgre_out\[0\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dzcolgre_out\[7\] GND " "Warning (13410): Pin \"dzcolgre_out\[7\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RW_out GND " "Warning (13410): Pin \"RW_out\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } {  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 17 " "Info: 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.one " "Info: Register \"STATE:u7\|\\pstate:key_value.one\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.two " "Info: Register \"STATE:u7\|\\pstate:key_value.two\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.three " "Info: Register \"STATE:u7\|\\pstate:key_value.three\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.four " "Info: Register \"STATE:u7\|\\pstate:key_value.four\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.five " "Info: Register \"STATE:u7\|\\pstate:key_value.five\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.six " "Info: Register \"STATE:u7\|\\pstate:key_value.six\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.seven " "Info: Register \"STATE:u7\|\\pstate:key_value.seven\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.eight " "Info: Register \"STATE:u7\|\\pstate:key_value.eight\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.nine " "Info: Register \"STATE:u7\|\\pstate:key_value.nine\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.zero " "Info: Register \"STATE:u7\|\\pstate:key_value.zero\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.enter " "Info: Register \"STATE:u7\|\\pstate:key_value.enter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.del " "Info: Register \"STATE:u7\|\\pstate:key_value.del\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.choose " "Info: Register \"STATE:u7\|\\pstate:key_value.choose\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.add " "Info: Register \"STATE:u7\|\\pstate:key_value.add\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.modify " "Info: Register \"STATE:u7\|\\pstate:key_value.modify\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.recording " "Info: Register \"STATE:u7\|\\pstate:key_value.recording\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.nothing " "Info: Register \"STATE:u7\|\\pstate:key_value.nothing\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1490 " "Info: Implemented 1490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Info: Implemented 63 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1420 " "Info: Implemented 1420 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 01:26:47 2019 " "Info: Processing ended: Tue Oct 29 01:26:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 01:26:47 2019 " "Info: Processing started: Tue Oct 29 01:26:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TOP -c TOP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"TOP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLKD:u6\|clk_1k Global clock " "Info: Automatically promoted some destinations of signal \"CLKD:u6\|clk_1k\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "E_out " "Info: Destination \"E_out\" may be non-global or may not use global clock" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 19 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLKD:u6\|clk_1k " "Info: Destination \"CLKD:u6\|clk_1k\" may be non-global or may not use global clock" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "STATE:u7\|Selector155~1 Global clock " "Info: Automatically promoted signal \"STATE:u7\|Selector155~1\" to use Global clock" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLKD:u6\|clk_1 Global clock " "Info: Automatically promoted some destinations of signal \"CLKD:u6\|clk_1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLKD:u6\|clk_1 " "Info: Destination \"CLKD:u6\|clk_1\" may be non-global or may not use global clock" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "menuled_out " "Warning: Node \"menuled_out\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "menuled_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Info: Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 0 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Info: Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "menuled_out " "Warning: Node \"menuled_out\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "menuled_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "35.625 ns register register " "Info: Estimated most critical path is register to register delay of 35.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|\\ptime:s\[3\] 1 REG LAB_X13_Y8 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y8; Fanout = 16; REG Node = 'STATE:u7\|\\ptime:s\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|\ptime:s[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.978 ns) 1.928 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 2 COMB LAB_X13_Y8 1 " "Info: 2: + IC(0.950 ns) + CELL(0.978 ns) = 1.928 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { STATE:u7|\ptime:s[3] LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.743 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 3 COMB LAB_X13_Y8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.743 ns; Loc. = LAB_X13_Y8; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.978 ns) 5.561 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15 4 COMB LAB_X16_Y8 2 " "Info: 4: + IC(1.840 ns) + CELL(0.978 ns) = 5.561 ns; Loc. = LAB_X16_Y8; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.684 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13 5 COMB LAB_X16_Y8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.684 ns; Loc. = LAB_X16_Y8; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.807 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11 6 COMB LAB_X16_Y8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.807 ns; Loc. = LAB_X16_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.622 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8 7 COMB LAB_X16_Y8 10 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 6.622 ns; Loc. = LAB_X16_Y8; Fanout = 10; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.702 ns) + CELL(0.200 ns) 9.524 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[18\]~21 8 COMB LAB_X11_Y8 2 " "Info: 8: + IC(2.702 ns) + CELL(0.200 ns) = 9.524 ns; Loc. = LAB_X11_Y8; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[18\]~21'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~21 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/alt_u_div_die.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.978 ns) 12.370 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13 9 COMB LAB_X15_Y8 1 " "Info: 9: + IC(1.868 ns) + CELL(0.978 ns) = 12.370 ns; Loc. = LAB_X15_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~21 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.185 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10 10 COMB LAB_X15_Y8 10 " "Info: 10: + IC(0.000 ns) + CELL(0.815 ns) = 13.185 ns; Loc. = LAB_X15_Y8; Fanout = 10; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.200 ns) 14.444 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[20\]~14 11 COMB LAB_X15_Y8 2 " "Info: 11: + IC(1.059 ns) + CELL(0.200 ns) = 14.444 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[20\]~14'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/alt_u_div_die.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.978 ns) 16.595 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~19 12 COMB LAB_X14_Y8 1 " "Info: 12: + IC(1.173 ns) + CELL(0.978 ns) = 16.595 ns; Loc. = LAB_X14_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 16.718 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17 13 COMB LAB_X14_Y8 1 " "Info: 13: + IC(0.000 ns) + CELL(0.123 ns) = 16.718 ns; Loc. = LAB_X14_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 16.841 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~15 14 COMB LAB_X14_Y8 1 " "Info: 14: + IC(0.000 ns) + CELL(0.123 ns) = 16.841 ns; Loc. = LAB_X14_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 16.964 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~13 15 COMB LAB_X14_Y8 1 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 16.964 ns; Loc. = LAB_X14_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 17.779 ns LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~10 16 COMB LAB_X14_Y8 3 " "Info: 16: + IC(0.000 ns) + CELL(0.815 ns) = 17.779 ns; Loc. = LAB_X14_Y8; Fanout = 3; COMB Node = 'LCD:u4\|lpm_divide:Div1\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.914 ns) 20.110 ns LCD:u4\|Add1~9 17 COMB LAB_X14_Y6 3 " "Info: 17: + IC(1.417 ns) + CELL(0.914 ns) = 20.110 ns; Loc. = LAB_X14_Y6; Fanout = 3; COMB Node = 'LCD:u4\|Add1~9'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 LCD:u4|Add1~9 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 21.861 ns LCD:u4\|Add1~2 18 COMB LAB_X14_Y6 2 " "Info: 18: + IC(0.773 ns) + CELL(0.978 ns) = 21.861 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'LCD:u4\|Add1~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { LCD:u4|Add1~9 LCD:u4|Add1~2 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 22.676 ns LCD:u4\|Add1~3 19 COMB LAB_X14_Y6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.815 ns) = 22.676 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'LCD:u4\|Add1~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|Add1~2 LCD:u4|Add1~3 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.914 ns) 24.258 ns LCD:u4\|data~49 20 COMB LAB_X15_Y6 1 " "Info: 20: + IC(0.668 ns) + CELL(0.914 ns) = 24.258 ns; Loc. = LAB_X15_Y6; Fanout = 1; COMB Node = 'LCD:u4\|data~49'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { LCD:u4|Add1~3 LCD:u4|data~49 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 25.441 ns LCD:u4\|data~50 21 COMB LAB_X15_Y6 1 " "Info: 21: + IC(0.269 ns) + CELL(0.914 ns) = 25.441 ns; Loc. = LAB_X15_Y6; Fanout = 1; COMB Node = 'LCD:u4\|data~50'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~49 LCD:u4|data~50 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 26.624 ns LCD:u4\|data~52 22 COMB LAB_X15_Y6 1 " "Info: 22: + IC(0.443 ns) + CELL(0.740 ns) = 26.624 ns; Loc. = LAB_X15_Y6; Fanout = 1; COMB Node = 'LCD:u4\|data~52'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~50 LCD:u4|data~52 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.511 ns) 28.206 ns LCD:u4\|data~53 23 COMB LAB_X16_Y6 1 " "Info: 23: + IC(1.071 ns) + CELL(0.511 ns) = 28.206 ns; Loc. = LAB_X16_Y6; Fanout = 1; COMB Node = 'LCD:u4\|data~53'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { LCD:u4|data~52 LCD:u4|data~53 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 29.389 ns LCD:u4\|data~54 24 COMB LAB_X16_Y6 3 " "Info: 24: + IC(0.443 ns) + CELL(0.740 ns) = 29.389 ns; Loc. = LAB_X16_Y6; Fanout = 3; COMB Node = 'LCD:u4\|data~54'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~53 LCD:u4|data~54 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 30.572 ns LCD:u4\|data~55 25 COMB LAB_X16_Y6 1 " "Info: 25: + IC(0.443 ns) + CELL(0.740 ns) = 30.572 ns; Loc. = LAB_X16_Y6; Fanout = 1; COMB Node = 'LCD:u4\|data~55'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~54 LCD:u4|data~55 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 31.755 ns LCD:u4\|data~59 26 COMB LAB_X16_Y6 1 " "Info: 26: + IC(0.269 ns) + CELL(0.914 ns) = 31.755 ns; Loc. = LAB_X16_Y6; Fanout = 1; COMB Node = 'LCD:u4\|data~59'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~55 LCD:u4|data~59 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 32.938 ns LCD:u4\|data~60 27 COMB LAB_X16_Y6 1 " "Info: 27: + IC(0.672 ns) + CELL(0.511 ns) = 32.938 ns; Loc. = LAB_X16_Y6; Fanout = 1; COMB Node = 'LCD:u4\|data~60'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~59 LCD:u4|data~60 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 34.121 ns LCD:u4\|data~62 28 COMB LAB_X16_Y6 1 " "Info: 28: + IC(0.443 ns) + CELL(0.740 ns) = 34.121 ns; Loc. = LAB_X16_Y6; Fanout = 1; COMB Node = 'LCD:u4\|data~62'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~60 LCD:u4|data~62 } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(1.061 ns) 35.625 ns LCD:u4\|data\[2\] 29 REG LAB_X16_Y6 3 " "Info: 29: + IC(0.443 ns) + CELL(1.061 ns) = 35.625 ns; Loc. = LAB_X16_Y6; Fanout = 3; REG Node = 'LCD:u4\|data\[2\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { LCD:u4|data~62 LCD:u4|data[2] } "NODE_NAME" } } { "LCD.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.679 ns ( 52.43 % ) " "Info: Total cell delay = 18.679 ns ( 52.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.946 ns ( 47.57 % ) " "Info: Total interconnect delay = 16.946 ns ( 47.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "35.625 ns" { STATE:u7|\ptime:s[3] LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~21 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div1|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 LCD:u4|Add1~9 LCD:u4|Add1~2 LCD:u4|Add1~3 LCD:u4|data~49 LCD:u4|data~50 LCD:u4|data~52 LCD:u4|data~53 LCD:u4|data~54 LCD:u4|data~55 LCD:u4|data~59 LCD:u4|data~60 LCD:u4|data~62 LCD:u4|data[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "60 4357 " "Info: 60 (of 4357) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "35 " "Info: Average interconnect usage is 35% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 36% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dzcolgre_out\[0\] GND " "Info: Pin dzcolgre_out\[0\] has GND driving its datain port" {  } { { "d:/quartus 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus 9.0/quartus/bin/pin_planner.ppl" { dzcolgre_out[0] } } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "dzcolgre_out\[0\]" } } } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 18 -1 0 } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzcolgre_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dzcolgre_out\[7\] GND " "Info: Pin dzcolgre_out\[7\] has GND driving its datain port" {  } { { "d:/quartus 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus 9.0/quartus/bin/pin_planner.ppl" { dzcolgre_out[7] } } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "dzcolgre_out\[7\]" } } } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 18 -1 0 } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzcolgre_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RW_out GND " "Info: Pin RW_out has GND driving its datain port" {  } { { "d:/quartus 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus 9.0/quartus/bin/pin_planner.ppl" { RW_out } } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RW_out" } } } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 19 -1 0 } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.fit.smsg " "Info: Generated suppressed messages file E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 01:26:55 2019 " "Info: Processing ended: Tue Oct 29 01:26:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 01:26:55 2019 " "Info: Processing started: Tue Oct 29 01:26:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TOP -c TOP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 01:26:56 2019 " "Info: Processing ended: Tue Oct 29 01:26:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 01:26:57 2019 " "Info: Processing started: Tue Oct 29 01:26:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[0\] " "Warning: Node \"DZ:u2\|row\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[1\] " "Warning: Node \"DZ:u2\|row\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[2\] " "Warning: Node \"DZ:u2\|row\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[3\] " "Warning: Node \"DZ:u2\|row\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[4\] " "Warning: Node \"DZ:u2\|row\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[5\] " "Warning: Node \"DZ:u2\|row\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[6\] " "Warning: Node \"DZ:u2\|row\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[7\] " "Warning: Node \"DZ:u2\|row\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[0\] " "Warning: Node \"DZ:u2\|col_r\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[1\] " "Warning: Node \"DZ:u2\|col_r\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[2\] " "Warning: Node \"DZ:u2\|col_r\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[3\] " "Warning: Node \"DZ:u2\|col_r\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[4\] " "Warning: Node \"DZ:u2\|col_r\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[5\] " "Warning: Node \"DZ:u2\|col_r\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[6\] " "Warning: Node \"DZ:u2\|col_r\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[7\] " "Warning: Node \"DZ:u2\|col_r\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[1\] " "Warning: Node \"DZ:u2\|col_g\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[2\] " "Warning: Node \"DZ:u2\|col_g\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[3\] " "Warning: Node \"DZ:u2\|col_g\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[4\] " "Warning: Node \"DZ:u2\|col_g\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux29~0 " "Info: Detected gated clock \"STATE:u7\|Mux29~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux29~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux30~0 " "Info: Detected gated clock \"STATE:u7\|Mux30~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux30~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux31~0 " "Info: Detected gated clock \"STATE:u7\|Mux31~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|row\[7\]~47 " "Info: Detected gated clock \"DZ:u2\|row\[7\]~47\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|row\[7\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|row\[7\]~53 " "Info: Detected gated clock \"DZ:u2\|row\[7\]~53\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|row\[7\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|Equal3~0 " "Info: Detected gated clock \"DZ:u2\|Equal3~0\" as buffer" {  } { { "d:/quartus 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|Equal8~0 " "Info: Detected gated clock \"DZ:u2\|Equal8~0\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 113 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|c_cnt\[1\] " "Info: Detected ripple clock \"DZ:u2\|c_cnt\[1\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|c_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|c_cnt\[0\] " "Info: Detected ripple clock \"DZ:u2\|c_cnt\[0\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|c_cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1 " "Info: Detected ripple clock \"CLKD:u6\|clk_1\" as buffer" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 32 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|p_cnt\[1\] " "Info: Detected ripple clock \"DZ:u2\|p_cnt\[1\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|p_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|p_cnt\[0\] " "Info: Detected ripple clock \"DZ:u2\|p_cnt\[0\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|p_cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux30~1 " "Info: Detected gated clock \"STATE:u7\|Mux30~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux30~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux31~1 " "Info: Detected gated clock \"STATE:u7\|Mux31~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux31~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux29~1 " "Info: Detected gated clock \"STATE:u7\|Mux29~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux29~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Selector155~1 " "Info: Detected gated clock \"STATE:u7\|Selector155~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Selector155~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|now_user\[1\] " "Info: Detected ripple clock \"STATE:u7\|now_user\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|now_user\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|now_user\[0\] " "Info: Detected ripple clock \"STATE:u7\|now_user\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|now_user\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[0\] " "Info: Detected ripple clock \"STATE:u7\|islock\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[1\] " "Info: Detected ripple clock \"STATE:u7\|islock\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|state.ADMIN " "Info: Detected ripple clock \"STATE:u7\|state.ADMIN\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|state.ADMIN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1k " "Info: Detected ripple clock \"CLKD:u6\|clk_1k\" as buffer" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register STATE:u7\|issmg\[5\]\[3\] register SMG:u1\|b\[5\] 22.19 MHz 45.056 ns Internal " "Info: Clock \"clk\" has Internal fmax of 22.19 MHz between source register \"STATE:u7\|issmg\[5\]\[3\]\" and destination register \"SMG:u1\|b\[5\]\" (period= 45.056 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.629 ns + Longest register register " "Info: + Longest register to register delay is 8.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|issmg\[5\]\[3\] 1 REG LC_X6_Y4_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 7; REG Node = 'STATE:u7\|issmg\[5\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|issmg[5][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.914 ns) 1.710 ns SMG:u1\|Mux29~0 2 COMB LC_X6_Y4_N5 1 " "Info: 2: + IC(0.796 ns) + CELL(0.914 ns) = 1.710 ns; Loc. = LC_X6_Y4_N5; Fanout = 1; COMB Node = 'SMG:u1\|Mux29~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { STATE:u7|issmg[5][3] SMG:u1|Mux29~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.200 ns) 3.791 ns SMG:u1\|Mux65~0 3 COMB LC_X7_Y5_N8 1 " "Info: 3: + IC(1.881 ns) + CELL(0.200 ns) = 3.791 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { SMG:u1|Mux29~0 SMG:u1|Mux65~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.200 ns) 5.129 ns SMG:u1\|Mux65~1 4 COMB LC_X6_Y5_N2 1 " "Info: 4: + IC(1.138 ns) + CELL(0.200 ns) = 5.129 ns; Loc. = LC_X6_Y5_N2; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { SMG:u1|Mux65~0 SMG:u1|Mux65~1 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.511 ns) 6.820 ns SMG:u1\|Mux65~2 5 COMB LC_X5_Y5_N2 1 " "Info: 5: + IC(1.180 ns) + CELL(0.511 ns) = 6.820 ns; Loc. = LC_X5_Y5_N2; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { SMG:u1|Mux65~1 SMG:u1|Mux65~2 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.200 ns) 7.733 ns SMG:u1\|Mux65~3 6 COMB LC_X5_Y5_N8 1 " "Info: 6: + IC(0.713 ns) + CELL(0.200 ns) = 7.733 ns; Loc. = LC_X5_Y5_N8; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { SMG:u1|Mux65~2 SMG:u1|Mux65~3 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 8.629 ns SMG:u1\|b\[5\] 7 REG LC_X5_Y5_N9 1 " "Info: 7: + IC(0.305 ns) + CELL(0.591 ns) = 8.629 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.616 ns ( 30.32 % ) " "Info: Total cell delay = 2.616 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.013 ns ( 69.68 % ) " "Info: Total interconnect delay = 6.013 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { STATE:u7|issmg[5][3] SMG:u1|Mux29~0 SMG:u1|Mux65~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { STATE:u7|issmg[5][3] {} SMG:u1|Mux29~0 {} SMG:u1|Mux65~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 0.796ns 1.881ns 1.138ns 1.180ns 0.713ns 0.305ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-13.566 ns - Smallest " "Info: - Smallest clock skew is -13.566 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.136 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns SMG:u1\|b\[5\] 3 REG LC_X5_Y5_N9 1 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.702 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 21.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns STATE:u7\|now_user\[1\] 3 REG LC_X7_Y7_N4 42 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X7_Y7_N4; Fanout = 42; REG Node = 'STATE:u7\|now_user\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k STATE:u7|now_user[1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.666 ns) + CELL(0.914 ns) 12.092 ns STATE:u7\|Mux31~0 4 COMB LC_X11_Y7_N7 1 " "Info: 4: + IC(2.666 ns) + CELL(0.914 ns) = 12.092 ns; Loc. = LC_X11_Y7_N7; Fanout = 1; COMB Node = 'STATE:u7\|Mux31~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { STATE:u7|now_user[1] STATE:u7|Mux31~0 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.200 ns) 14.053 ns STATE:u7\|Mux31~1 5 COMB LC_X8_Y7_N9 24 " "Info: 5: + IC(1.761 ns) + CELL(0.200 ns) = 14.053 ns; Loc. = LC_X8_Y7_N9; Fanout = 24; COMB Node = 'STATE:u7\|Mux31~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { STATE:u7|Mux31~0 STATE:u7|Mux31~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.740 ns) 17.289 ns STATE:u7\|Selector155~1 6 COMB LC_X12_Y3_N3 24 " "Info: 6: + IC(2.496 ns) + CELL(0.740 ns) = 17.289 ns; Loc. = LC_X12_Y3_N3; Fanout = 24; COMB Node = 'STATE:u7\|Selector155~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.236 ns" { STATE:u7|Mux31~1 STATE:u7|Selector155~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.902 ns) + CELL(0.511 ns) 21.702 ns STATE:u7\|issmg\[5\]\[3\] 7 REG LC_X6_Y4_N3 7 " "Info: 7: + IC(3.902 ns) + CELL(0.511 ns) = 21.702 ns; Loc. = LC_X6_Y4_N3; Fanout = 7; REG Node = 'STATE:u7\|issmg\[5\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.413 ns" { STATE:u7|Selector155~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.116 ns ( 28.18 % ) " "Info: Total cell delay = 6.116 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.586 ns ( 71.82 % ) " "Info: Total interconnect delay = 15.586 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.702 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.702 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[5][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.902ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.702 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.702 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[5][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.902ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { STATE:u7|issmg[5][3] SMG:u1|Mux29~0 SMG:u1|Mux65~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { STATE:u7|issmg[5][3] {} SMG:u1|Mux29~0 {} SMG:u1|Mux65~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 0.796ns 1.881ns 1.138ns 1.180ns 0.713ns 0.305ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.702 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[5][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.702 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[5][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.902ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "STATE:u7\|now_input\[6\]\[3\] STATE:u7\|issmg\[8\]\[3\] clk 8.722 ns " "Info: Found hold time violation between source  pin or register \"STATE:u7\|now_input\[6\]\[3\]\" and destination pin or register \"STATE:u7\|issmg\[8\]\[3\]\" for clock \"clk\" (Hold time is 8.722 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.620 ns + Largest " "Info: + Largest clock skew is 13.620 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.756 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns STATE:u7\|now_user\[1\] 3 REG LC_X7_Y7_N4 42 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X7_Y7_N4; Fanout = 42; REG Node = 'STATE:u7\|now_user\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k STATE:u7|now_user[1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.666 ns) + CELL(0.914 ns) 12.092 ns STATE:u7\|Mux31~0 4 COMB LC_X11_Y7_N7 1 " "Info: 4: + IC(2.666 ns) + CELL(0.914 ns) = 12.092 ns; Loc. = LC_X11_Y7_N7; Fanout = 1; COMB Node = 'STATE:u7\|Mux31~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { STATE:u7|now_user[1] STATE:u7|Mux31~0 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.200 ns) 14.053 ns STATE:u7\|Mux31~1 5 COMB LC_X8_Y7_N9 24 " "Info: 5: + IC(1.761 ns) + CELL(0.200 ns) = 14.053 ns; Loc. = LC_X8_Y7_N9; Fanout = 24; COMB Node = 'STATE:u7\|Mux31~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { STATE:u7|Mux31~0 STATE:u7|Mux31~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.740 ns) 17.289 ns STATE:u7\|Selector155~1 6 COMB LC_X12_Y3_N3 24 " "Info: 6: + IC(2.496 ns) + CELL(0.740 ns) = 17.289 ns; Loc. = LC_X12_Y3_N3; Fanout = 24; COMB Node = 'STATE:u7\|Selector155~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.236 ns" { STATE:u7|Mux31~1 STATE:u7|Selector155~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.956 ns) + CELL(0.511 ns) 21.756 ns STATE:u7\|issmg\[8\]\[3\] 7 REG LC_X4_Y5_N1 7 " "Info: 7: + IC(3.956 ns) + CELL(0.511 ns) = 21.756 ns; Loc. = LC_X4_Y5_N1; Fanout = 7; REG Node = 'STATE:u7\|issmg\[8\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.467 ns" { STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.116 ns ( 28.11 % ) " "Info: Total cell delay = 6.116 ns ( 28.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.640 ns ( 71.89 % ) " "Info: Total interconnect delay = 15.640 ns ( 71.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.756 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.756 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.956ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.136 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns STATE:u7\|now_input\[6\]\[3\] 3 REG LC_X2_Y9_N4 1 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X2_Y9_N4; Fanout = 1; REG Node = 'STATE:u7\|now_input\[6\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.756 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.756 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.956ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.522 ns - Shortest register register " "Info: - Shortest register to register delay is 4.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|now_input\[6\]\[3\] 1 REG LC_X2_Y9_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y9_N4; Fanout = 1; REG Node = 'STATE:u7\|now_input\[6\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|now_input[6][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns STATE:u7\|Selector133~7 2 COMB LC_X2_Y9_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X2_Y9_N4; Fanout = 1; COMB Node = 'STATE:u7\|Selector133~7'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { STATE:u7|now_input[6][3] STATE:u7|Selector133~7 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 1.872 ns STATE:u7\|Selector133~8 3 COMB LC_X2_Y9_N2 1 " "Info: 3: + IC(0.766 ns) + CELL(0.511 ns) = 1.872 ns; Loc. = LC_X2_Y9_N2; Fanout = 1; COMB Node = 'STATE:u7\|Selector133~8'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { STATE:u7|Selector133~7 STATE:u7|Selector133~8 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(0.200 ns) 4.522 ns STATE:u7\|issmg\[8\]\[3\] 4 REG LC_X4_Y5_N1 7 " "Info: 4: + IC(2.450 ns) + CELL(0.200 ns) = 4.522 ns; Loc. = LC_X4_Y5_N1; Fanout = 7; REG Node = 'STATE:u7\|issmg\[8\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { STATE:u7|Selector133~8 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 28.88 % ) " "Info: Total cell delay = 1.306 ns ( 28.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.216 ns ( 71.12 % ) " "Info: Total interconnect delay = 3.216 ns ( 71.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { STATE:u7|now_input[6][3] STATE:u7|Selector133~7 STATE:u7|Selector133~8 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { STATE:u7|now_input[6][3] {} STATE:u7|Selector133~7 {} STATE:u7|Selector133~8 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 0.766ns 2.450ns } { 0.000ns 0.595ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "21.756 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "21.756 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 2.666ns 1.761ns 2.496ns 3.956ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 0.740ns 0.511ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { STATE:u7|now_input[6][3] STATE:u7|Selector133~7 STATE:u7|Selector133~8 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { STATE:u7|now_input[6][3] {} STATE:u7|Selector133~7 {} STATE:u7|Selector133~8 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 0.766ns 2.450ns } { 0.000ns 0.595ns 0.511ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SMG:u1\|b\[5\] clear clk 11.706 ns register " "Info: tsu for register \"SMG:u1\|b\[5\]\" (data pin = \"clear\", clock pin = \"clk\") is 11.706 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.509 ns + Longest pin register " "Info: + Longest pin to register delay is 19.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 PIN PIN_134 161 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 161; PIN Node = 'clear'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.080 ns) + CELL(0.200 ns) 5.412 ns STATE:u7\|data_menuled\[5\]~5 2 COMB LC_X12_Y5_N6 7 " "Info: 2: + IC(4.080 ns) + CELL(0.200 ns) = 5.412 ns; Loc. = LC_X12_Y5_N6; Fanout = 7; COMB Node = 'STATE:u7\|data_menuled\[5\]~5'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.280 ns" { clear STATE:u7|data_menuled[5]~5 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.471 ns) + CELL(0.511 ns) 13.394 ns SMG:u1\|Mux1~0 3 COMB LC_X7_Y5_N7 1 " "Info: 3: + IC(7.471 ns) + CELL(0.511 ns) = 13.394 ns; Loc. = LC_X7_Y5_N7; Fanout = 1; COMB Node = 'SMG:u1\|Mux1~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.982 ns" { STATE:u7|data_menuled[5]~5 SMG:u1|Mux1~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 14.671 ns SMG:u1\|Mux65~0 4 COMB LC_X7_Y5_N8 1 " "Info: 4: + IC(0.766 ns) + CELL(0.511 ns) = 14.671 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { SMG:u1|Mux1~0 SMG:u1|Mux65~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.200 ns) 16.009 ns SMG:u1\|Mux65~1 5 COMB LC_X6_Y5_N2 1 " "Info: 5: + IC(1.138 ns) + CELL(0.200 ns) = 16.009 ns; Loc. = LC_X6_Y5_N2; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { SMG:u1|Mux65~0 SMG:u1|Mux65~1 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.511 ns) 17.700 ns SMG:u1\|Mux65~2 6 COMB LC_X5_Y5_N2 1 " "Info: 6: + IC(1.180 ns) + CELL(0.511 ns) = 17.700 ns; Loc. = LC_X5_Y5_N2; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { SMG:u1|Mux65~1 SMG:u1|Mux65~2 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.200 ns) 18.613 ns SMG:u1\|Mux65~3 7 COMB LC_X5_Y5_N8 1 " "Info: 7: + IC(0.713 ns) + CELL(0.200 ns) = 18.613 ns; Loc. = LC_X5_Y5_N8; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { SMG:u1|Mux65~2 SMG:u1|Mux65~3 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 19.509 ns SMG:u1\|b\[5\] 8 REG LC_X5_Y5_N9 1 " "Info: 8: + IC(0.305 ns) + CELL(0.591 ns) = 19.509 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.856 ns ( 19.77 % ) " "Info: Total cell delay = 3.856 ns ( 19.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.653 ns ( 80.23 % ) " "Info: Total interconnect delay = 15.653 ns ( 80.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.509 ns" { clear STATE:u7|data_menuled[5]~5 SMG:u1|Mux1~0 SMG:u1|Mux65~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "19.509 ns" { clear {} clear~combout {} STATE:u7|data_menuled[5]~5 {} SMG:u1|Mux1~0 {} SMG:u1|Mux65~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 4.080ns 7.471ns 0.766ns 1.138ns 1.180ns 0.713ns 0.305ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.511ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.136 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns SMG:u1\|b\[5\] 3 REG LC_X5_Y5_N9 1 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.509 ns" { clear STATE:u7|data_menuled[5]~5 SMG:u1|Mux1~0 SMG:u1|Mux65~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "19.509 ns" { clear {} clear~combout {} STATE:u7|data_menuled[5]~5 {} SMG:u1|Mux1~0 {} SMG:u1|Mux65~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 4.080ns 7.471ns 0.766ns 1.138ns 1.180ns 0.713ns 0.305ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.511ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dzcolgre_out\[6\] DZ:u2\|col_g\[4\] 24.940 ns register " "Info: tco from clock \"clk\" to destination pin \"dzcolgre_out\[6\]\" through register \"DZ:u2\|col_g\[4\]\" is 24.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.890 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 20.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns CLKD:u6\|clk_1 3 REG LC_X10_Y5_N2 18 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X10_Y5_N2; Fanout = 18; REG Node = 'CLKD:u6\|clk_1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k CLKD:u6|clk_1 } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.522 ns) + CELL(1.294 ns) 14.328 ns DZ:u2\|c_cnt\[1\] 4 REG LC_X2_Y7_N7 8 " "Info: 4: + IC(4.522 ns) + CELL(1.294 ns) = 14.328 ns; Loc. = LC_X2_Y7_N7; Fanout = 8; REG Node = 'DZ:u2\|c_cnt\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.816 ns" { CLKD:u6|clk_1 DZ:u2|c_cnt[1] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.511 ns) 15.790 ns DZ:u2\|Equal8~0 5 COMB LC_X2_Y7_N8 6 " "Info: 5: + IC(0.951 ns) + CELL(0.511 ns) = 15.790 ns; Loc. = LC_X2_Y7_N8; Fanout = 6; COMB Node = 'DZ:u2\|Equal8~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { DZ:u2|c_cnt[1] DZ:u2|Equal8~0 } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.200 ns) 17.886 ns DZ:u2\|row\[7\]~53 6 COMB LC_X1_Y8_N1 12 " "Info: 6: + IC(1.896 ns) + CELL(0.200 ns) = 17.886 ns; Loc. = LC_X1_Y8_N1; Fanout = 12; COMB Node = 'DZ:u2\|row\[7\]~53'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { DZ:u2|Equal8~0 DZ:u2|row[7]~53 } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.511 ns) 20.890 ns DZ:u2\|col_g\[4\] 7 REG LC_X3_Y4_N5 3 " "Info: 7: + IC(2.493 ns) + CELL(0.511 ns) = 20.890 ns; Loc. = LC_X3_Y4_N5; Fanout = 3; REG Node = 'DZ:u2\|col_g\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { DZ:u2|row[7]~53 DZ:u2|col_g[4] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.267 ns ( 30.00 % ) " "Info: Total cell delay = 6.267 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.623 ns ( 70.00 % ) " "Info: Total interconnect delay = 14.623 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "20.890 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 DZ:u2|c_cnt[1] DZ:u2|Equal8~0 DZ:u2|row[7]~53 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "20.890 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} DZ:u2|c_cnt[1] {} DZ:u2|Equal8~0 {} DZ:u2|row[7]~53 {} DZ:u2|col_g[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.522ns 0.951ns 1.896ns 2.493ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.050 ns + Longest register pin " "Info: + Longest register to pin delay is 4.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DZ:u2\|col_g\[4\] 1 REG LC_X3_Y4_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N5; Fanout = 3; REG Node = 'DZ:u2\|col_g\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DZ:u2|col_g[4] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(2.322 ns) 4.050 ns dzcolgre_out\[6\] 2 PIN PIN_39 0 " "Info: 2: + IC(1.728 ns) + CELL(2.322 ns) = 4.050 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'dzcolgre_out\[6\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { DZ:u2|col_g[4] dzcolgre_out[6] } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 57.33 % ) " "Info: Total cell delay = 2.322 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.728 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.728 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { DZ:u2|col_g[4] dzcolgre_out[6] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { DZ:u2|col_g[4] {} dzcolgre_out[6] {} } { 0.000ns 1.728ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "20.890 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 DZ:u2|c_cnt[1] DZ:u2|Equal8~0 DZ:u2|row[7]~53 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "20.890 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} DZ:u2|c_cnt[1] {} DZ:u2|Equal8~0 {} DZ:u2|row[7]~53 {} DZ:u2|col_g[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.522ns 0.951ns 1.896ns 2.493ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { DZ:u2|col_g[4] dzcolgre_out[6] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { DZ:u2|col_g[4] {} dzcolgre_out[6] {} } { 0.000ns 1.728ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clear menuled_out\[2\] 10.511 ns Longest " "Info: Longest tpd from source pin \"clear\" to destination pin \"menuled_out\[2\]\" is 10.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 PIN PIN_134 161 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 161; PIN Node = 'clear'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.944 ns) + CELL(0.200 ns) 6.276 ns STATE:u7\|data_menuled\[2\]~2 2 COMB LC_X16_Y3_N7 1 " "Info: 2: + IC(4.944 ns) + CELL(0.200 ns) = 6.276 ns; Loc. = LC_X16_Y3_N7; Fanout = 1; COMB Node = 'STATE:u7\|data_menuled\[2\]~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { clear STATE:u7|data_menuled[2]~2 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(2.322 ns) 10.511 ns menuled_out\[2\] 3 PIN PIN_76 0 " "Info: 3: + IC(1.913 ns) + CELL(2.322 ns) = 10.511 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'menuled_out\[2\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.235 ns" { STATE:u7|data_menuled[2]~2 menuled_out[2] } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 34.76 % ) " "Info: Total cell delay = 3.654 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.857 ns ( 65.24 % ) " "Info: Total interconnect delay = 6.857 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.511 ns" { clear STATE:u7|data_menuled[2]~2 menuled_out[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.511 ns" { clear {} clear~combout {} STATE:u7|data_menuled[2]~2 {} menuled_out[2] {} } { 0.000ns 0.000ns 4.944ns 1.913ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "STATE:u7\|four_cipher_lenth\[4\]\[1\] systemadmin clk 4.082 ns register " "Info: th for register \"STATE:u7\|four_cipher_lenth\[4\]\[1\]\" (data pin = \"systemadmin\", clock pin = \"clk\") is 4.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.136 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns STATE:u7\|four_cipher_lenth\[4\]\[1\] 3 REG LC_X9_Y7_N6 3 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X9_Y7_N6; Fanout = 3; REG Node = 'STATE:u7\|four_cipher_lenth\[4\]\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.275 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns systemadmin 1 PIN PIN_125 35 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 35; PIN Node = 'systemadmin'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { systemadmin } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.591 ns) 4.275 ns STATE:u7\|four_cipher_lenth\[4\]\[1\] 2 REG LC_X9_Y7_N6 3 " "Info: 2: + IC(2.552 ns) + CELL(0.591 ns) = 4.275 ns; Loc. = LC_X9_Y7_N6; Fanout = 3; REG Node = 'STATE:u7\|four_cipher_lenth\[4\]\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { systemadmin STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 40.30 % ) " "Info: Total cell delay = 1.723 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.552 ns ( 59.70 % ) " "Info: Total interconnect delay = 2.552 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.275 ns" { systemadmin STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.275 ns" { systemadmin {} systemadmin~combout {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 2.552ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.275 ns" { systemadmin STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.275 ns" { systemadmin {} systemadmin~combout {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 2.552ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 48 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 01:26:59 2019 " "Info: Processing ended: Tue Oct 29 01:26:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Info: Quartus II Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
