Analysis & Synthesis report for DMA_Project
Fri Aug  3 10:46:07 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated
 14. Source assignments for dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 15. Source assignments for dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001
 16. Source assignments for dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 17. Source assignments for dma_controller:dma_0|altera_reset_controller:rst_controller
 18. Source assignments for dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Parameter Settings for User Entity Instance: Top-level Entity: |DMA_Project
 21. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component
 22. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0
 23. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 24. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_write_master_translator
 25. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator
 26. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 27. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent
 28. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent
 29. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
 30. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 31. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 32. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_addr_router:addr_router|dma_controller_mm_interconnect_0_addr_router_default_decode:the_default_decode
 33. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_addr_router:addr_router_001|dma_controller_mm_interconnect_0_addr_router_default_decode:the_default_decode
 34. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_id_router:id_router|dma_controller_mm_interconnect_0_id_router_default_decode:the_default_decode
 35. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 36. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 37. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
 38. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
 39. Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
 40. Parameter Settings for User Entity Instance: dma_controller:dma_0|altera_reset_controller:rst_controller
 41. Parameter Settings for User Entity Instance: dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Parameter Settings for User Entity Instance: dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 45. Port Connectivity Checks: "dma_controller:dma_0|altera_reset_controller:rst_controller"
 46. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
 47. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
 48. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
 49. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 50. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_id_router:id_router|dma_controller_mm_interconnect_0_id_router_default_decode:the_default_decode"
 51. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_addr_router:addr_router|dma_controller_mm_interconnect_0_addr_router_default_decode:the_default_decode"
 52. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 53. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
 54. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent"
 55. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent"
 56. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
 57. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator"
 58. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_write_master_translator"
 59. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0"
 60. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram"
 61. Port Connectivity Checks: "dma_controller:dma_0|dma_controller_dma_0:dma_0"
 62. Port Connectivity Checks: "dma_controller:dma_0"
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug  3 10:46:06 2018      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; DMA_Project                                ;
; Top-level Entity Name              ; DMA_Project                                ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 6                                          ;
;     Total combinational functions  ; 6                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 8                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; DMA_Project        ; DMA_Project        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                                                                                          ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                                                                              ; Library        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; DMA_Project.v                                                                                                                                                             ; yes             ; User Verilog HDL File                 ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v                                                                      ;                ;
; DMA_Project.hex                                                                                                                                                           ; yes             ; User Hexadecimal (Intel-Format) File  ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex                                                                    ;                ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v                                              ; yes             ; Auto-Found Verilog HDL File           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v                                              ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v                            ; yes             ; Auto-Found Verilog HDL File           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v                            ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv                        ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv                        ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv                ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv                ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_agent.sv                      ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_agent.sv                      ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_translator.sv                 ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_translator.sv                 ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv                       ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv                       ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv                  ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv                  ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv                     ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv                     ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.v                          ; yes             ; Auto-Found Verilog HDL File           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.v                          ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_synchronizer.v                        ; yes             ; Auto-Found Verilog HDL File           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_synchronizer.v                        ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v                             ; yes             ; Auto-Found Verilog HDL File           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v                             ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v                 ; yes             ; Auto-Found Verilog HDL File           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v                 ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv    ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv    ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv   ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv   ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv      ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv      ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv   ; yes             ; Auto-Found SystemVerilog HDL File     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv   ; dma_controller ;
; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v                  ; yes             ; Auto-Found Verilog HDL File           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v                  ; dma_controller ;
; lpm_ram_dp.tdf                                                                                                                                                            ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf                                                                                            ;                ;
; altdpram.inc                                                                                                                                                              ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                                              ;                ;
; lpm_mux.inc                                                                                                                                                               ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                               ;                ;
; lpm_decode.inc                                                                                                                                                            ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                            ;                ;
; aglobal131.inc                                                                                                                                                            ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                                            ;                ;
; altdpram.tdf                                                                                                                                                              ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                              ;                ;
; memmodes.inc                                                                                                                                                              ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                            ;                ;
; a_hdffe.inc                                                                                                                                                               ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                               ;                ;
; a_rdenreg.inc                                                                                                                                                             ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                             ;                ;
; alt_le_rden_reg.inc                                                                                                                                                       ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                       ;                ;
; altsyncram.inc                                                                                                                                                            ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                            ;                ;
; lpm_mux.tdf                                                                                                                                                               ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                               ;                ;
; muxlut.inc                                                                                                                                                                ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                ;                ;
; bypassff.inc                                                                                                                                                              ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                                                              ;                ;
; altshift.inc                                                                                                                                                              ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                                                              ;                ;
; db/mux_hrc.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/mux_hrc.tdf                                                                     ;                ;
; lpm_decode.tdf                                                                                                                                                            ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                            ;                ;
; declut.inc                                                                                                                                                                ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/declut.inc                                                                                                ;                ;
; lpm_compare.inc                                                                                                                                                           ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                           ;                ;
; lpm_constant.inc                                                                                                                                                          ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                          ;                ;
; db/decode_gvf.tdf                                                                                                                                                         ; yes             ; Auto-Generated Megafunction           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/decode_gvf.tdf                                                                  ;                ;
; altsyncram.tdf                                                                                                                                                            ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                            ;                ;
; stratix_ram_block.inc                                                                                                                                                     ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                     ;                ;
; altrom.inc                                                                                                                                                                ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                                                ;                ;
; altram.inc                                                                                                                                                                ; yes             ; Megafunction                          ; /home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                                                ;                ;
; db/altsyncram_1la2.tdf                                                                                                                                                    ; yes             ; Auto-Generated Megafunction           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf                                                             ;                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 6               ;
;                                             ;                 ;
; Total combinational functions               ; 6               ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 2               ;
;     -- 3 input functions                    ; 2               ;
;     -- <=2 input functions                  ; 2               ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 6               ;
;     -- arithmetic mode                      ; 0               ;
;                                             ;                 ;
; Total registers                             ; 0               ;
;     -- Dedicated logic registers            ; 0               ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 8               ;
; Embedded Multiplier 9-bit elements          ; 0               ;
; Maximum fan-out node                        ; state.state1_43 ;
; Maximum fan-out                             ; 5               ;
; Total fan-out                               ; 28              ;
; Average fan-out                             ; 1.27            ;
+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |DMA_Project               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 8    ; 0            ; |DMA_Project        ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                   ; IP Include File                                                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0                                                                                                                                                 ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v                                              ;
; Altera ; altera_avalon_dma                  ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_dma_0:dma_0                                                                                                                      ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v                             ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0                                                                                              ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v                 ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_addr_router:addr_router                                     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv    ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_addr_router:addr_router_001                                 ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv    ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                               ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001                           ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                   ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv   ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator                                 ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_translator.sv                 ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent      ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_agent.sv                      ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_write_master_translator                                ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_translator.sv                 ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent     ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_agent.sv                      ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_id_router:id_router                                         ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv      ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv                  ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent      ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv                       ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v                            ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                               ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                   ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001                               ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv   ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                    ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv                     ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0                                                                                                ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v                  ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |DMA_Project|dma_controller:dma_0|altera_reset_controller:rst_controller                                                                                                          ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.v                          ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; leds[0]                                            ; leds[0]             ; yes                    ;
; state.state1_43                                    ; WideNor0            ; yes                    ;
; state.idle_49                                      ; WideNor0            ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                                              ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|d1_enabled_write_endofpacket                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1..4]                                                                                                                                                                      ; Lost fanout                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; Lost fanout                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                     ; Lost fanout                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                    ; Lost fanout                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ; Lost fanout                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                        ; Lost fanout                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                               ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                                       ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..7]                                                                                                                                  ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_bwrap_field[0]                                                                                                                                    ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byteen_field[0]                                                                                                                                   ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0..12]                                                                                                                              ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                              ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read                                                                                                                                         ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[14..16,32,35]                                                                                                                          ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0..23]                                                                                                                                          ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|byteen_reg[0..3]                                                                                                                                         ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                        ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1..12]                                                                       ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                         ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                           ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1..12]                                                                     ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                      ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                          ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                   ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0,1]                                                                                                                        ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0,1]                                                                                      ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0,1]                                                                                         ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                          ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                           ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                          ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                           ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_write_master_translator|read_accepted                                                                                                                        ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[0..12]                                                                                                                                                                                                         ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[0..12]                                                                                                                                                                                                        ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|length[0..31]                                                                                                                                                                                                              ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|control[0,3,7..9,12]                                                                                                                                                                                                       ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|writelength[0..31]                                                                                                                                                                                                         ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|length_eq_0                                                                                                                                                                                                                ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|writelength_eq_0                                                                                                                                                                                                           ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|d1_done_transaction                                                                                                                                                                                                        ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|read_got_endofpacket                                                                                                                                                                                                       ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|write_got_endofpacket                                                                                                                                                                                                      ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|d1_read_got_endofpacket                                                                                                                                                                                                    ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|reset_n                                                                                                                                                                                                                    ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|done_write                                                                                                                                                                                                                 ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|d1_softwarereset                                                                                                                                                                                                           ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|software_reset_request                                                                                                                                                                                                     ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_mem_read:the_dma_controller_dma_0_mem_read|read_select                                                                                                                                                ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_mem_read:the_dma_controller_dma_0_mem_read|dma_controller_dma_0_mem_read_access                                                                                                                       ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_mem_read:the_dma_controller_dma_0_mem_read|dma_controller_dma_0_mem_read_idle                                                                                                                         ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|wraddress[0,1]                                                                                                                                       ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|rdaddress_reg[0,1]                                                                                                                                   ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|estimated_wraddress[0,1]                                                                                                                             ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|fifo_empty                                                                                                                                           ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_collision                                                                                                                                 ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|fifo_full                                                                                                                                            ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_data[0..7]                                                                                                                                ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[3][7] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[3][6] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[3][5] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[3][4] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[3][3] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[3][2] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[3][1] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[3][0] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[2][7] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[2][6] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[2][5] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[2][4] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[2][3] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[2][2] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[2][1] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[2][0] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][7] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][6] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][5] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][4] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][3] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][2] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][1] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][0] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[0][7] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[0][6] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[0][5] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[0][4] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[0][3] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[0][2] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[0][1] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[0][0] ; Lost fanout                            ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0,1] ; Lost fanout                            ;
; Total Number of Removed Registers = 316                                                                                                                                                                                                                                    ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dma_controller:dma_0|dma_controller_dma_0:dma_0|d1_enabled_write_endofpacket                                                                                                                       ; Stuck at GND              ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_cmpr_read,                                                                                                                                         ;
;                                                                                                                                                                                                    ; due to stuck port data_in ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51],                                                                                            ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                            ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent|hold_waitrequest,                                                                                          ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0],                                                                                                            ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|control[7],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|write_got_endofpacket,                                                                                                                                                                                                      ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|reset_n,                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|software_reset_request,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_mem_read:the_dma_controller_dma_0_mem_read|dma_controller_dma_0_mem_read_access,                                                                                                                       ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_mem_read:the_dma_controller_dma_0_mem_read|dma_controller_dma_0_mem_read_idle,                                                                                                                         ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|wraddress[1],                                                                                                                                         ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|wraddress[0],                                                                                                                                         ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|rdaddress_reg[0],                                                                                                                                     ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|estimated_wraddress[1],                                                                                                                               ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|estimated_wraddress[0]                                                                                                                                ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                            ; Stuck at GND              ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg,                                                                                                                                               ;
;                                                                                                                                                                                                    ; due to stuck port data_in ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[16],                                                                                                                                    ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[15],                                                                                                                                    ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0],                                                                                                                          ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                            ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                            ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[1]                                                       ; Stuck at GND              ; dma_controller:dma_0|altera_reset_controller:rst_controller|r_sync_rst,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                    ; due to stuck port data_in ; dma_controller:dma_0|altera_reset_controller:rst_controller|r_sync_rst_chain[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress,                                                                                                                      ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                        ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_mem_read:the_dma_controller_dma_0_mem_read|read_select,                                                                                                                                                ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|fifo_full                                                                                                                                             ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                 ; Lost Fanouts              ; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                              ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7]                                                             ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|control[0],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_collision,                                                                                                                                 ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_data[7],                                                                                                                                   ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][7], ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0]    ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                       ; Stuck at GND              ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                                        ;
;                                                                                                                                                                                                    ; due to stuck port data_in ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_write_master_translator|read_accepted,                                                                                                                        ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|fifo_empty                                                                                                                                            ;
; dma_controller:dma_0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                            ; Lost Fanouts              ; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                         ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                          ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                           ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6]                                                             ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_data[6],                                                                                                                                   ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][6]  ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5]                                                             ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_data[5],                                                                                                                                   ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][5]  ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4]                                                             ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_data[4],                                                                                                                                   ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][4]  ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3]                                                             ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_data[3],                                                                                                                                   ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][3]  ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2]                                                             ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_data[2],                                                                                                                                   ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][2]  ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1]                                                             ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_data[1],                                                                                                                                   ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][1]  ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0]                                                             ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|last_write_data[0],                                                                                                                                   ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|cells[1][0]  ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[12]                                                         ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[12],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[12]                                                                                                                                                                                                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[11]                                                         ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[11],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[11]                                                                                                                                                                                                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[10]                                                         ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[10],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[10]                                                                                                                                                                                                            ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[9]                                                          ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[9],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[9]                                                                                                                                                                                                             ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[8]                                                          ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[8],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[8]                                                                                                                                                                                                             ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[7]                                                          ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[7],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[7]                                                                                                                                                                                                             ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[6]                                                          ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[6],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[6]                                                                                                                                                                                                             ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[5]                                                          ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[5],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[5]                                                                                                                                                                                                             ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[4]                                                          ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[4],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[4]                                                                                                                                                                                                             ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[3]                                                          ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[3],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[3]                                                                                                                                                                                                             ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[2]                                                          ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[2],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[2]                                                                                                                                                                                                             ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                          ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[1]                                                                                                                                                                                                             ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0]                                                          ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|readaddress[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                    ;                           ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writeaddress[0]                                                                                                                                                                                                             ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                               ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                           ;
; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                         ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|length[31]                                                                                                                                         ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|length_eq_0                                                                                                                                                                                                                 ;
; dma_controller:dma_0|dma_controller_dma_0:dma_0|writelength[31]                                                                                                                                    ; Lost Fanouts              ; dma_controller:dma_0|dma_controller_dma_0:dma_0|writelength_eq_0                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for dma_controller:dma_0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------+
; Assignment        ; Value ; From ; To                                              ;
+-------------------+-------+------+-------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]          ;
+-------------------+-------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DMA_Project ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; idle           ; 01    ; Unsigned Binary                                    ;
; state1         ; 11    ; Unsigned Binary                                    ;
; state2         ; 10    ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                                                                                                                                                                               ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                                                                                                                                        ;
; LPM_WIDTHAD            ; 2            ; Signed Integer                                                                                                                                                                                                                                        ;
; LPM_NUMWORDS           ; 4            ; Untyped                                                                                                                                                                                                                                               ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                                                                                                                                                                                                               ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                                                                               ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                                                                               ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                               ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                                                                                                                                                               ;
; USE_EAB                ; OFF          ; Untyped                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0               ;
+----------------+--------------------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                                  ; Type   ;
+----------------+--------------------------------------------------------------------------------------------------------+--------+
; INIT_FILE      ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex ; String ;
+----------------+--------------------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                 ;
+------------------------------------+--------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                  ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                      ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                        ; Untyped        ;
; WIDTH_A                            ; 32                                                                                                     ; Signed Integer ;
; WIDTHAD_A                          ; 11                                                                                                     ; Signed Integer ;
; NUMWORDS_A                         ; 2048                                                                                                   ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                   ; Untyped        ;
; WIDTH_B                            ; 32                                                                                                     ; Signed Integer ;
; WIDTHAD_B                          ; 11                                                                                                     ; Signed Integer ;
; NUMWORDS_B                         ; 2048                                                                                                   ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 4                                                                                                      ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 4                                                                                                      ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                      ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                   ; Untyped        ;
; INIT_FILE                          ; /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 2048                                                                                                   ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1la2                                                                                        ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_write_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 13    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 8     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 1     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 1     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 13    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 1     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 13    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 8     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 1     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 1     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 13    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 1     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 40    ; Signed Integer                                                                                                                                                            ;
; PKT_QOS_L                 ; 40    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 38    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 38    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 37    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 37    ; Signed Integer                                                                                                                                                            ;
; PKT_CACHE_H               ; 50    ; Signed Integer                                                                                                                                                            ;
; PKT_CACHE_L               ; 47    ; Signed Integer                                                                                                                                                            ;
; PKT_THREAD_ID_H           ; 43    ; Signed Integer                                                                                                                                                            ;
; PKT_THREAD_ID_L           ; 43    ; Signed Integer                                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 39    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 46    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 44    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 30    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 28    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 21    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 34    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 27    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 26    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 22    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 23    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 24    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 25    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 41    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 41    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 42    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 42    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 51    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 52    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 53    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 55    ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 56    ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 1     ; Signed Integer                                                                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_W                ; 13    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_W                ; 8     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_W              ; 1     ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 40    ; Signed Integer                                                                                                                                                           ;
; PKT_QOS_L                 ; 40    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 38    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 38    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 37    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 37    ; Signed Integer                                                                                                                                                           ;
; PKT_CACHE_H               ; 50    ; Signed Integer                                                                                                                                                           ;
; PKT_CACHE_L               ; 47    ; Signed Integer                                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 43    ; Signed Integer                                                                                                                                                           ;
; PKT_THREAD_ID_L           ; 43    ; Signed Integer                                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 39    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 46    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 44    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 31    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 31    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 30    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 28    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_H                ; 21    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 34    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 36    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 35    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 27    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 26    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 22    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 23    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 24    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_READ            ; 25    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 41    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 41    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 42    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 42    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 51    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 52    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 53    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 55    ; Signed Integer                                                                                                                                                           ;
; ST_DATA_W                 ; 56    ; Signed Integer                                                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 1     ; Signed Integer                                                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_W                ; 13    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_W                ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_W              ; 1     ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 68    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                                                                           ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                           ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                           ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                      ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_addr_router:addr_router|dma_controller_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_addr_router:addr_router_001|dma_controller_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_id_router:id_router|dma_controller_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 21    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 22    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 28    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 30    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 31    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 31    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 32    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 34    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 51    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 52    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 27    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 35    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 36    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 53    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 55    ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 56    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 54    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 83    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 48    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 49    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 55    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 57    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 58    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 58    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 59    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 61    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 78    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 79    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 54    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 62    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 63    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 80    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 82    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 83    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 21    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 22    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 28    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 30    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 32    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 34    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 51    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 52    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 27    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 35    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 36    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 53    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 55    ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 56    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                               ;
; Entity Instance                           ; dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 2048                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                             ;
+----------------+-------+----------+-----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                        ;
+----------------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                          ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_id_router:id_router|dma_controller_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_addr_router:addr_router|dma_controller_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_write_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_read                  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0" ;
+-------------+--------+----------+-----------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                         ;
+-------------+--------+----------+-----------------------------------------------------------------+
; address2    ; Input  ; Info     ; Explicitly unconnected                                          ;
; chipselect2 ; Input  ; Info     ; Explicitly unconnected                                          ;
; clken2      ; Input  ; Info     ; Explicitly unconnected                                          ;
; write2      ; Input  ; Info     ; Explicitly unconnected                                          ;
; readdata2   ; Output ; Info     ; Explicitly unconnected                                          ;
; writedata2  ; Input  ; Info     ; Explicitly unconnected                                          ;
; byteenable2 ; Input  ; Info     ; Explicitly unconnected                                          ;
+-------------+--------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdclken ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0|dma_controller_dma_0:dma_0" ;
+-------------+--------+----------+-------------------------------------------+
; Port        ; Type   ; Severity ; Details                                   ;
+-------------+--------+----------+-------------------------------------------+
; dma_ctl_irq ; Output ; Info     ; Explicitly unconnected                    ;
+-------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma_controller:dma_0"                                                                               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; control_dma_readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Aug  3 10:45:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DMA_Project -c DMA_Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "dma_controller.qsys"
Info (12250): 2018.08.03.10:45:42 Progress: Loading DMA_Controller/dma_controller.qsys
Info (12250): 2018.08.03.10:45:43 Progress: Reading input file
Info (12250): 2018.08.03.10:45:43 Progress: Adding clk_0 [clock_source 13.1]
Info (12250): 2018.08.03.10:45:43 Progress: Parameterizing module clk_0
Info (12250): 2018.08.03.10:45:43 Progress: Adding dma_0 [altera_avalon_dma 13.1]
Info (12250): 2018.08.03.10:45:44 Progress: Parameterizing module dma_0
Info (12250): 2018.08.03.10:45:44 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Info (12250): 2018.08.03.10:45:44 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2018.08.03.10:45:44 Progress: Building connections
Info (12250): 2018.08.03.10:45:44 Progress: Parameterizing connections
Info (12250): 2018.08.03.10:45:44 Progress: Validating
Info (12250): 2018.08.03.10:45:45 Progress: Done reading input file
Warning (12251): Dma_controller.onchip_memory2_0: onchip_memory2_0.s2 must be connected to an Avalon-MM master
Warning (12251): Dma_controller.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Info (12250): Dma_controller: Generating dma_controller "dma_controller" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 3 modules, 8 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 3 modules, 6 connections
Info (12250): Merlin_translator_transform: After transform: 6 modules, 15 connections
Info (12250): Merlin_domain_transform: After transform: 11 modules, 39 connections
Info (12250): Merlin_router_transform: After transform: 14 modules, 48 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 19 modules, 58 connections
Info (12250): Merlin_width_transform: After transform: 21 modules, 64 connections
Info (12250): Merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 86 connections
Info (12250): Merlin_hierarchy_transform: After transform: 4 modules, 11 connections
Info (12250): Merlin_mm_transform: After transform: 4 modules, 11 connections
Info (12250): Reset_adaptation_transform: After transform: 6 modules, 16 connections
Info (12250): Dma_0: Starting RTL generation for module 'dma_controller_dma_0'
Info (12250): Dma_0:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux//perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux//perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=dma_controller_dma_0 --dir=/tmp/alt7746_9058382003996275102.dir/0001_dma_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_9058382003996275102.dir/0001_dma_0_gen//dma_controller_dma_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Dma_0: # 2018.08.03 10:45:51 (*)   dma_controller_dma_0: allowing these transactions: byte_access
Info (12250): Dma_0: Done RTL generation for module 'dma_controller_dma_0'
Info (12250): Dma_0: "dma_controller" instantiated altera_avalon_dma "dma_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'dma_controller_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dma_controller_onchip_memory2_0 --dir=/tmp/alt7746_9058382003996275102.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_9058382003996275102.dir/0002_onchip_memory2_0_gen//dma_controller_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'dma_controller_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "dma_controller" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pipeline_bridge_swap_transform: After transform: 20 modules, 58 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 20 modules, 58 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 20 modules, 58 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 20 modules, 58 connections
Info (12250): Mm_interconnect_0: "dma_controller" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info (12250): Rst_controller: "dma_controller" instantiated altera_reset_controller "rst_controller"
Info (12250): Dma_0_write_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "dma_0_write_master_translator"
Info (12250): Onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info (12250): Dma_0_write_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "dma_0_write_master_translator_avalon_universal_master_0_agent"
Info (12250): Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info (12250): Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info (12250): Id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info (12250): Cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Dma_controller: Done "dma_controller" with 17 modules, 22 files, 391938 bytes
Info (12249): Finished elaborating Qsys system entity "dma_controller.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file DMA_Project.v
    Info (12023): Found entity 1: DMA_Project
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/dma_controller.v
    Info (12023): Found entity 1: dma_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 6 design units, including 6 entities, in source file db/ip/dma_controller/submodules/dma_controller_dma_0.v
    Info (12023): Found entity 1: dma_controller_dma_0_read_data_mux
    Info (12023): Found entity 2: dma_controller_dma_0_fifo_module_fifo_ram_module
    Info (12023): Found entity 3: dma_controller_dma_0_fifo_module
    Info (12023): Found entity 4: dma_controller_dma_0_mem_read
    Info (12023): Found entity 5: dma_controller_dma_0_mem_write
    Info (12023): Found entity 6: dma_controller_dma_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v
    Info (12023): Found entity 1: dma_controller_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: dma_controller_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: dma_controller_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: dma_controller_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: dma_controller_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: dma_controller_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: dma_controller_mm_interconnect_0_id_router
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: dma_controller_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: dma_controller_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v
    Info (12023): Found entity 1: dma_controller_onchip_memory2_0
Info (12127): Elaborating entity "DMA_Project" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DMA_Project.v(19): object "count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DMA_Project.v(21): object "addressMemory" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DMA_Project.v(22): object "byteEnable" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at DMA_Project.v(36): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DMA_Project.v(39): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DMA_Project.v(46): variable "button" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at DMA_Project.v(39): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at DMA_Project.v(39): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at DMA_Project.v(35): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at DMA_Project.v(35): inferring latch(es) for variable "leds", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "leds[0]" at DMA_Project.v(35)
Info (10041): Inferred latch for "state.state1" at DMA_Project.v(35)
Info (10041): Inferred latch for "state.idle" at DMA_Project.v(35)
Info (10041): Inferred latch for "state.00" at DMA_Project.v(35)
Info (12128): Elaborating entity "dma_controller" for hierarchy "dma_controller:dma_0"
Info (12128): Elaborating entity "dma_controller_dma_0" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0"
Info (12128): Elaborating entity "dma_controller_dma_0_read_data_mux" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_read_data_mux:the_dma_controller_dma_0_read_data_mux"
Info (12128): Elaborating entity "dma_controller_dma_0_fifo_module" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module"
Info (12128): Elaborating entity "dma_controller_dma_0_fifo_module_fifo_ram_module" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram"
Info (12128): Elaborating entity "lpm_ram_dp" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12130): Elaborated megafunction instantiation "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12133): Instantiated megafunction "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" with the following parameter:
    Info (12134): Parameter "lpm_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "USE_EAB=OFF"
    Info (12134): Parameter "lpm_indata" = "REGISTERED"
    Info (12134): Parameter "lpm_outdata" = "UNREGISTERED"
    Info (12134): Parameter "lpm_rdaddress_control" = "REGISTERED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthad" = "2"
    Info (12134): Parameter "lpm_wraddress_control" = "REGISTERED"
    Info (12134): Parameter "suppress_memory_conversion_warnings" = "ON"
Info (12128): Elaborating entity "altdpram" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram"
Info (12131): Elaborated megafunction instantiation "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram", which is child of megafunction instantiation "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux"
Info (12131): Elaborated megafunction instantiation "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux", which is child of megafunction instantiation "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf
    Info (12023): Found entity 1: mux_hrc
Info (12128): Elaborating entity "mux_hrc" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|mux_hrc:auto_generated"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder"
Info (12131): Elaborated megafunction instantiation "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder", which is child of megafunction instantiation "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_gvf.tdf
    Info (12023): Found entity 1: decode_gvf
Info (12128): Elaborating entity "decode_gvf" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|decode_gvf:auto_generated"
Info (12128): Elaborating entity "dma_controller_dma_0_mem_read" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_mem_read:the_dma_controller_dma_0_mem_read"
Info (12128): Elaborating entity "dma_controller_dma_0_mem_write" for hierarchy "dma_controller:dma_0|dma_controller_dma_0:dma_0|dma_controller_dma_0_mem_write:the_dma_controller_dma_0_mem_write"
Info (12128): Elaborating entity "dma_controller_onchip_memory2_0" for hierarchy "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1la2.tdf
    Info (12023): Found entity 1: altsyncram_1la2
Info (12128): Elaborating entity "altsyncram_1la2" for hierarchy "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated"
Info (12128): Elaborating entity "dma_controller_mm_interconnect_0" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_write_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_0_read_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "dma_controller_mm_interconnect_0_addr_router" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "dma_controller_mm_interconnect_0_addr_router_default_decode" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_addr_router:addr_router|dma_controller_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "dma_controller_mm_interconnect_0_id_router" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "dma_controller_mm_interconnect_0_id_router_default_decode" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_id_router:id_router|dma_controller_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "dma_controller_mm_interconnect_0_cmd_xbar_demux" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "dma_controller_mm_interconnect_0_cmd_xbar_mux" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "dma_controller_mm_interconnect_0_rsp_xbar_demux" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "dma_controller_mm_interconnect_0_rsp_xbar_mux" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|dma_controller_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "dma_controller:dma_0|dma_controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "dma_controller:dma_0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dma_controller:dma_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|q_a[31]"
Warning (13012): Latch leds[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.state1_43
Warning (13012): Latch state.state1_43 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.state1_43
Warning (13012): Latch state.idle_49 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.state1_43
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[1]" is stuck at GND
    Warning (13410): Pin "led[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 312 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/output_files/DMA_Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_50M"
    Warning (15610): No output dependent on input pin "button2"
Info (21057): Implemented 14 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 6 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 717 megabytes
    Info: Processing ended: Fri Aug  3 10:46:07 2018
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/output_files/DMA_Project.map.smsg.


