{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528196409370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528196409379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 20:00:09 2018 " "Processing started: Tue Jun 05 20:00:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528196409379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528196409379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CC -c CC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CC -c CC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528196409379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528196409733 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CC CC.v(4) " "Verilog Module Declaration warning at CC.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CC\"" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528196417888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc.v 1 1 " "Found 1 design units, including 1 entities, in source file cc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC " "Found entity 1: CC" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528196417890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528196417890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CC " "Elaborating entity \"CC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528196417912 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SEL CC.v(7) " "Verilog HDL warning at CC.v(7): the port and data declarations for array port \"SEL\" do not specify the same range for each dimension" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 7 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SEL CC.v(11) " "HDL warning at CC.v(11): see declaration for object \"SEL\"" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 11 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SEG7 CC.v(8) " "Verilog HDL warning at CC.v(8): the port and data declarations for array port \"SEG7\" do not specify the same range for each dimension" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 8 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SEG7 CC.v(14) " "HDL warning at CC.v(14): see declaration for object \"SEG7\"" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 14 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CC.v(34) " "Verilog HDL assignment warning at CC.v(34): truncated value with size 32 to match size of target (3)" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC.v(37) " "Verilog HDL assignment warning at CC.v(37): truncated value with size 32 to match size of target (4)" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC.v(41) " "Verilog HDL assignment warning at CC.v(41): truncated value with size 32 to match size of target (4)" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC.v(45) " "Verilog HDL assignment warning at CC.v(45): truncated value with size 32 to match size of target (4)" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC.v(49) " "Verilog HDL assignment warning at CC.v(49): truncated value with size 32 to match size of target (4)" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC.v(53) " "Verilog HDL assignment warning at CC.v(53): truncated value with size 32 to match size of target (4)" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC.v(57) " "Verilog HDL assignment warning at CC.v(57): truncated value with size 32 to match size of target (4)" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528196417913 "|CC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC.v(61) " "Verilog HDL assignment warning at CC.v(61): truncated value with size 32 to match size of target (4)" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528196417914 "|CC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC.v(65) " "Verilog HDL assignment warning at CC.v(65): truncated value with size 32 to match size of target (4)" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528196417914 "|CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_A CC.v(123) " "Verilog HDL Always Construct warning at CC.v(123): variable \"DATA_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528196417915 "|CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_B CC.v(124) " "Verilog HDL Always Construct warning at CC.v(124): variable \"DATA_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528196417915 "|CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_C CC.v(125) " "Verilog HDL Always Construct warning at CC.v(125): variable \"DATA_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528196417915 "|CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_D CC.v(126) " "Verilog HDL Always Construct warning at CC.v(126): variable \"DATA_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528196417915 "|CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_E CC.v(127) " "Verilog HDL Always Construct warning at CC.v(127): variable \"DATA_E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528196417915 "|CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_F CC.v(128) " "Verilog HDL Always Construct warning at CC.v(128): variable \"DATA_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528196417916 "|CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_G CC.v(129) " "Verilog HDL Always Construct warning at CC.v(129): variable \"DATA_G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528196417916 "|CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_H CC.v(130) " "Verilog HDL Always Construct warning at CC.v(130): variable \"DATA_H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CC.v" "" { Text "C:/Users/Administrator/Desktop/loigic_circuit _8bit_counter/CC.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528196417916 "|CC"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528196418443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528196418861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528196418861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528196418895 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528196418895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528196418895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528196418895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528196418918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 20:00:18 2018 " "Processing ended: Tue Jun 05 20:00:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528196418918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528196418918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528196418918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528196418918 ""}
