Analysis & Synthesis report for SOPC
Fri Feb 01 15:10:32 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0
 16. Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 17. Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 18. Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 19. Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 20. Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_bit_pipe:endofpacket_bit_pipe
 21. Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1
 22. Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_bit_pipe:endofpacket_bit_pipe
 27. Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated
 28. Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated
 29. Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated
 30. Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated
 31. Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 32. Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 33. Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 34. Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 35. Source assignments for CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1
 36. Source assignments for CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1
 37. Source assignments for CPU_System:inst|CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module:CPU_System_reset_clocks_0_sys_clk_out_domain_synch
 38. Source assignments for CPU_System:inst|CPU_System_reset_clk_0_domain_synch_module:CPU_System_reset_clk_0_domain_synch
 39. Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 40. Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 41. Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 42. Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 43. Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 44. Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 45. Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 46. Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 47. Parameter Settings for User Entity Instance: CPU_System:inst|clocks_0:the_clocks_0
 48. Parameter Settings for User Entity Instance: CPU_System:inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System
 49. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 50. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 52. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
 54. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
 56. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 57. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 58. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 59. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 60. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 61. Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
 62. Parameter Settings for User Entity Instance: CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 63. Parameter Settings for User Entity Instance: CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 64. altpll Parameter Settings by Entity Instance
 65. altsyncram Parameter Settings by Entity Instance
 66. scfifo Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "CPU_System:inst|CPU_System_reset_clk_0_domain_synch_module:CPU_System_reset_clk_0_domain_synch"
 68. Port Connectivity Checks: "CPU_System:inst|CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module:CPU_System_reset_clocks_0_sys_clk_out_domain_synch"
 69. Port Connectivity Checks: "CPU_System:inst|sysid:the_sysid"
 70. Port Connectivity Checks: "CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave"
 71. Port Connectivity Checks: "CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave"
 72. Port Connectivity Checks: "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 73. Port Connectivity Checks: "CPU_System:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
 74. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
 75. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
 76. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
 77. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1"
 78. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
 79. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
 80. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
 81. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
 82. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
 83. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
 84. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
 85. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
 86. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
 87. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
 88. Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
 89. Port Connectivity Checks: "CPU_System:inst|clocks_0:the_clocks_0"
 90. Port Connectivity Checks: "CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1"
 91. Port Connectivity Checks: "CPU_System:inst|CPU_System_clock_1_in_arbitrator:the_CPU_System_clock_1_in"
 92. Port Connectivity Checks: "CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0"
 93. Port Connectivity Checks: "CPU_System:inst|CPU_System_clock_0_in_arbitrator:the_CPU_System_clock_0_in"
 94. Elapsed Time Per Partition
 95. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 01 15:10:32 2013     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; SOPC                                      ;
; Top-level Entity Name              ; MyFirstSopc_Top                           ;
; Family                             ; Cyclone IV GX                             ;
; Total logic elements               ; 2,230                                     ;
;     Total combinational functions  ; 1,907                                     ;
;     Dedicated logic registers      ; 1,203                                     ;
; Total registers                    ; 1203                                      ;
; Total pins                         ; 78                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 11,264                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total GXB Receiver Channel PCS     ; 0                                         ;
; Total GXB Receiver Channel PMA     ; 0                                         ;
; Total GXB Transmitter Channel PCS  ; 0                                         ;
; Total GXB Transmitter Channel PMA  ; 0                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; MyFirstSopc_Top    ; SOPC               ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+-------------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                      ; Library ;
+-------------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------+---------+
; myfirstsopc_top.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/myfirstsopc_top.bdf                 ;         ;
; cpu_system.vhd                      ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_system.vhd                      ;         ;
; cpu_system_clock_0.vhd              ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_system_clock_0.vhd              ;         ;
; altera_std_synchronizer.v           ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/altera_std_synchronizer.v          ;         ;
; cpu_system_clock_1.vhd              ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_system_clock_1.vhd              ;         ;
; clocks_0.v                          ; yes             ; Auto-Found Verilog HDL File              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/clocks_0.v                          ;         ;
; altpll.tdf                          ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; aglobal121.inc                      ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                     ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; cpu_0.vhd                           ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_0.vhd                           ;         ;
; cpu_0_test_bench.vhd                ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_0_test_bench.vhd                ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                          ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                          ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                        ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_bjf1.tdf              ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/altsyncram_bjf1.tdf              ;         ;
; cpu_0_rf_ram_a.mif                  ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_0_rf_ram_a.mif                  ;         ;
; db/altsyncram_cjf1.tdf              ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/altsyncram_cjf1.tdf              ;         ;
; cpu_0_rf_ram_b.mif                  ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_0_rf_ram_b.mif                  ;         ;
; db/altsyncram_od72.tdf              ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/altsyncram_od72.tdf              ;         ;
; cpu_0_ociram_default_contents.mif   ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_0_ociram_default_contents.mif   ;         ;
; cpu_0_oci_test_bench.vhd            ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_0_oci_test_bench.vhd            ;         ;
; db/altsyncram_qd02.tdf              ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/altsyncram_qd02.tdf              ;         ;
; cpu_0_jtag_debug_module_wrapper.vhd ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_0_jtag_debug_module_wrapper.vhd ;         ;
; cpu_0_jtag_debug_module_tck.vhd     ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_0_jtag_debug_module_tck.vhd     ;         ;
; cpu_0_jtag_debug_module_sysclk.vhd  ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/cpu_0_jtag_debug_module_sysclk.vhd  ;         ;
; sld_virtual_jtag_basic.v            ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v           ;         ;
; jtag_uart_0.vhd                     ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/jtag_uart_0.vhd                     ;         ;
; scfifo.tdf                          ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf                         ;         ;
; a_regfifo.inc                       ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/a_regfifo.inc                      ;         ;
; a_dpfifo.inc                        ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/a_dpfifo.inc                       ;         ;
; a_i2fifo.inc                        ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/a_i2fifo.inc                       ;         ;
; a_fffifo.inc                        ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/a_fffifo.inc                       ;         ;
; a_f2fifo.inc                        ; yes             ; Megafunction                             ; c:/altera/12.1/quartus/libraries/megafunctions/a_f2fifo.inc                       ;         ;
; db/scfifo_dv21.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/scfifo_dv21.tdf                  ;         ;
; db/a_dpfifo_k531.tdf                ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/a_dpfifo_k531.tdf                ;         ;
; db/a_fefifo_7cf.tdf                 ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/a_fefifo_7cf.tdf                 ;         ;
; db/cntr_rj7.tdf                     ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/cntr_rj7.tdf                     ;         ;
; db/dpram_hp21.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/dpram_hp21.tdf                   ;         ;
; db/altsyncram_l5m1.tdf              ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/altsyncram_l5m1.tdf              ;         ;
; db/cntr_rrb.tdf                     ; yes             ; Auto-Generated Megafunction              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/db/cntr_rrb.tdf                     ;         ;
; alt_jtag_atlantic.v                 ; yes             ; Encrypted Megafunction                   ; c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                ;         ;
; lcd_0.vhd                           ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/lcd_0.vhd                           ;         ;
; pio_input_0.vhd                     ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/pio_input_0.vhd                     ;         ;
; pio_output_0.vhd                    ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/pio_output_0.vhd                    ;         ;
; pio_output_1.vhd                    ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/pio_output_1.vhd                    ;         ;
; sram_0.v                            ; yes             ; Auto-Found Verilog HDL File              ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/sram_0.v                            ;         ;
; sysid.vhd                           ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/sysid.vhd                           ;         ;
; timer_system.vhd                    ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/timer_system.vhd                    ;         ;
; timer_timestamp.vhd                 ; yes             ; Auto-Found VHDL File                     ; C:/Users/Becks Laptop/Documents/IHA/DSPC/LAB2/timer_timestamp.vhd                 ;         ;
; sld_hub.vhd                         ; yes             ; Encrypted Megafunction                   ; c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd                        ;         ;
; sld_jtag_hub.vhd                    ; yes             ; Encrypted Megafunction                   ; c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;         ;
; sld_rom_sr.vhd                      ; yes             ; Encrypted Megafunction                   ; c:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;         ;
+-------------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 78               ;
; Total memory bits        ; 11264            ;
; DSP block 9-bit elements ; 0                ;
; Total PLLs               ; 1                ;
;     -- PLLs              ; 1                ;
;                          ;                  ;
; Maximum fan-out          ; 1103             ;
; Total fan-out            ; 12838            ;
; Average fan-out          ; 3.76             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                             ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MyFirstSopc_Top                                                                                                                                      ; 1907 (1)          ; 1203 (0)     ; 11264       ; 0            ; 0       ; 0         ; 0         ; 78   ; 0            ; |MyFirstSopc_Top                                                                                                                                                                                                                                                                ;              ;
;    |CPU_System:inst|                                                                                                                                  ; 1747 (1)          ; 1106 (0)     ; 11264       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst                                                                                                                                                                                                                                                ;              ;
;       |CPU_System_clock_0:the_CPU_System_clock_0|                                                                                                     ; 32 (1)            ; 26 (4)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0                                                                                                                                                                                                      ;              ;
;          |CPU_System_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                             ;              ;
;          |CPU_System_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                          ;              ;
;          |CPU_System_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                            ;              ;
;          |CPU_System_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                         ;              ;
;          |CPU_System_clock_0_master_FSM:master_FSM|                                                                                                   ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_master_FSM:master_FSM                                                                                                                                                             ;              ;
;          |CPU_System_clock_0_slave_FSM:slave_FSM|                                                                                                     ; 19 (19)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_slave_FSM:slave_FSM                                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                  ;              ;
;       |CPU_System_clock_0_in_arbitrator:the_CPU_System_clock_0_in|                                                                                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_0_in_arbitrator:the_CPU_System_clock_0_in                                                                                                                                                                                     ;              ;
;       |CPU_System_clock_1:the_CPU_System_clock_1|                                                                                                     ; 23 (1)            ; 26 (4)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1                                                                                                                                                                                                      ;              ;
;          |CPU_System_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                             ;              ;
;          |CPU_System_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                          ;              ;
;          |CPU_System_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                            ;              ;
;          |CPU_System_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                         ;              ;
;          |CPU_System_clock_1_master_FSM:master_FSM|                                                                                                   ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_master_FSM:master_FSM                                                                                                                                                             ;              ;
;          |CPU_System_clock_1_slave_FSM:slave_FSM|                                                                                                     ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_slave_FSM:slave_FSM                                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                 ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                  ;              ;
;       |CPU_System_clock_1_in_arbitrator:the_CPU_System_clock_1_in|                                                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1_in_arbitrator:the_CPU_System_clock_1_in                                                                                                                                                                                     ;              ;
;       |CPU_System_clock_1_out_arbitrator:the_CPU_System_clock_1_out|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_clock_1_out_arbitrator:the_CPU_System_clock_1_out                                                                                                                                                                                   ;              ;
;       |CPU_System_reset_clk_0_domain_synch_module:CPU_System_reset_clk_0_domain_synch|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_reset_clk_0_domain_synch_module:CPU_System_reset_clk_0_domain_synch                                                                                                                                                                 ;              ;
;       |CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module:CPU_System_reset_clocks_0_sys_clk_out_domain_synch|                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module:CPU_System_reset_clocks_0_sys_clk_out_domain_synch                                                                                                                                   ;              ;
;       |clocks_0:the_clocks_0|                                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|clocks_0:the_clocks_0                                                                                                                                                                                                                          ;              ;
;          |altpll:DE_Clock_Generator_System|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System                                                                                                                                                                                         ;              ;
;       |clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave                                                                                                                                                                       ;              ;
;       |cpu_0:the_cpu_0|                                                                                                                               ; 917 (696)         ; 498 (313)    ; 10240       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                                                        ; 221 (16)          ; 184 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                                                     ; 102 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                                                    ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                                                          ; 92 (92)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                                                       ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                                                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                                                         ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                                               ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_od72:auto_generated|                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_bjf1:auto_generated|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_cjf1:auto_generated|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                                            ; 169 (169)         ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                                              ; 6 (6)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                                                ; 50 (50)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                                                   ; 146 (40)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                                            ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_dv21:auto_generated|                                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_k531:dpfifo|                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                        ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_rrb:rd_ptr_count|                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_rrb:wr_ptr|                                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr                                                                                         ;              ;
;                      |dpram_hp21:FIFOram|                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram                                                                                      ;              ;
;                         |altsyncram_l5m1:altsyncram1|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_dv21:auto_generated|                                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_k531:dpfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                        ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_rrb:rd_ptr_count|                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_rrb:wr_ptr|                                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr                                                                                         ;              ;
;                      |dpram_hp21:FIFOram|                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram                                                                                      ;              ;
;                         |altsyncram_l5m1:altsyncram1|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |lcd_0:the_lcd_0|                                                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|lcd_0:the_lcd_0                                                                                                                                                                                                                                ;              ;
;       |lcd_0_control_slave_arbitrator:the_lcd_0_control_slave|                                                                                        ; 22 (22)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave                                                                                                                                                                                         ;              ;
;       |pio_input_0:the_pio_input_0|                                                                                                                   ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|pio_input_0:the_pio_input_0                                                                                                                                                                                                                    ;              ;
;       |pio_input_0_s1_arbitrator:the_pio_input_0_s1|                                                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|pio_input_0_s1_arbitrator:the_pio_input_0_s1                                                                                                                                                                                                   ;              ;
;       |pio_output_0:the_pio_output_0|                                                                                                                 ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|pio_output_0:the_pio_output_0                                                                                                                                                                                                                  ;              ;
;       |pio_output_0_s1_arbitrator:the_pio_output_0_s1|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|pio_output_0_s1_arbitrator:the_pio_output_0_s1                                                                                                                                                                                                 ;              ;
;       |pio_output_1:the_pio_output_1|                                                                                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|pio_output_1:the_pio_output_1                                                                                                                                                                                                                  ;              ;
;       |pio_output_1_s1_arbitrator:the_pio_output_1_s1|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|pio_output_1_s1_arbitrator:the_pio_output_1_s1                                                                                                                                                                                                 ;              ;
;       |sram_0:the_sram_0|                                                                                                                             ; 5 (5)             ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|sram_0:the_sram_0                                                                                                                                                                                                                              ;              ;
;       |sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|                                                                              ; 75 (52)           ; 24 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave                                                                                                                                                                               ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|               ; 15 (15)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave                                                  ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave| ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave                                    ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                         ;              ;
;       |timer_system:the_timer_system|                                                                                                                 ; 123 (123)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|timer_system:the_timer_system                                                                                                                                                                                                                  ;              ;
;       |timer_system_s1_arbitrator:the_timer_system_s1|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|timer_system_s1_arbitrator:the_timer_system_s1                                                                                                                                                                                                 ;              ;
;       |timer_timestamp:the_timer_timestamp|                                                                                                           ; 128 (128)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|timer_timestamp:the_timer_timestamp                                                                                                                                                                                                            ;              ;
;       |timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|                                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1                                                                                                                                                                                           ;              ;
;    |sld_hub:auto_hub|                                                                                                                                 ; 159 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|sld_hub:auto_hub                                                                                                                                                                                                                                               ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                                  ; 158 (117)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                  ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                                                                    ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                          ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                        ;              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+
; Name                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; cpu_0_ociram_default_contents.mif ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; cpu_0_rf_ram_a.mif                ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; cpu_0_rf_ram_b.mif                ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                              ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CPU_System:inst|CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module:CPU_System_reset_clocks_0_sys_clk_out_domain_synch|data_out                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module:CPU_System_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1                                                                                                                                ; yes                                                              ; yes                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_reset_clk_0_domain_synch_module:CPU_System_reset_clk_0_domain_synch|data_out                                                                                                                                                                ; yes                                                              ; yes                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_reset_clk_0_domain_synch_module:CPU_System_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                              ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|master_nativeaddress                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_nativeaddress_d1                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|master_address                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_address_d1                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                                                   ; Lost fanout                                                                                                                                                                                                                      ;
; CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|d1_reasons_to_wait                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|pio_input_0:the_pio_input_0|readdata[8..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[3..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ipending_reg[3..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|R_ctrl_custom                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[0..6]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_wrap                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|clocks_0:the_clocks_0|readdata[1..7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[0,2,3,5,7,9,10,12,13,18,20..23,25..27,29,31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[0,2,3,5,7,9,10,12,13,18,20..23,25..27,29,31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata_p1[1..7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata[1..7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[3..31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[1..7]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[1..7]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[1..7]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                 ; Lost fanout                                                                                                                                                                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                                                                     ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                       ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                                     ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                       ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                                     ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                       ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                                     ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                       ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                                     ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                       ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                                     ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                       ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                                     ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                                      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                                                    ; Merged with CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]                                                                      ;
; CPU_System:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                                             ; Merged with CPU_System:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                            ;
; CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_addend[0]                                                                                                            ; Merged with CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_addend[1]                                                                                              ;
; CPU_System:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                                                 ; Merged with CPU_System:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                                    ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[1,4,6,8,11,14..17,19,24,28]                                                                                                                            ; Merged with CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[30]                                                                                                                                      ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[1,4,6,8,11,14..17,19,24,28]                                                                                                                               ; Merged with CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[30]                                                                                                                                         ;
; CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|full_1 ; Merged with CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|full_1 ;
; CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|full_0 ; Merged with CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|full_0 ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_master_FSM:master_FSM|internal_master_write1                                                                                                          ; Lost fanout                                                                                                                                                                                                                      ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_master_FSM:master_FSM|internal_master_write1                                                                                                          ; Lost fanout                                                                                                                                                                                                                      ;
; CPU_System:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[2]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_master_FSM:master_FSM|internal_master_read1                                                                                                           ; Merged with CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_master_FSM:master_FSM|master_state[1]                                                                                                   ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_master_FSM:master_FSM|master_state[1]                                                                                                                 ; Merged with CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_master_FSM:master_FSM|internal_master_read1                                                                                             ;
; Total Number of Removed Registers = 324                                                                                                                                                                                            ;                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; CPU_System:inst|clocks_0:the_clocks_0|readdata[7]                                                                                  ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata_p1[7],                                                        ;
;                                                                                                                                    ; due to stuck port data_in ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata[7],                                                           ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[7],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[7],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[7],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_master_FSM:master_FSM|internal_master_write1              ;
; CPU_System:inst|clocks_0:the_clocks_0|readdata[5]                                                                                  ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata_p1[5],                                                        ;
;                                                                                                                                    ; due to stuck port data_in ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata[5],                                                           ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[5],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[5],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[5]                                              ;
; CPU_System:inst|clocks_0:the_clocks_0|readdata[1]                                                                                  ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata_p1[1],                                                        ;
;                                                                                                                                    ; due to stuck port data_in ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata[1],                                                           ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[1],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[1],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[1]                                              ;
; CPU_System:inst|clocks_0:the_clocks_0|readdata[2]                                                                                  ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata_p1[2],                                                        ;
;                                                                                                                                    ; due to stuck port data_in ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata[2],                                                           ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[2],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[2],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[2]                                              ;
; CPU_System:inst|clocks_0:the_clocks_0|readdata[3]                                                                                  ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata_p1[3],                                                        ;
;                                                                                                                                    ; due to stuck port data_in ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata[3],                                                           ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[3],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[3],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[3]                                              ;
; CPU_System:inst|clocks_0:the_clocks_0|readdata[4]                                                                                  ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata_p1[4],                                                        ;
;                                                                                                                                    ; due to stuck port data_in ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata[4],                                                           ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[4],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[4],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[4]                                              ;
; CPU_System:inst|clocks_0:the_clocks_0|readdata[6]                                                                                  ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata_p1[6],                                                        ;
;                                                                                                                                    ; due to stuck port data_in ; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|slave_readdata[6],                                                           ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[6],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[6],                                             ;
;                                                                                                                                    ;                           ; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[6]                                              ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break, ;
;                                                                                                                                    ; due to stuck port data_in ; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[31]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[31],                                                          ;
;                                                                                                                                    ; due to stuck port data_in ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_master_FSM:master_FSM|internal_master_write1              ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[23]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[23]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[22]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[22]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[21]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[21]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[20]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[20]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[19]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[19]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[18]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[18]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[17]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[17]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[16]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[16]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[15]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[15]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[14]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[14]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[13]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[13]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[12]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[12]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[11]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[11]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[9]                                                                                   ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[9]                                                                                   ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[8]                                                                                   ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[8]                                                                                   ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[7]                                                                                   ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[7]                                                                                   ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[6]                                                                                   ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[6]                                                                                   ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[5]                                                                                   ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[5]                                                                                   ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[4]                                                                                   ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[4]                                                                                   ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[10]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[10]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1       ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state      ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[31]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[31]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[30]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[30]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[29]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[29]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[28]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[28]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[27]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[27]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[3]                                                                                   ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[3]                                                                                   ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[26]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[26]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[25]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[25]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|cpu_0:the_cpu_0|W_ienable_reg[24]                                                                                  ; Stuck at GND              ; CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[24]                                                                                  ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[29]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[29]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[27]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[27]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[26]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[26]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[25]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[25]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[23]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[23]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[22]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[22]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[21]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[21]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[20]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[20]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[18]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[18]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[13]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[13]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[12]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[12]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[10]                                                    ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[10]                                                           ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[9]                                                     ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[9]                                                            ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[7]                                                     ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[7]                                                            ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[5]                                                     ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[5]                                                            ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[3]                                                     ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[3]                                                            ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[2]                                                     ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[2]                                                            ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata_p1[0]                                                     ; Stuck at GND              ; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|slave_readdata[0]                                                            ;
;                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1203  ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 232   ;
; Number of registers using Asynchronous Clear ; 913   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 657   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU_System:inst|timer_system:the_timer_system|internal_counter[0]                                                                                                                                                                                ; 3       ;
; CPU_System:inst|timer_system:the_timer_system|internal_counter[1]                                                                                                                                                                                ; 3       ;
; CPU_System:inst|timer_system:the_timer_system|internal_counter[2]                                                                                                                                                                                ; 3       ;
; CPU_System:inst|timer_system:the_timer_system|internal_counter[3]                                                                                                                                                                                ; 3       ;
; CPU_System:inst|timer_system:the_timer_system|internal_counter[6]                                                                                                                                                                                ; 3       ;
; CPU_System:inst|timer_system:the_timer_system|internal_counter[8]                                                                                                                                                                                ; 3       ;
; CPU_System:inst|timer_system:the_timer_system|internal_counter[9]                                                                                                                                                                                ; 3       ;
; CPU_System:inst|timer_system:the_timer_system|internal_counter[14]                                                                                                                                                                               ; 3       ;
; CPU_System:inst|timer_system:the_timer_system|internal_counter[15]                                                                                                                                                                               ; 3       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|internal_counter[0]                                                                                                                                                                          ; 3       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|internal_counter[1]                                                                                                                                                                          ; 3       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|internal_counter[2]                                                                                                                                                                          ; 3       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|internal_counter[3]                                                                                                                                                                          ; 3       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|internal_counter[6]                                                                                                                                                                          ; 3       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|internal_counter[8]                                                                                                                                                                          ; 3       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|internal_counter[9]                                                                                                                                                                          ; 3       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|internal_counter[14]                                                                                                                                                                         ; 3       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|internal_counter[15]                                                                                                                                                                         ; 3       ;
; CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest                                                                                                                                        ; 25      ;
; CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|fifo_contains_ones_n               ; 2       ;
; CPU_System:inst|cpu_0:the_cpu_0|internal_i_read                                                                                                                                                                                                  ; 11      ;
; CPU_System:inst|cpu_0:the_cpu_0|F_pc[17]                                                                                                                                                                                                         ; 9       ;
; CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|fifo_contains_ones_n ; 4       ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_slave_FSM:slave_FSM|slave_state[0]                                                                                                                                  ; 7       ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest                                                                                                                                                                              ; 1       ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_slave_FSM:slave_FSM|slave_state[0]                                                                                                                                  ; 8       ;
; CPU_System:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                             ; 6       ;
; CPU_System:inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                   ; 9       ;
; CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_reg_firsttransfer                                                                                                                      ; 1       ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                             ; 11      ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[1]                                                                                                   ; 2       ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]                                                                                                   ; 2       ;
; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]                                                                                                   ; 2       ;
; CPU_System:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                         ; 2       ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                                ; 3       ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                 ; 3       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|period_l_register[15]                                                                                                                                                                        ; 2       ;
; CPU_System:inst|timer_system:the_timer_system|period_l_register[15]                                                                                                                                                                              ; 2       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|period_l_register[14]                                                                                                                                                                        ; 2       ;
; CPU_System:inst|timer_system:the_timer_system|period_l_register[14]                                                                                                                                                                              ; 2       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|period_l_register[9]                                                                                                                                                                         ; 2       ;
; CPU_System:inst|timer_system:the_timer_system|period_l_register[9]                                                                                                                                                                               ; 2       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|period_l_register[8]                                                                                                                                                                         ; 2       ;
; CPU_System:inst|timer_system:the_timer_system|period_l_register[8]                                                                                                                                                                               ; 2       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|period_l_register[6]                                                                                                                                                                         ; 2       ;
; CPU_System:inst|timer_system:the_timer_system|period_l_register[6]                                                                                                                                                                               ; 2       ;
; CPU_System:inst|timer_system:the_timer_system|period_l_register[3]                                                                                                                                                                               ; 2       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|period_l_register[3]                                                                                                                                                                         ; 2       ;
; CPU_System:inst|timer_system:the_timer_system|period_l_register[2]                                                                                                                                                                               ; 2       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|period_l_register[2]                                                                                                                                                                         ; 2       ;
; CPU_System:inst|timer_system:the_timer_system|period_l_register[1]                                                                                                                                                                               ; 2       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|period_l_register[1]                                                                                                                                                                         ; 2       ;
; CPU_System:inst|timer_system:the_timer_system|period_l_register[0]                                                                                                                                                                               ; 2       ;
; CPU_System:inst|timer_timestamp:the_timer_timestamp|period_l_register[0]                                                                                                                                                                         ; 2       ;
; CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_master_FSM:master_FSM|master_state[0]                                                                                                                               ; 5       ;
; CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_master_FSM:master_FSM|master_state[0]                                                                                                                               ; 6       ;
; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                     ; 3       ;
; Total number of inverted registers = 60                                                                                                                                                                                                          ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|internal_d_byteenable[1]                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|E_src2[13]                                                                                                                                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|E_src1[22]                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|E_src1[6]                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|E_shift_rot_result[1]                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|D_iw[25]                                                                                                                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|F_pc[9]                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|av_ld_byte2_data[3]                                                                                                                                                                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|W_alu_result[8]                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|E_src2[20]                                                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|W_control_rd_data[1]                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[9]                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave|lcd_0_control_slave_wait_counter[4]                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[29]                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|d_writedata[28]                                                                                                                                                                                                 ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|W_alu_result[27]                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[37]                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[33]                             ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[6]                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[17]                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[7]                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|internal_d_byteenable[3]                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[4]                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MyFirstSopc_Top|CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|E_logic_result[5]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MyFirstSopc_Top|CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter_next_value[2]                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |MyFirstSopc_Top|CPU_System:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]                                                                                                          ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|W_rf_wr_data[27]                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|W_rf_wr_data[2]                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |MyFirstSopc_Top|CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|A_WE_StdLogicVector               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |MyFirstSopc_Top|CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|A_WE_StdLogicVector ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MyFirstSopc_Top|CPU_System:inst|cpu_0:the_cpu_0|D_dst_regnum[2]                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                              ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                       ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |MyFirstSopc_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0 ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress~reg0                     ;
+-------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1 ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                     ;
+-------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module:CPU_System_reset_clocks_0_sys_clk_out_domain_synch ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                    ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_System:inst|CPU_System_reset_clk_0_domain_synch_module:CPU_System_reset_clk_0_domain_synch ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                      ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|clocks_0:the_clocks_0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; SYS_CLK_MULT   ; 1     ; Signed Integer                                            ;
; SYS_CLK_DIV    ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                            ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                         ;
; PLL_TYPE                      ; FAST              ; Untyped                                                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                         ;
; LOCK_LOW                      ; 1                 ; Untyped                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                         ;
; SKIP_VCO                      ; OFF               ; Untyped                                                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                         ;
; BANDWIDTH                     ; 0                 ; Untyped                                                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                  ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK2_PHASE_SHIFT              ; 20000             ; Untyped                                                         ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                         ;
; VCO_MIN                       ; 0                 ; Untyped                                                         ;
; VCO_MAX                       ; 0                 ; Untyped                                                         ;
; VCO_CENTER                    ; 0                 ; Untyped                                                         ;
; PFD_MIN                       ; 0                 ; Untyped                                                         ;
; PFD_MAX                       ; 0                 ; Untyped                                                         ;
; M_INITIAL                     ; 0                 ; Untyped                                                         ;
; M                             ; 0                 ; Untyped                                                         ;
; N                             ; 1                 ; Untyped                                                         ;
; M2                            ; 1                 ; Untyped                                                         ;
; N2                            ; 1                 ; Untyped                                                         ;
; SS                            ; 1                 ; Untyped                                                         ;
; C0_HIGH                       ; 0                 ; Untyped                                                         ;
; C1_HIGH                       ; 0                 ; Untyped                                                         ;
; C2_HIGH                       ; 0                 ; Untyped                                                         ;
; C3_HIGH                       ; 0                 ; Untyped                                                         ;
; C4_HIGH                       ; 0                 ; Untyped                                                         ;
; C5_HIGH                       ; 0                 ; Untyped                                                         ;
; C6_HIGH                       ; 0                 ; Untyped                                                         ;
; C7_HIGH                       ; 0                 ; Untyped                                                         ;
; C8_HIGH                       ; 0                 ; Untyped                                                         ;
; C9_HIGH                       ; 0                 ; Untyped                                                         ;
; C0_LOW                        ; 0                 ; Untyped                                                         ;
; C1_LOW                        ; 0                 ; Untyped                                                         ;
; C2_LOW                        ; 0                 ; Untyped                                                         ;
; C3_LOW                        ; 0                 ; Untyped                                                         ;
; C4_LOW                        ; 0                 ; Untyped                                                         ;
; C5_LOW                        ; 0                 ; Untyped                                                         ;
; C6_LOW                        ; 0                 ; Untyped                                                         ;
; C7_LOW                        ; 0                 ; Untyped                                                         ;
; C8_LOW                        ; 0                 ; Untyped                                                         ;
; C9_LOW                        ; 0                 ; Untyped                                                         ;
; C0_INITIAL                    ; 0                 ; Untyped                                                         ;
; C1_INITIAL                    ; 0                 ; Untyped                                                         ;
; C2_INITIAL                    ; 0                 ; Untyped                                                         ;
; C3_INITIAL                    ; 0                 ; Untyped                                                         ;
; C4_INITIAL                    ; 0                 ; Untyped                                                         ;
; C5_INITIAL                    ; 0                 ; Untyped                                                         ;
; C6_INITIAL                    ; 0                 ; Untyped                                                         ;
; C7_INITIAL                    ; 0                 ; Untyped                                                         ;
; C8_INITIAL                    ; 0                 ; Untyped                                                         ;
; C9_INITIAL                    ; 0                 ; Untyped                                                         ;
; C0_MODE                       ; BYPASS            ; Untyped                                                         ;
; C1_MODE                       ; BYPASS            ; Untyped                                                         ;
; C2_MODE                       ; BYPASS            ; Untyped                                                         ;
; C3_MODE                       ; BYPASS            ; Untyped                                                         ;
; C4_MODE                       ; BYPASS            ; Untyped                                                         ;
; C5_MODE                       ; BYPASS            ; Untyped                                                         ;
; C6_MODE                       ; BYPASS            ; Untyped                                                         ;
; C7_MODE                       ; BYPASS            ; Untyped                                                         ;
; C8_MODE                       ; BYPASS            ; Untyped                                                         ;
; C9_MODE                       ; BYPASS            ; Untyped                                                         ;
; C0_PH                         ; 0                 ; Untyped                                                         ;
; C1_PH                         ; 0                 ; Untyped                                                         ;
; C2_PH                         ; 0                 ; Untyped                                                         ;
; C3_PH                         ; 0                 ; Untyped                                                         ;
; C4_PH                         ; 0                 ; Untyped                                                         ;
; C5_PH                         ; 0                 ; Untyped                                                         ;
; C6_PH                         ; 0                 ; Untyped                                                         ;
; C7_PH                         ; 0                 ; Untyped                                                         ;
; C8_PH                         ; 0                 ; Untyped                                                         ;
; C9_PH                         ; 0                 ; Untyped                                                         ;
; L0_HIGH                       ; 1                 ; Untyped                                                         ;
; L1_HIGH                       ; 1                 ; Untyped                                                         ;
; G0_HIGH                       ; 1                 ; Untyped                                                         ;
; G1_HIGH                       ; 1                 ; Untyped                                                         ;
; G2_HIGH                       ; 1                 ; Untyped                                                         ;
; G3_HIGH                       ; 1                 ; Untyped                                                         ;
; E0_HIGH                       ; 1                 ; Untyped                                                         ;
; E1_HIGH                       ; 1                 ; Untyped                                                         ;
; E2_HIGH                       ; 1                 ; Untyped                                                         ;
; E3_HIGH                       ; 1                 ; Untyped                                                         ;
; L0_LOW                        ; 1                 ; Untyped                                                         ;
; L1_LOW                        ; 1                 ; Untyped                                                         ;
; G0_LOW                        ; 1                 ; Untyped                                                         ;
; G1_LOW                        ; 1                 ; Untyped                                                         ;
; G2_LOW                        ; 1                 ; Untyped                                                         ;
; G3_LOW                        ; 1                 ; Untyped                                                         ;
; E0_LOW                        ; 1                 ; Untyped                                                         ;
; E1_LOW                        ; 1                 ; Untyped                                                         ;
; E2_LOW                        ; 1                 ; Untyped                                                         ;
; E3_LOW                        ; 1                 ; Untyped                                                         ;
; L0_INITIAL                    ; 1                 ; Untyped                                                         ;
; L1_INITIAL                    ; 1                 ; Untyped                                                         ;
; G0_INITIAL                    ; 1                 ; Untyped                                                         ;
; G1_INITIAL                    ; 1                 ; Untyped                                                         ;
; G2_INITIAL                    ; 1                 ; Untyped                                                         ;
; G3_INITIAL                    ; 1                 ; Untyped                                                         ;
; E0_INITIAL                    ; 1                 ; Untyped                                                         ;
; E1_INITIAL                    ; 1                 ; Untyped                                                         ;
; E2_INITIAL                    ; 1                 ; Untyped                                                         ;
; E3_INITIAL                    ; 1                 ; Untyped                                                         ;
; L0_MODE                       ; BYPASS            ; Untyped                                                         ;
; L1_MODE                       ; BYPASS            ; Untyped                                                         ;
; G0_MODE                       ; BYPASS            ; Untyped                                                         ;
; G1_MODE                       ; BYPASS            ; Untyped                                                         ;
; G2_MODE                       ; BYPASS            ; Untyped                                                         ;
; G3_MODE                       ; BYPASS            ; Untyped                                                         ;
; E0_MODE                       ; BYPASS            ; Untyped                                                         ;
; E1_MODE                       ; BYPASS            ; Untyped                                                         ;
; E2_MODE                       ; BYPASS            ; Untyped                                                         ;
; E3_MODE                       ; BYPASS            ; Untyped                                                         ;
; L0_PH                         ; 0                 ; Untyped                                                         ;
; L1_PH                         ; 0                 ; Untyped                                                         ;
; G0_PH                         ; 0                 ; Untyped                                                         ;
; G1_PH                         ; 0                 ; Untyped                                                         ;
; G2_PH                         ; 0                 ; Untyped                                                         ;
; G3_PH                         ; 0                 ; Untyped                                                         ;
; E0_PH                         ; 0                 ; Untyped                                                         ;
; E1_PH                         ; 0                 ; Untyped                                                         ;
; E2_PH                         ; 0                 ; Untyped                                                         ;
; E3_PH                         ; 0                 ; Untyped                                                         ;
; M_PH                          ; 0                 ; Untyped                                                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                         ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                         ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                  ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                      ;
+----------------+--------------------+-------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                    ;
+----------------+--------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_bjf1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                      ;
+----------------+--------------------+-------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                    ;
+----------------+--------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_cjf1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                 ;
+----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                               ;
+----------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                       ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX                     ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_od72                   ; Untyped                                                                                                                                                                                    ;
+------------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                     ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qd02      ; Untyped                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                 ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                               ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                      ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                            ;
; lpm_width               ; 8             ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                   ;
; USE_EAB                 ; ON            ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_dv21   ; Untyped                                                                                                   ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                      ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                            ;
; lpm_width               ; 8             ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                   ;
; USE_EAB                 ; ON            ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_dv21   ; Untyped                                                                                                   ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; CPU_System:inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; FAST                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                          ;
; Entity Instance                           ; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                  ;
; Entity Instance                           ; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                  ;
; Entity Instance                           ; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                   ;
; Entity Instance                           ; CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                      ;
; Entity Instance            ; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
; Entity Instance            ; CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|CPU_System_reset_clk_0_domain_synch_module:CPU_System_reset_clk_0_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module:CPU_System_reset_clocks_0_sys_clk_out_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|sysid:the_sysid" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; clock ; Input ; Info     ; Stuck at GND                     ;
+-------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                           ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                           ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                             ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                             ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                        ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; clocken1 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; q_a      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; q_b      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                               ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench" ;
+-----------------+-------+----------+--------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                      ;
+-----------------+-------+----------+--------------------------------------------------------------+
; f_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                 ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                 ;
+-----------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|clocks_0:the_clocks_0"                                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1" ;
+--------------------+-------+----------+-----------------------------------------------+
; Port               ; Type  ; Severity ; Details                                       ;
+--------------------+-------+----------+-----------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                  ;
+--------------------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|CPU_System_clock_1_in_arbitrator:the_CPU_System_clock_1_in"                                              ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                      ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; cpu_system_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0"                                          ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_System:inst|CPU_System_clock_0_in_arbitrator:the_CPU_System_clock_0_in"                                              ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                      ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; cpu_system_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:09     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri Feb 01 15:10:14 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SOPC -c SOPC
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Warning (12125): Using design file myfirstsopc_top.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MyFirstSopc_Top
Info (12127): Elaborating entity "MyFirstSopc_Top" for the top level hierarchy
Warning (12125): Using design file cpu_system.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project
    Info (12022): Found design unit 1: CPU_System_clock_0_in_arbitrator-europa
    Info (12022): Found design unit 2: CPU_System_clock_0_out_arbitrator-europa
    Info (12022): Found design unit 3: CPU_System_clock_1_in_arbitrator-europa
    Info (12022): Found design unit 4: CPU_System_clock_1_out_arbitrator-europa
    Info (12022): Found design unit 5: clocks_0_avalon_clocks_slave_arbitrator-europa
    Info (12022): Found design unit 6: cpu_0_jtag_debug_module_arbitrator-europa
    Info (12022): Found design unit 7: cpu_0_data_master_arbitrator-europa
    Info (12022): Found design unit 8: cpu_0_instruction_master_arbitrator-europa
    Info (12022): Found design unit 9: jtag_uart_0_avalon_jtag_slave_arbitrator-europa
    Info (12022): Found design unit 10: lcd_0_control_slave_arbitrator-europa
    Info (12022): Found design unit 11: pio_input_0_s1_arbitrator-europa
    Info (12022): Found design unit 12: pio_output_0_s1_arbitrator-europa
    Info (12022): Found design unit 13: pio_output_1_s1_arbitrator-europa
    Info (12022): Found design unit 14: rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module-europa
    Info (12022): Found design unit 15: rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module-europa
    Info (12022): Found design unit 16: sram_0_avalon_sram_slave_arbitrator-europa
    Info (12022): Found design unit 17: sysid_control_slave_arbitrator-europa
    Info (12022): Found design unit 18: timer_system_s1_arbitrator-europa
    Info (12022): Found design unit 19: timer_timestamp_s1_arbitrator-europa
    Info (12022): Found design unit 20: CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module-europa
    Info (12022): Found design unit 21: CPU_System_reset_clk_0_domain_synch_module-europa
    Info (12022): Found design unit 22: CPU_System-europa
    Info (12023): Found entity 1: CPU_System_clock_0_in_arbitrator
    Info (12023): Found entity 2: CPU_System_clock_0_out_arbitrator
    Info (12023): Found entity 3: CPU_System_clock_1_in_arbitrator
    Info (12023): Found entity 4: CPU_System_clock_1_out_arbitrator
    Info (12023): Found entity 5: clocks_0_avalon_clocks_slave_arbitrator
    Info (12023): Found entity 6: cpu_0_jtag_debug_module_arbitrator
    Info (12023): Found entity 7: cpu_0_data_master_arbitrator
    Info (12023): Found entity 8: cpu_0_instruction_master_arbitrator
    Info (12023): Found entity 9: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 10: lcd_0_control_slave_arbitrator
    Info (12023): Found entity 11: pio_input_0_s1_arbitrator
    Info (12023): Found entity 12: pio_output_0_s1_arbitrator
    Info (12023): Found entity 13: pio_output_1_s1_arbitrator
    Info (12023): Found entity 14: rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module
    Info (12023): Found entity 15: rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module
    Info (12023): Found entity 16: sram_0_avalon_sram_slave_arbitrator
    Info (12023): Found entity 17: sysid_control_slave_arbitrator
    Info (12023): Found entity 18: timer_system_s1_arbitrator
    Info (12023): Found entity 19: timer_timestamp_s1_arbitrator
    Info (12023): Found entity 20: CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module
    Info (12023): Found entity 21: CPU_System_reset_clk_0_domain_synch_module
    Info (12023): Found entity 22: CPU_System
Info (12128): Elaborating entity "CPU_System" for hierarchy "CPU_System:inst"
Info (12128): Elaborating entity "CPU_System_clock_0_in_arbitrator" for hierarchy "CPU_System:inst|CPU_System_clock_0_in_arbitrator:the_CPU_System_clock_0_in"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(64): used implicit default value for signal "cpu_0_data_master_read_data_valid_CPU_System_clock_0_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "CPU_System_clock_0_out_arbitrator" for hierarchy "CPU_System:inst|CPU_System_clock_0_out_arbitrator:the_CPU_System_clock_0_out"
Warning (12125): Using design file cpu_system_clock_0.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info (12022): Found design unit 1: CPU_System_clock_0_edge_to_pulse-europa
    Info (12022): Found design unit 2: CPU_System_clock_0_slave_FSM-europa
    Info (12022): Found design unit 3: CPU_System_clock_0_master_FSM-europa
    Info (12022): Found design unit 4: CPU_System_clock_0_bit_pipe-europa
    Info (12022): Found design unit 5: CPU_System_clock_0-europa
    Info (12023): Found entity 1: CPU_System_clock_0_edge_to_pulse
    Info (12023): Found entity 2: CPU_System_clock_0_slave_FSM
    Info (12023): Found entity 3: CPU_System_clock_0_master_FSM
    Info (12023): Found entity 4: CPU_System_clock_0_bit_pipe
    Info (12023): Found entity 5: CPU_System_clock_0
Info (12128): Elaborating entity "CPU_System_clock_0" for hierarchy "CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "CPU_System_clock_0_edge_to_pulse" for hierarchy "CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "CPU_System_clock_0_slave_FSM" for hierarchy "CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "CPU_System_clock_0_master_FSM" for hierarchy "CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_master_FSM:master_FSM"
Info (12128): Elaborating entity "CPU_System_clock_0_bit_pipe" for hierarchy "CPU_System:inst|CPU_System_clock_0:the_CPU_System_clock_0|CPU_System_clock_0_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "CPU_System_clock_1_in_arbitrator" for hierarchy "CPU_System:inst|CPU_System_clock_1_in_arbitrator:the_CPU_System_clock_1_in"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(531): used implicit default value for signal "cpu_0_data_master_read_data_valid_CPU_System_clock_1_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "CPU_System_clock_1_out_arbitrator" for hierarchy "CPU_System:inst|CPU_System_clock_1_out_arbitrator:the_CPU_System_clock_1_out"
Warning (12125): Using design file cpu_system_clock_1.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info (12022): Found design unit 1: CPU_System_clock_1_edge_to_pulse-europa
    Info (12022): Found design unit 2: CPU_System_clock_1_slave_FSM-europa
    Info (12022): Found design unit 3: CPU_System_clock_1_master_FSM-europa
    Info (12022): Found design unit 4: CPU_System_clock_1_bit_pipe-europa
    Info (12022): Found design unit 5: CPU_System_clock_1-europa
    Info (12023): Found entity 1: CPU_System_clock_1_edge_to_pulse
    Info (12023): Found entity 2: CPU_System_clock_1_slave_FSM
    Info (12023): Found entity 3: CPU_System_clock_1_master_FSM
    Info (12023): Found entity 4: CPU_System_clock_1_bit_pipe
    Info (12023): Found entity 5: CPU_System_clock_1
Info (12128): Elaborating entity "CPU_System_clock_1" for hierarchy "CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1"
Info (12128): Elaborating entity "CPU_System_clock_1_edge_to_pulse" for hierarchy "CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "CPU_System_clock_1_slave_FSM" for hierarchy "CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "CPU_System_clock_1_master_FSM" for hierarchy "CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_master_FSM:master_FSM"
Info (12128): Elaborating entity "CPU_System_clock_1_bit_pipe" for hierarchy "CPU_System:inst|CPU_System_clock_1:the_CPU_System_clock_1|CPU_System_clock_1_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "clocks_0_avalon_clocks_slave_arbitrator" for hierarchy "CPU_System:inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave"
Warning (12125): Using design file clocks_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clocks_0
Info (12128): Elaborating entity "clocks_0" for hierarchy "CPU_System:inst|clocks_0:the_clocks_0"
Warning (10858): Verilog HDL warning at clocks_0.v(97): object audio_clk_locked used but never assigned
Warning (10030): Net "audio_clk_locked" at clocks_0.v(97) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "altpll" for hierarchy "CPU_System:inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System"
Info (12130): Elaborated megafunction instantiation "CPU_System:inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System"
Info (12133): Instantiated megafunction "CPU_System:inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "20000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "CPU_System:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(1258): used implicit default value for signal "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(1262): used implicit default value for signal "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "CPU_System:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file cpu_0.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project
    Info (12022): Found design unit 1: cpu_0_register_bank_a_module-europa
    Info (12022): Found design unit 2: cpu_0_register_bank_b_module-europa
    Info (12022): Found design unit 3: cpu_0_nios2_oci_debug-europa
    Info (12022): Found design unit 4: cpu_0_ociram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 5: cpu_0_nios2_ocimem-europa
    Info (12022): Found design unit 6: cpu_0_nios2_avalon_reg-europa
    Info (12022): Found design unit 7: cpu_0_nios2_oci_break-europa
    Info (12022): Found design unit 8: cpu_0_nios2_oci_xbrk-europa
    Info (12022): Found design unit 9: cpu_0_nios2_oci_dbrk-europa
    Info (12022): Found design unit 10: cpu_0_nios2_oci_itrace-europa
    Info (12022): Found design unit 11: cpu_0_nios2_oci_td_mode-europa
    Info (12022): Found design unit 12: cpu_0_nios2_oci_dtrace-europa
    Info (12022): Found design unit 13: cpu_0_nios2_oci_compute_tm_count-europa
    Info (12022): Found design unit 14: cpu_0_nios2_oci_fifowp_inc-europa
    Info (12022): Found design unit 15: cpu_0_nios2_oci_fifocount_inc-europa
    Info (12022): Found design unit 16: cpu_0_nios2_oci_fifo-europa
    Info (12022): Found design unit 17: cpu_0_nios2_oci_pib-europa
    Info (12022): Found design unit 18: cpu_0_traceram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 19: cpu_0_nios2_oci_im-europa
    Info (12022): Found design unit 20: cpu_0_nios2_performance_monitors-europa
    Info (12022): Found design unit 21: cpu_0_nios2_oci-europa
    Info (12022): Found design unit 22: cpu_0-europa
    Info (12023): Found entity 1: cpu_0_register_bank_a_module
    Info (12023): Found entity 2: cpu_0_register_bank_b_module
    Info (12023): Found entity 3: cpu_0_nios2_oci_debug
    Info (12023): Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: cpu_0_nios2_ocimem
    Info (12023): Found entity 6: cpu_0_nios2_avalon_reg
    Info (12023): Found entity 7: cpu_0_nios2_oci_break
    Info (12023): Found entity 8: cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 9: cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 10: cpu_0_nios2_oci_itrace
    Info (12023): Found entity 11: cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 12: cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 13: cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: cpu_0_nios2_oci_fifo
    Info (12023): Found entity 17: cpu_0_nios2_oci_pib
    Info (12023): Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: cpu_0_nios2_oci_im
    Info (12023): Found entity 20: cpu_0_nios2_performance_monitors
    Info (12023): Found entity 21: cpu_0_nios2_oci
    Info (12023): Found entity 22: cpu_0
Info (12128): Elaborating entity "cpu_0" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0"
Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4402): used implicit default value for signal "W_vinst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4453): used implicit default value for signal "test_ending" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_test_bench-europa
    Info (12023): Found entity 1: cpu_0_test_bench
Info (12128): Elaborating entity "cpu_0_test_bench" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info (12128): Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bjf1.tdf
    Info (12023): Found entity 1: altsyncram_bjf1
Info (12128): Elaborating entity "altsyncram_bjf1" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjf1.tdf
    Info (12023): Found entity 1: altsyncram_cjf1
Info (12128): Elaborating entity "altsyncram_cjf1" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_oci" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info (12128): Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_od72.tdf
    Info (12023): Found entity 1: altsyncram_od72
Info (12128): Elaborating entity "altsyncram_od72" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_oci_test_bench-europa
    Info (12023): Found entity 1: cpu_0_oci_test_bench
Info (12128): Elaborating entity "cpu_0_oci_test_bench" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (10296): VHDL warning at cpu_0.vhd(2889): ignored assignment of value to null range
Info (12128): Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Warning (10296): VHDL warning at cpu_0.vhd(2635): ignored assignment of value to null range
Warning (10296): VHDL warning at cpu_0.vhd(2711): ignored assignment of value to null range
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qd02.tdf
    Info (12023): Found entity 1: altsyncram_qd02
Info (12128): Elaborating entity "altsyncram_qd02" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated"
Warning (12125): Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range
Warning (12125): Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_tck-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Warning (12125): Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "CPU_System:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(2134): used implicit default value for signal "cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: jtag_uart_0_log_module-europa
    Info (12022): Found design unit 2: jtag_uart_0_sim_scfifo_w-europa
    Info (12022): Found design unit 3: jtag_uart_0_scfifo_w-europa
    Info (12022): Found design unit 4: jtag_uart_0_drom_module-europa
    Info (12022): Found design unit 5: jtag_uart_0_sim_scfifo_r-europa
    Info (12022): Found design unit 6: jtag_uart_0_scfifo_r-europa
    Info (12022): Found design unit 7: jtag_uart_0-europa
    Info (12023): Found entity 1: jtag_uart_0_log_module
    Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: jtag_uart_0_drom_module
    Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: jtag_uart_0
Info (12128): Elaborating entity "jtag_uart_0" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_dv21.tdf
    Info (12023): Found entity 1: scfifo_dv21
Info (12128): Elaborating entity "scfifo_dv21" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k531.tdf
    Info (12023): Found entity 1: a_dpfifo_k531
Info (12128): Elaborating entity "a_dpfifo_k531" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_hp21.tdf
    Info (12023): Found entity 1: dpram_hp21
Info (12128): Elaborating entity "dpram_hp21" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l5m1.tdf
    Info (12023): Found entity 1: altsyncram_l5m1
Info (12128): Elaborating entity "altsyncram_l5m1" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf
    Info (12023): Found entity 1: cntr_rrb
Info (12128): Elaborating entity "cntr_rrb" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "CPU_System:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "lcd_0_control_slave_arbitrator" for hierarchy "CPU_System:inst|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(2390): used implicit default value for signal "cpu_0_data_master_read_data_valid_lcd_0_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file lcd_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lcd_0-europa
    Info (12023): Found entity 1: lcd_0
Info (12128): Elaborating entity "lcd_0" for hierarchy "CPU_System:inst|lcd_0:the_lcd_0"
Info (12128): Elaborating entity "pio_input_0_s1_arbitrator" for hierarchy "CPU_System:inst|pio_input_0_s1_arbitrator:the_pio_input_0_s1"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(2653): used implicit default value for signal "cpu_0_data_master_read_data_valid_pio_input_0_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file pio_input_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pio_input_0-europa
    Info (12023): Found entity 1: pio_input_0
Info (12128): Elaborating entity "pio_input_0" for hierarchy "CPU_System:inst|pio_input_0:the_pio_input_0"
Info (12128): Elaborating entity "pio_output_0_s1_arbitrator" for hierarchy "CPU_System:inst|pio_output_0_s1_arbitrator:the_pio_output_0_s1"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(2883): used implicit default value for signal "cpu_0_data_master_read_data_valid_pio_output_0_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file pio_output_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pio_output_0-europa
    Info (12023): Found entity 1: pio_output_0
Info (12128): Elaborating entity "pio_output_0" for hierarchy "CPU_System:inst|pio_output_0:the_pio_output_0"
Info (12128): Elaborating entity "pio_output_1_s1_arbitrator" for hierarchy "CPU_System:inst|pio_output_1_s1_arbitrator:the_pio_output_1_s1"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(3121): used implicit default value for signal "cpu_0_data_master_read_data_valid_pio_output_1_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file pio_output_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pio_output_1-europa
    Info (12023): Found entity 1: pio_output_1
Info (12128): Elaborating entity "pio_output_1" for hierarchy "CPU_System:inst|pio_output_1:the_pio_output_1"
Info (12128): Elaborating entity "sram_0_avalon_sram_slave_arbitrator" for hierarchy "CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module" for hierarchy "CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module" for hierarchy "CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sram_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sram_0
Info (12128): Elaborating entity "sram_0" for hierarchy "CPU_System:inst|sram_0:the_sram_0"
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "CPU_System:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(4191): used implicit default value for signal "CPU_System_clock_1_out_read_data_valid_sysid_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sysid-europa
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "CPU_System:inst|sysid:the_sysid"
Info (12128): Elaborating entity "timer_system_s1_arbitrator" for hierarchy "CPU_System:inst|timer_system_s1_arbitrator:the_timer_system_s1"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(4420): used implicit default value for signal "cpu_0_data_master_read_data_valid_timer_system_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file timer_system.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: timer_system-europa
    Info (12023): Found entity 1: timer_system
Info (12128): Elaborating entity "timer_system" for hierarchy "CPU_System:inst|timer_system:the_timer_system"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "timer_timestamp_s1_arbitrator" for hierarchy "CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1"
Warning (10541): VHDL Signal Declaration warning at cpu_system.vhd(4662): used implicit default value for signal "cpu_0_data_master_read_data_valid_timer_timestamp_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file timer_timestamp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: timer_timestamp-europa
    Info (12023): Found entity 1: timer_timestamp
Info (12128): Elaborating entity "timer_timestamp" for hierarchy "CPU_System:inst|timer_timestamp:the_timer_timestamp"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module" for hierarchy "CPU_System:inst|CPU_System_reset_clocks_0_sys_clk_out_domain_synch_module:CPU_System_reset_clocks_0_sys_clk_out_domain_synch"
Info (12128): Elaborating entity "CPU_System_reset_clk_0_domain_synch_module" for hierarchy "CPU_System:inst|CPU_System_reset_clk_0_domain_synch_module:CPU_System_reset_clk_0_domain_synch"
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_System" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[35]"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "CPU_System:inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|pll" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (21057): Implemented 2491 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 2295 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 134 warnings
    Info: Peak virtual memory: 603 megabytes
    Info: Processing ended: Fri Feb 01 15:10:32 2013
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:18


