Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 06 18:01:30 2019
| Host         : CORSAIRONE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file async_245_fifo_control_sets_placed.rpt
| Design       : async_245_fifo
| Device       : xc7a15t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    57 |
| Unused register locations in slices containing registers |   203 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             116 |           65 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             297 |          139 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------+----------------------+------------------+----------------+
|   Clock Signal   |              Enable Signal             |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------+----------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | USB_Handle/o_wr_i_1_n_0                | SYS_RST/sys_rst      |                1 |              1 |
|  i_clk_IBUF_BUFG |                                        | SYS_RST/sys_rst      |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/rSCL_i_1__2_n_0          | SYS_RST/sys_rst      |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/g0_b0__2_n_0                | SYS_RST/i_reg[7]     |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/rSCL_i_1__3_n_0          | SYS_RST/sys_rst      |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/rSCL_i_1_n_0             | SYS_RST/sys_rst      |                1 |              1 |
|  i_clk_IBUF_BUFG | nolabel_line114/o_led_i_1_n_0          | SYS_RST/usb_en_reg   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/rSCL_i_1__0_n_0          | SYS_RST/sys_rst      |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/rSCL_i_1__1_n_0          | SYS_RST/sys_rst      |                1 |              1 |
|  i_clk_IBUF_BUFG | USB_Handle/o_rd_i_1_n_0                | SYS_RST/sys_rst      |                1 |              1 |
|  i_clk_IBUF_BUFG | USB_Handle/i[15]_i_1_n_0               | SYS_RST/usb_en_reg   |                1 |              3 |
|  i_clk_IBUF_BUFG | nolabel_line114/i[3]_i_1__4_n_0        | SYS_RST/usb_en_reg   |                1 |              4 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/i[4]_i_1__1_n_0          | SYS_RST/Go_reg[0][0] |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/reg_addr_reg[0][0]       | SYS_RST/AR[0]        |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/i[4]_i_1_n_0             | SYS_RST/AR[0]        |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/E[0]                     | SYS_RST/AR[0]        |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/j_reg[0][0]              | SYS_RST/i_reg[7]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/reg_addr_reg[0][0]       | SYS_RST/AR[0]        |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/E[0]                     | SYS_RST/i_reg[7]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/i_reg[0]_0[0]            | SYS_RST/AR[0]        |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/E[0]                     | SYS_RST/i_reg[7]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/j_reg[0][0]              | SYS_RST/i_reg[7]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/reg_addr_reg[0][0]       | SYS_RST/AR[0]        |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/E[0]                     | SYS_RST/i_reg[7]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/j_reg[0][0]              | SYS_RST/i_reg[7]     |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/reg_addr_reg[0][0]       | SYS_RST/AR[0]        |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/i[4]_i_1__3_n_0          | SYS_RST/Go_reg[0][0] |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/E[0]                     | SYS_RST/i_reg[7]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/j_reg[0][0]              | SYS_RST/i_reg[7]     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/reg_addr_reg[0][0]       | SYS_RST/AR[0]        |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/i[4]_i_1__2_n_0          | SYS_RST/Go_reg[0][0] |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/i[4]_i_1__0_n_0          | SYS_RST/Go_reg[0][0] |                4 |              5 |
|  i_clk_IBUF_BUFG |                                        | i_rst_IBUF           |                2 |              6 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/D_NOT_OUT1[7]_i_1__0_n_0 | SYS_RST/usb_en_reg   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/D_NOT_OUT1[7]_i_1__1_n_0 | SYS_RST/usb_en_reg   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/g0_b0__2_n_0                | SYS_RST/AR[0]        |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/D_NOT_OUT1[7]_i_1__2_n_0 | SYS_RST/usb_en_reg   |                4 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/D_NOT_OUT1[7]_i_1__3_n_0 | SYS_RST/usb_en_reg   |                4 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/D_NOT_OUT1[7]_i_1_n_0    | SYS_RST/usb_en_reg   |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/g0_b0_n_0                   | SYS_RST/i_reg[7]     |                1 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/g0_b0__3_n_0                | SYS_RST/AR[0]        |                2 |              8 |
|  i_clk_IBUF_BUFG | USB_Handle/data[7]_i_1_n_0             | SYS_RST/i_reg[7]     |                3 |              8 |
|  i_clk_IBUF_BUFG | USB_Handle/r_data[7]_i_1_n_0           | SYS_RST/usb_en_reg   |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/g0_b0__1_n_0                | SYS_RST/i_reg[7]     |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/g0_b0__0_n_0                | SYS_RST/i_reg[7]     |                2 |              8 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/C1[9]_i_1__0_n_0         | SYS_RST/Go_reg[0][0] |                7 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/C1[9]_i_1_n_0            | SYS_RST/AR[0]        |                8 |             10 |
|  i_clk_IBUF_BUFG |                                        | SYS_RST/i_reg[7]     |               10 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/C1[9]_i_1__1_n_0         | SYS_RST/Go_reg[0][0] |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/C1[9]_i_1__2_n_0         | SYS_RST/Go_reg[0][0] |                8 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/C1[9]_i_1__3_n_0         | SYS_RST/usb_en_reg   |                7 |             10 |
|  i_clk_IBUF_BUFG |                                        | SYS_RST/usb_en_reg   |               10 |             12 |
|  i_clk_IBUF_BUFG | nolabel_line114/j[3]_i_1_n_0           | SYS_RST/usb_en_reg   |                5 |             12 |
|  i_clk_IBUF_BUFG | USB_Handle/i[15]_i_1_n_0               | SYS_RST/i_reg[7]     |                4 |             13 |
|  i_clk_IBUF_BUFG | USB_Handle/j[15]_i_1_n_0               | SYS_RST/usb_en_reg   |                5 |             16 |
|  i_clk_IBUF_BUFG |                                        | SYS_RST/AR[0]        |               14 |             36 |
|  i_clk_IBUF_BUFG |                                        | SYS_RST/Go_reg[0][0] |               28 |             51 |
+------------------+----------------------------------------+----------------------+------------------+----------------+


