Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fce676d767024e0292f5f0eb2740a2e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SimCA_behav xil_defaultlib.SimCA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beh of entity xil_defaultlib.FA [fa_default]
Compiling architecture struct of entity xil_defaultlib.CarrySelGen [carryselgen_default]
Compiling architecture behavioral of entity xil_defaultlib.simca
Built simulation snapshot SimCA_behav
