
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125271                       # Number of seconds simulated
sim_ticks                                125270719161                       # Number of ticks simulated
final_tick                               1266906054792                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66781                       # Simulator instruction rate (inst/s)
host_op_rate                                    87024                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3649037                       # Simulator tick rate (ticks/s)
host_mem_usage                               16905504                       # Number of bytes of host memory used
host_seconds                                 34329.81                       # Real time elapsed on the host
sim_insts                                  2292583511                       # Number of instructions simulated
sim_ops                                    2987511990                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1263744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       244224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1511552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       562816                       # Number of bytes written to this memory
system.physmem.bytes_written::total            562816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9873                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1908                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11809                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4397                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4397                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14305                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10088104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14305                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      1949570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                12066283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14305                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14305                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28610                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4492798                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4492798                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4492798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14305                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10088104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14305                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      1949570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16559081                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150385018                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22306140                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19547444                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1742359                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11042494                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10771517                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552603                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54334                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117632352                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123981390                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22306140                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12324120                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25229773                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5692974                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1854079                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13407567                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095223                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148656658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123426885     83.03%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270727      0.85%     83.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2330179      1.57%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946809      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3562778      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3859928      2.60%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          846889      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662492      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10749971      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148656658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148327                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.824426                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116754262                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2924995                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25016897                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25222                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3935274                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399557                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139944444                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3935274                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117221465                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1334092                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       783998                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24563311                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       818511                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138962198                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89902                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       481883                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184565897                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630523565                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630523565                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35669726                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19851                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9930                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2641519                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23114800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491207                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81375                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000869                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137334166                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19852                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129009505                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103787                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22775145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48973285                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148656658                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867835                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478535                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94959599     63.88%     63.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21874672     14.71%     78.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10966638      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7210745      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509657      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880154      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1738849      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       433922      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82422      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148656658                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         321889     59.84%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135325     25.16%     85.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80705     15.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101857424     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082065      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21601489     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458606      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129009505                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.857861                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             537919                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004170                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407317374                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160129466                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126086578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129547424                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240691                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4184729                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137852                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3935274                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         882007                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        50978                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137354018                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23114800                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491207                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9930                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       841095                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1878406                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127623091                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21268772                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386414                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25727191                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19654436                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458419                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.848642                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126199582                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126086578                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72825038                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172962883                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.838425                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421044                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23743326                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1747114                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144721384                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.785037                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660606                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102506803     70.83%     70.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16390421     11.33%     82.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11841935      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648863      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013046      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068723      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4457867      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902103      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1891623      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144721384                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1891623                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280184673                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278645183                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1728360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.503850                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.503850                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.664960                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.664960                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590360291                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165663954                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146741540                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150385018                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25309145                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20525570                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2161192                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10269008                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9732552                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2720998                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99839                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110524280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138421592                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25309145                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12453550                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30461638                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7046494                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2735929                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12911884                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1697756                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148579597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118117959     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2143281      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3925553      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3562893      2.40%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2272972      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1847233      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1077706      0.73%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1124113      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14507887      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148579597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168296                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.920448                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109405926                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4199556                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30068183                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50908                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4855023                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4376195                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2712                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     167487070                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        21202                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4855023                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110287479                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1140682                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1810196                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29217172                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1269043                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     165614192                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        240835                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       547965                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    234268911                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    771201775                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    771201775                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    185356267                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48912609                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36501                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18251                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4556845                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15692967                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7786819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88794                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1743278                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162474226                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36501                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150939999                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169326                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28548694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62725023                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148579597                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015886                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560868                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85361978     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26013119     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13675456      9.20%     84.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7912734      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8757524      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3246641      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2885477      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       551741      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       174927      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148579597                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         603435     68.79%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        124973     14.25%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148832     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127111745     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2136111      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18250      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13926235      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7747658      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150939999                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.003690                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             877240                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005812                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    451506160                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    191059650                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147631952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151817239                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       290992                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3609705                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132367                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4855023                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         736945                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113114                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162510728                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63856                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15692967                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7786819                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18251                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         98229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          229                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1206467                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1208095                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2414562                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148453057                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13376745                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2486941                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21123993                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21122747                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7747248                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.987153                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147766669                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147631952                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86134563                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241942718                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.981693                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356012                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107951471                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132919925                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29591261                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2185860                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143724574                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924824                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89044964     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25332221     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12583548      8.76%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4277581      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5272039      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1845751      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1300446      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1075914      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2992110      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143724574                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107951471                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132919925                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19737711                       # Number of memory references committed
system.switch_cpus1.commit.loads             12083259                       # Number of loads committed
system.switch_cpus1.commit.membars              18250                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19185819                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119750423                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2741532                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2992110                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           303243650                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          329877595                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1805421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107951471                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132919925                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107951471                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.393080                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.393080                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.717834                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.717834                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       668447072                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206646029                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156071643                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36500                       # number of misc regfile writes
system.l20.replacements                          9887                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303653                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42655                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.118814                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4987.174606                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.973925                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4946.070870                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.388622                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22819.391977                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152196                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.150942                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696393                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39687                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39687                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14372                       # number of Writeback hits
system.l20.Writeback_hits::total                14372                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39687                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39687                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39687                       # number of overall hits
system.l20.overall_hits::total                  39687                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9873                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9887                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9873                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9887                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9873                       # number of overall misses
system.l20.overall_misses::total                 9887                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3387848                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2367693695                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2371081543                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3387848                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2367693695                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2371081543                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3387848                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2367693695                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2371081543                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49560                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49574                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14372                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14372                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49560                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49574                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49560                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49574                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199213                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199439                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199213                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199439                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199213                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199439                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 241989.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 239815.020257                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 239818.098817                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 241989.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 239815.020257                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 239818.098817                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 241989.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 239815.020257                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 239818.098817                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2609                       # number of writebacks
system.l20.writebacks::total                     2609                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9873                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9887                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9873                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9887                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9873                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9887                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2547518                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1775313615                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1777861133                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2547518                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1775313615                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1777861133                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2547518                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1775313615                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1777861133                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199213                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199439                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199213                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199439                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199213                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199439                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181965.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 179815.012154                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 179818.057348                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 181965.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 179815.012154                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 179818.057348                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 181965.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 179815.012154                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 179818.057348                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1922                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          511225                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34690                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.736956                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6300.683124                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997226                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   938.907231                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            90.709443                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25423.702976                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.192282                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.028653                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002768                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.775870                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40051                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40051                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12085                       # number of Writeback hits
system.l21.Writeback_hits::total                12085                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40051                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40051                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40051                       # number of overall hits
system.l21.overall_hits::total                  40051                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1908                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1922                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1908                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1922                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1908                       # number of overall misses
system.l21.overall_misses::total                 1922                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3781173                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    553217253                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      556998426                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3781173                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    553217253                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       556998426                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3781173                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    553217253                       # number of overall miss cycles
system.l21.overall_miss_latency::total      556998426                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41959                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41973                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12085                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12085                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41959                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41973                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41959                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41973                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.045473                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.045791                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.045473                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.045791                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.045473                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.045791                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 270083.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 289946.149371                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 289801.470343                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 270083.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 289946.149371                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 289801.470343                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 270083.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 289946.149371                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 289801.470343                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1788                       # number of writebacks
system.l21.writebacks::total                     1788                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1908                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1922                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1908                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1922                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1908                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1922                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2941888                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    438610982                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    441552870                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2941888                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    438610982                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    441552870                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2941888                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    438610982                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    441552870                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.045473                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.045791                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.045473                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.045791                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.045473                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.045791                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 210134.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 229879.969602                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 229736.144641                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 210134.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 229879.969602                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 229736.144641                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 210134.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 229879.969602                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 229736.144641                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.973919                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013439664                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873271.097967                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.973919                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022394                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866945                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13407550                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13407550                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13407550                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13407550                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13407550                       # number of overall hits
system.cpu0.icache.overall_hits::total       13407550                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4423853                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4423853                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4423853                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4423853                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4423853                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4423853                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13407567                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13407567                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13407567                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13407567                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13407567                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13407567                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 260226.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 260226.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 260226.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 260226.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 260226.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 260226.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3504048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3504048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3504048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3504048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3504048                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3504048                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 250289.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 250289.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49560                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245031547                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49816                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4918.731873                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.309660                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.690340                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825428                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174572                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19248785                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19248785                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23582277                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23582277                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23582277                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23582277                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176245                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176245                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176245                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176245                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176245                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176245                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21428399425                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21428399425                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21428399425                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21428399425                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21428399425                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21428399425                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19425030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19425030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23758522                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23758522                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23758522                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23758522                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009073                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009073                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007418                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007418                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007418                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007418                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 121583.020369                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 121583.020369                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 121583.020369                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 121583.020369                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 121583.020369                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 121583.020369                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14372                       # number of writebacks
system.cpu0.dcache.writebacks::total            14372                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       126685                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       126685                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       126685                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       126685                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       126685                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       126685                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49560                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49560                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49560                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49560                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49560                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49560                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5035137291                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5035137291                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5035137291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5035137291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5035137291                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5035137291                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 101596.797639                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101596.797639                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 101596.797639                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 101596.797639                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 101596.797639                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 101596.797639                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997219                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097551553                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370521.712743                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997219                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12911869                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12911869                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12911869                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12911869                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12911869                       # number of overall hits
system.cpu1.icache.overall_hits::total       12911869                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4273848                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4273848                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4273848                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4273848                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4273848                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4273848                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12911884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12911884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12911884                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12911884                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12911884                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12911884                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 284923.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 284923.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 284923.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 284923.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 284923.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 284923.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3903573                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3903573                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3903573                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3903573                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3903573                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3903573                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 278826.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 278826.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 278826.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 278826.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 278826.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 278826.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41959                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182273673                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42215                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4317.746607                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.648898                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.351102                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908785                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091215                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10062200                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10062200                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7618530                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7618530                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18251                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18251                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18250                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18250                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17680730                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17680730                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17680730                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17680730                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127064                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127064                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127064                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127064                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127064                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12542341000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12542341000                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12542341000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12542341000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12542341000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12542341000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10189264                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10189264                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7618530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7618530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17807794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17807794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17807794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17807794                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012470                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007135                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007135                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007135                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007135                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98708.847510                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98708.847510                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98708.847510                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98708.847510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98708.847510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98708.847510                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12085                       # number of writebacks
system.cpu1.dcache.writebacks::total            12085                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85105                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85105                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85105                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85105                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85105                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85105                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41959                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41959                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41959                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41959                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41959                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41959                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3178055186                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3178055186                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3178055186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3178055186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3178055186                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3178055186                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75741.919159                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75741.919159                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 75741.919159                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75741.919159                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 75741.919159                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75741.919159                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
