==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'maxpool/max_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.605 ; gain = 93.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.605 ; gain = 93.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.605 ; gain = 93.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.605 ; gain = 93.160
INFO: [HLS 200-489] Unrolling loop 'Row_Loop' (maxpool/max_pool.cpp:14) in function 'max_pool' completely with a factor of 13.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.605 ; gain = 93.160
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.605 ; gain = 93.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.693 seconds; current allocated memory: 110.707 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 40 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 113.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pool_fcmp_32ns_32ns_1_2_1' to 'max_pool_fcmp_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_fcmp_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 117.819 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 193.973 ; gain = 102.527
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool.
INFO: [HLS 200-112] Total elapsed time: 11.337 seconds; peak allocated memory: 117.819 MB.
