$date
	Sun Oct 23 04:07:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#436855
b111 !
1"
#436858
b111 &
b111 %
1$
#436859
0"
#436862
b10110 &
b10110 %
#436866
b1011 &
b1011 %
#436870
b100010 &
b100010 %
#436874
b10001 &
b10001 %
#436878
b110100 &
b110100 %
#436882
b11010 &
b11010 %
#436886
b1101 &
b1101 %
#436890
b101000 &
b101000 %
#436894
b10100 &
b10100 %
#436898
b1010 &
b1010 %
#436902
b101 &
b101 %
#436906
b10000 &
b10000 %
#436910
b1000 &
b1000 %
#436914
b100 &
b100 %
#436918
b10 &
b10 %
#436922
b1 &
b1 %
1#
#436926
b0 &
0#
b0 %
0$
#1475214
b1010 &
b1010 %
1$
b1010 !
1"
#1475215
0"
#1475218
b101 &
b101 %
#1475222
b10000 &
b10000 %
#1475226
b1000 &
b1000 %
#1475230
b100 &
b100 %
#1475234
b10 &
b10 %
#1475238
b1 &
1#
b1 %
#1475242
b0 &
b0 %
0#
0$
#2466121
b10001 !
1"
#2466122
b10001 &
b10001 %
1$
#2466123
0"
#2466126
b110100 &
b110100 %
#2466130
b11010 &
b11010 %
#2466134
b1101 &
b1101 %
#2466138
b101000 &
b101000 %
#2466142
b10100 &
b10100 %
#2466146
b1010 &
b1010 %
#2466150
b101 &
b101 %
#2466154
b10000 &
b10000 %
#2466158
b1000 &
b1000 %
#2466162
b100 &
b100 %
#2466166
b10 &
b10 %
#2466170
b1 &
b1 %
1#
#2466174
b0 &
0#
b0 %
0$
#4500012
