[submodule "firrtl"]
	path = firrtl
	url = https://github.com/freechipsproject/firrtl
[submodule "yosys"]
	path = yosys
	url = https://github.com/YosysHQ/yosys
	branch = dca8fb54aa625f1600e2ccb16f9763c6abfa798f
[submodule "src/main/scala/perfect"]
	path = src/main/scala/perfect
	url = https://github.com/ibm/perfect-chisel
[submodule "iverilog"]
	path = iverilog
	url = https://github.com/steveicarus/iverilog
[submodule "aes"]
    path = work/aes
    url = https://github.com/secworks/aes
