// Seed: 2901870199
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4
);
  id_6(
      .id_0(1), .id_1(1'b0), .id_2(1), .id_3(id_3)
  );
  wand id_7;
  assign id_7 = 1;
  wire id_8;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    input wand id_5,
    input tri id_6,
    input wor id_7,
    input wand id_8,
    input supply0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input wand id_12,
    output tri1 id_13,
    input wor id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_14,
      id_5,
      id_1
  );
  assign modCall_1.type_2 = 0;
endmodule
