// Seed: 3713792970
module module_0 (
    input tri  id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3
);
  always @(posedge ~1) begin : LABEL_0
    id_5 <= 1;
  end
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output wand id_2,
    output logic id_3,
    input wire id_4,
    input supply1 id_5,
    output tri id_6,
    input supply0 id_7,
    input supply0 id_8
    , id_14,
    output tri0 id_9,
    input tri id_10,
    input tri1 id_11,
    output tri1 id_12
);
  wire id_15;
  reg  id_16;
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_5
  );
  id_18 :
  assert property (@(posedge 1) id_7)
  else begin : LABEL_0
    id_3 <= id_16;
  end
  wire id_19;
endmodule
