Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Oct 28 22:30:46 2021
| Host         : mouadh-ThinkPad-W520 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: freqdiv/tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.167        0.000                      0                   55        0.254        0.000                      0                   55       39.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                76.167        0.000                      0                   55        0.254        0.000                      0                   55       39.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       76.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.167ns  (required time - arrival time)
  Source:                 freqdiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk rise@80.000ns - clk rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.766ns (23.511%)  route 2.492ns (76.489%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 84.926 - 80.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  freqdiv/count_reg[19]/Q
                         net (fo=2, routed)           0.677     6.566    freqdiv/count_reg[19]
    SLICE_X43Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  freqdiv/count[0]_i_3/O
                         net (fo=2, routed)           0.821     7.511    freqdiv/count[0]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  freqdiv/count[0]_i_1/O
                         net (fo=27, routed)          0.994     8.629    freqdiv/count[0]_i_1_n_0
    SLICE_X42Y20         FDRE                                         r  freqdiv/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    81.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.568    84.926    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  freqdiv/count_reg[0]/C
                         clock pessimism              0.429    85.355    
                         clock uncertainty           -0.035    85.320    
    SLICE_X42Y20         FDRE (Setup_fdre_C_R)       -0.524    84.796    freqdiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         84.796    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 76.167    

Slack (MET) :             76.167ns  (required time - arrival time)
  Source:                 freqdiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk rise@80.000ns - clk rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.766ns (23.511%)  route 2.492ns (76.489%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 84.926 - 80.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  freqdiv/count_reg[19]/Q
                         net (fo=2, routed)           0.677     6.566    freqdiv/count_reg[19]
    SLICE_X43Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  freqdiv/count[0]_i_3/O
                         net (fo=2, routed)           0.821     7.511    freqdiv/count[0]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  freqdiv/count[0]_i_1/O
                         net (fo=27, routed)          0.994     8.629    freqdiv/count[0]_i_1_n_0
    SLICE_X42Y20         FDRE                                         r  freqdiv/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    81.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.568    84.926    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  freqdiv/count_reg[1]/C
                         clock pessimism              0.429    85.355    
                         clock uncertainty           -0.035    85.320    
    SLICE_X42Y20         FDRE (Setup_fdre_C_R)       -0.524    84.796    freqdiv/count_reg[1]
  -------------------------------------------------------------------
                         required time                         84.796    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 76.167    

Slack (MET) :             76.167ns  (required time - arrival time)
  Source:                 freqdiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk rise@80.000ns - clk rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.766ns (23.511%)  route 2.492ns (76.489%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 84.926 - 80.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  freqdiv/count_reg[19]/Q
                         net (fo=2, routed)           0.677     6.566    freqdiv/count_reg[19]
    SLICE_X43Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  freqdiv/count[0]_i_3/O
                         net (fo=2, routed)           0.821     7.511    freqdiv/count[0]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  freqdiv/count[0]_i_1/O
                         net (fo=27, routed)          0.994     8.629    freqdiv/count[0]_i_1_n_0
    SLICE_X42Y20         FDRE                                         r  freqdiv/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    81.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.568    84.926    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  freqdiv/count_reg[2]/C
                         clock pessimism              0.429    85.355    
                         clock uncertainty           -0.035    85.320    
    SLICE_X42Y20         FDRE (Setup_fdre_C_R)       -0.524    84.796    freqdiv/count_reg[2]
  -------------------------------------------------------------------
                         required time                         84.796    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 76.167    

Slack (MET) :             76.167ns  (required time - arrival time)
  Source:                 freqdiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk rise@80.000ns - clk rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.766ns (23.511%)  route 2.492ns (76.489%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 84.926 - 80.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  freqdiv/count_reg[19]/Q
                         net (fo=2, routed)           0.677     6.566    freqdiv/count_reg[19]
    SLICE_X43Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  freqdiv/count[0]_i_3/O
                         net (fo=2, routed)           0.821     7.511    freqdiv/count[0]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  freqdiv/count[0]_i_1/O
                         net (fo=27, routed)          0.994     8.629    freqdiv/count[0]_i_1_n_0
    SLICE_X42Y20         FDRE                                         r  freqdiv/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    81.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.568    84.926    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  freqdiv/count_reg[3]/C
                         clock pessimism              0.429    85.355    
                         clock uncertainty           -0.035    85.320    
    SLICE_X42Y20         FDRE (Setup_fdre_C_R)       -0.524    84.796    freqdiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         84.796    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 76.167    

Slack (MET) :             76.306ns  (required time - arrival time)
  Source:                 freqdiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk rise@80.000ns - clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.766ns (24.573%)  route 2.351ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 84.925 - 80.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  freqdiv/count_reg[19]/Q
                         net (fo=2, routed)           0.677     6.566    freqdiv/count_reg[19]
    SLICE_X43Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  freqdiv/count[0]_i_3/O
                         net (fo=2, routed)           0.821     7.511    freqdiv/count[0]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  freqdiv/count[0]_i_1/O
                         net (fo=27, routed)          0.853     8.488    freqdiv/count[0]_i_1_n_0
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    81.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    84.925    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[4]/C
                         clock pessimism              0.429    85.354    
                         clock uncertainty           -0.035    85.319    
    SLICE_X42Y21         FDRE (Setup_fdre_C_R)       -0.524    84.795    freqdiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         84.795    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                 76.306    

Slack (MET) :             76.306ns  (required time - arrival time)
  Source:                 freqdiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk rise@80.000ns - clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.766ns (24.573%)  route 2.351ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 84.925 - 80.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  freqdiv/count_reg[19]/Q
                         net (fo=2, routed)           0.677     6.566    freqdiv/count_reg[19]
    SLICE_X43Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  freqdiv/count[0]_i_3/O
                         net (fo=2, routed)           0.821     7.511    freqdiv/count[0]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  freqdiv/count[0]_i_1/O
                         net (fo=27, routed)          0.853     8.488    freqdiv/count[0]_i_1_n_0
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    81.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    84.925    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[5]/C
                         clock pessimism              0.429    85.354    
                         clock uncertainty           -0.035    85.319    
    SLICE_X42Y21         FDRE (Setup_fdre_C_R)       -0.524    84.795    freqdiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         84.795    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                 76.306    

Slack (MET) :             76.306ns  (required time - arrival time)
  Source:                 freqdiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk rise@80.000ns - clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.766ns (24.573%)  route 2.351ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 84.925 - 80.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  freqdiv/count_reg[19]/Q
                         net (fo=2, routed)           0.677     6.566    freqdiv/count_reg[19]
    SLICE_X43Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  freqdiv/count[0]_i_3/O
                         net (fo=2, routed)           0.821     7.511    freqdiv/count[0]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  freqdiv/count[0]_i_1/O
                         net (fo=27, routed)          0.853     8.488    freqdiv/count[0]_i_1_n_0
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    81.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    84.925    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[6]/C
                         clock pessimism              0.429    85.354    
                         clock uncertainty           -0.035    85.319    
    SLICE_X42Y21         FDRE (Setup_fdre_C_R)       -0.524    84.795    freqdiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         84.795    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                 76.306    

Slack (MET) :             76.306ns  (required time - arrival time)
  Source:                 freqdiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk rise@80.000ns - clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.766ns (24.573%)  route 2.351ns (75.427%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 84.925 - 80.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  freqdiv/count_reg[19]/Q
                         net (fo=2, routed)           0.677     6.566    freqdiv/count_reg[19]
    SLICE_X43Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  freqdiv/count[0]_i_3/O
                         net (fo=2, routed)           0.821     7.511    freqdiv/count[0]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  freqdiv/count[0]_i_1/O
                         net (fo=27, routed)          0.853     8.488    freqdiv/count[0]_i_1_n_0
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    81.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    84.925    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[7]/C
                         clock pessimism              0.429    85.354    
                         clock uncertainty           -0.035    85.319    
    SLICE_X42Y21         FDRE (Setup_fdre_C_R)       -0.524    84.795    freqdiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         84.795    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                 76.306    

Slack (MET) :             76.450ns  (required time - arrival time)
  Source:                 freqdiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk rise@80.000ns - clk rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.766ns (26.119%)  route 2.167ns (73.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 84.922 - 80.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  freqdiv/count_reg[19]/Q
                         net (fo=2, routed)           0.677     6.566    freqdiv/count_reg[19]
    SLICE_X43Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  freqdiv/count[0]_i_3/O
                         net (fo=2, routed)           0.821     7.511    freqdiv/count[0]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  freqdiv/count[0]_i_1/O
                         net (fo=27, routed)          0.668     8.304    freqdiv/count[0]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  freqdiv/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    81.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    84.922    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  freqdiv/count_reg[24]/C
                         clock pessimism              0.391    85.313    
                         clock uncertainty           -0.035    85.278    
    SLICE_X42Y26         FDRE (Setup_fdre_C_R)       -0.524    84.754    freqdiv/count_reg[24]
  -------------------------------------------------------------------
                         required time                         84.754    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                 76.450    

Slack (MET) :             76.450ns  (required time - arrival time)
  Source:                 freqdiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk rise@80.000ns - clk rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.766ns (26.119%)  route 2.167ns (73.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 84.922 - 80.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  freqdiv/count_reg[19]/Q
                         net (fo=2, routed)           0.677     6.566    freqdiv/count_reg[19]
    SLICE_X43Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.690 r  freqdiv/count[0]_i_3/O
                         net (fo=2, routed)           0.821     7.511    freqdiv/count[0]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  freqdiv/count[0]_i_1/O
                         net (fo=27, routed)          0.668     8.304    freqdiv/count[0]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  freqdiv/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    81.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    83.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    84.922    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  freqdiv/count_reg[25]/C
                         clock pessimism              0.391    85.313    
                         clock uncertainty           -0.035    85.278    
    SLICE_X42Y26         FDRE (Setup_fdre_C_R)       -0.524    84.754    freqdiv/count_reg[25]
  -------------------------------------------------------------------
                         required time                         84.754    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                 76.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 freqdiv/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  freqdiv/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.740    freqdiv/count_reg_n_0_[6]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  freqdiv/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    freqdiv/count_reg[4]_i_1_n_5
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[6]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.134     1.596    freqdiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 freqdiv/tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    freqdiv/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  freqdiv/tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  freqdiv/tmp_reg/Q
                         net (fo=5, routed)           0.170     1.770    freqdiv/CLK
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  freqdiv/tmp_i_1/O
                         net (fo=1, routed)           0.000     1.815    freqdiv/tmp_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  freqdiv/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    freqdiv/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  freqdiv/tmp_reg/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.091     1.550    freqdiv/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 freqdiv/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  freqdiv/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  freqdiv/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.748    freqdiv/count_reg[22]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  freqdiv/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    freqdiv/count_reg[20]_i_1_n_5
    SLICE_X42Y25         FDRE                                         r  freqdiv/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  freqdiv/count_reg[22]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.134     1.593    freqdiv/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 freqdiv/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  freqdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  freqdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.126     1.750    freqdiv/count_reg[14]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  freqdiv/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    freqdiv/count_reg[12]_i_1_n_5
    SLICE_X42Y23         FDRE                                         r  freqdiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  freqdiv/count_reg[14]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.134     1.594    freqdiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 freqdiv/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  freqdiv/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  freqdiv/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.752    freqdiv/count_reg[10]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  freqdiv/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    freqdiv/count_reg[8]_i_1_n_5
    SLICE_X42Y22         FDRE                                         r  freqdiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.975    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  freqdiv/count_reg[10]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.134     1.596    freqdiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 freqdiv/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  freqdiv/count_reg[18]/Q
                         net (fo=3, routed)           0.138     1.761    freqdiv/count_reg[18]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  freqdiv/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    freqdiv/count_reg[16]_i_1_n_5
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  freqdiv/count_reg[18]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.134     1.593    freqdiv/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 freqdiv/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  freqdiv/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  freqdiv/count_reg[26]/Q
                         net (fo=4, routed)           0.139     1.763    freqdiv/count_reg[26]
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  freqdiv/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    freqdiv/count_reg[24]_i_1_n_5
    SLICE_X42Y26         FDRE                                         r  freqdiv/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  freqdiv/count_reg[26]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.134     1.594    freqdiv/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 freqdiv/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  freqdiv/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.740    freqdiv/count_reg_n_0_[6]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.886 r  freqdiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    freqdiv/count_reg[4]_i_1_n_4
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  freqdiv/count_reg[7]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.134     1.596    freqdiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 freqdiv/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  freqdiv/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  freqdiv/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.748    freqdiv/count_reg[22]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.894 r  freqdiv/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    freqdiv/count_reg[20]_i_1_n_4
    SLICE_X42Y25         FDRE                                         r  freqdiv/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  freqdiv/count_reg[23]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.134     1.593    freqdiv/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 freqdiv/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            freqdiv/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  freqdiv/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  freqdiv/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.752    freqdiv/count_reg[10]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.898 r  freqdiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    freqdiv/count_reg[8]_i_1_n_4
    SLICE_X42Y22         FDRE                                         r  freqdiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.975    freqdiv/clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  freqdiv/count_reg[11]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.134     1.596    freqdiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X42Y20    freqdiv/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X42Y22    freqdiv/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X42Y22    freqdiv/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X42Y23    freqdiv/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X42Y23    freqdiv/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X42Y23    freqdiv/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X42Y23    freqdiv/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X42Y24    freqdiv/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X42Y24    freqdiv/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y22    freqdiv/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y22    freqdiv/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y22    freqdiv/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y22    freqdiv/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y20    freqdiv/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y23    freqdiv/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y23    freqdiv/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y23    freqdiv/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y23    freqdiv/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y23    freqdiv/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y20    freqdiv/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y22    freqdiv/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y22    freqdiv/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y23    freqdiv/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y23    freqdiv/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y23    freqdiv/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y23    freqdiv/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y24    freqdiv/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y24    freqdiv/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X42Y24    freqdiv/count_reg[17]/C



