
---------- Begin Simulation Statistics ----------
simSeconds                                   0.021144                       # Number of seconds simulated (Second)
simTicks                                  21144284713                       # Number of ticks simulated (Tick)
finalTick                                 21144284713                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     32.72                       # Real time elapsed on the host (Second)
hostTickRate                                646279332                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8630560                       # Number of bytes of host memory used (Byte)
simInsts                                      2342642                       # Number of instructions simulated (Count)
simOps                                        4089975                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    71602                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     125008                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1585862                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.676954                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.477204                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         4948885                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2670                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        4681826                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8138                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               861546                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1495067                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 191                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1582326                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.958825                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.471156                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    392544     24.81%     24.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    165100     10.43%     35.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    180148     11.39%     46.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    219444     13.87%     60.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    165344     10.45%     70.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    154430      9.76%     80.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    138763      8.77%     89.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    100430      6.35%     95.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     66123      4.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1582326                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   84531     76.90%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     76.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     14      0.01%     76.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     76.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    111      0.10%     77.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     77.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    178      0.16%     77.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    32      0.03%     77.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     77.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     77.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     77.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   24      0.02%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     77.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  16185     14.72%     91.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7708      7.01%     98.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               726      0.66%     99.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              417      0.38%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        28562      0.61%      0.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3623713     77.40%     78.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          146      0.00%     78.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43305      0.92%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8970      0.19%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1759      0.04%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7507      0.16%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        16236      0.35%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           11      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        15800      0.34%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        15249      0.33%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3254      0.07%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       620386     13.25%     93.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       255521      5.46%     99.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        24449      0.52%     99.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        16952      0.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        4681826                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.952228                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              109927                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.023480                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 10832248                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5652147                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4515350                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    231792                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   161109                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           111029                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4646735                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       116456                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     32109                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1070                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            3536                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         673000                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        285779                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        28629                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        22869                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2043      0.40%      0.40% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         15662      3.04%      3.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        21480      4.17%      7.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1374      0.27%      7.88% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       440473     85.57%     93.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        22635      4.40%     97.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        11096      2.16%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         514763                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1810      1.39%      1.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         3015      2.31%      3.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         9461      7.24%     10.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          741      0.57%     11.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       102701     78.59%     90.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         7219      5.52%     95.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         5729      4.38%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        130676                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          382      2.10%      2.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           12      0.07%      2.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          831      4.57%      6.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          265      1.46%      8.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        14759     81.17%     89.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          668      3.67%     93.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     93.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1266      6.96%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        18183                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          233      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        12645      3.29%      3.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        12019      3.13%      6.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          633      0.16%      6.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       337769     87.94%     94.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        15415      4.01%     98.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5367      1.40%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       384081                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          233      1.54%      1.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      1.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          503      3.33%      4.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          238      1.58%      6.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        12551     83.09%     89.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          388      2.57%     92.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1192      7.89%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        15105                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       232477     45.16%     45.16% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       261418     50.78%     95.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        15661      3.04%     98.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         5207      1.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       514763                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         8861     55.24%     55.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         7026     43.80%     99.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           12      0.07%     99.11% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          142      0.89%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        16041                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            442516                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       222180                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             18183                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1851                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        10474                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          7709                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               514763                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8549                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  350601                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.681092                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2753                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           12470                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5207                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             7263                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2043      0.40%      0.40% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        15662      3.04%      3.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        21480      4.17%      7.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1374      0.27%      7.88% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       440473     85.57%     93.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        22635      4.40%     97.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        11096      2.16%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       514763                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          379      0.23%      0.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        15662      9.54%      9.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1304      0.79%     10.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1374      0.84%     11.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       133312     81.21%     92.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1035      0.63%     93.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     93.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        11096      6.76%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        164162                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          831      9.72%      9.72% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      9.72% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         7050     82.47%     92.19% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          668      7.81%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         8549                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          831      9.72%      9.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         7050     82.47%     92.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          668      7.81%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         8549                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        12470                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         5207                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         7263                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1531                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        14001                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                25869                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  25864                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              13217                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  12645                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               12645                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          848643                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2479                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16772                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1459022                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.803231                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.098435                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          483165     33.12%     33.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          287927     19.73%     52.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           98326      6.74%     59.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          162370     11.13%     70.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           30230      2.07%     72.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           14724      1.01%     73.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14666      1.01%     74.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          105162      7.21%     82.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          262452     17.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1459022                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1008                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 12652                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16059      0.39%      0.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3194426     78.10%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           91      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39362      0.96%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         7302      0.18%     79.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1712      0.04%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6810      0.17%     79.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13095      0.32%     80.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13632      0.33%     80.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        14118      0.35%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1562      0.04%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       540173     13.21%     94.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       207375      5.07%     99.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        18348      0.45%     99.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        15900      0.39%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      4089975                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        262452                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              2342642                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                4089975                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        2342642                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          4089975                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.676954                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.477204                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             781796                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              96841                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           4013572                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           558521                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          223275                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        16059      0.39%      0.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      3194426     78.10%     78.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           91      0.00%     78.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39362      0.96%     79.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         7302      0.18%     79.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     79.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1712      0.04%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6810      0.17%     79.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        13095      0.32%     80.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     80.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13632      0.33%     80.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        14118      0.35%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1562      0.04%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       540173     13.21%     94.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       207375      5.07%     99.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        18348      0.45%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        15900      0.39%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      4089975                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       384081                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       365203                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        18645                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       337769                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        46079                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        12652                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        12645                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   372659                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                474192                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    516398                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                201520                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17557                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               248505                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1701                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5158229                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  8981                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             4649714                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           420975                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          638123                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         268935                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.931979                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2263406                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2092340                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         152391                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         85355                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       5779644                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      3579641                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            907058                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1766309                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          963                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             282286                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1216647                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   38422                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  318                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3021                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    256163                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  6541                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1582326                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.432549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.500628                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   686156     43.36%     43.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    55049      3.48%     46.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    47655      3.01%     49.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    63854      4.04%     53.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   114518      7.24%     61.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    38121      2.41%     63.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    63323      4.00%     67.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    48325      3.05%     70.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   465325     29.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1582326                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               3084873                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.945234                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             514763                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.324595                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       343129                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17557                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     128417                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     5493                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                4951555                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  986                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   673000                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  285779                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1534                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2673                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1895                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            168                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8433                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10729                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19162                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  4637468                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 4626379                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3600106                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6114267                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.917265                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.588804                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            702780                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               702780                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           702780                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              702780                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          107544                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             107544                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         107544                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            107544                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  24307965618                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   24307965618                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  24307965618                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  24307965618                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        810324                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           810324                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       810324                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          810324                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.132717                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.132717                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.132717                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.132717                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 226028.096574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 226028.096574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 226028.096574                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 226028.096574                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             68                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           39                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             21                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.238095                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets              13                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           10846                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                10846                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         54816                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            54816                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        54816                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           54816                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        52728                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          52728                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        52728                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         52728                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  11402874920                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  11402874920                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  11402874920                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  11402874920                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.065070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.065070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.065070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.065070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 216258.438022                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 216258.438022                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 216258.438022                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 216258.438022                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     52729                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          435                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          435                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           69                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           69                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     14652967                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     14652967                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          504                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          504                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.136905                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.136905                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 212361.840580                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 212361.840580                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           69                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           69                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     63251752                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     63251752                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.136905                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.136905                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 916692.057971                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 916692.057971                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          504                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          504                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          504                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          504                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          487913                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             487913                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         99621                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            99621                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  22685486182                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  22685486182                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       587534                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         587534                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.169558                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.169558                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 227717.912709                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 227717.912709                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        54656                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          54656                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        44965                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        44965                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   9913272162                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   9913272162                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.076532                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.076532                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 220466.410808                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 220466.410808                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         214867                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            214867                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         7923                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            7923                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   1622479436                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   1622479436                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       222790                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        222790                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.035563                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.035563                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 204780.946106                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 204780.946106                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          160                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           160                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         7763                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         7763                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   1489602758                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   1489602758                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.034844                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.034844                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 191884.935978                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 191884.935978                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.970812                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  756522                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 52793                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 14.329968                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.970812                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999544                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999544                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              50                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               1675457                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              1675457                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            229942                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               229942                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           229942                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              229942                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           26221                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              26221                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          26221                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             26221                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   5520088661                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    5520088661                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   5520088661                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   5520088661                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        256163                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           256163                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       256163                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          256163                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.102361                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.102361                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.102361                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.102361                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 210521.668167                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 210521.668167                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 210521.668167                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 210521.668167                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          1291                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             1291                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         1291                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            1291                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        24930                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          24930                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        24930                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         24930                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   5077286398                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   5077286398                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   5077286398                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   5077286398                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.097321                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.097321                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.097321                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.097321                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 203661.708704                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 203661.708704                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 203661.708704                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 203661.708704                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     24862                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          229942                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             229942                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         26221                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            26221                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   5520088661                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   5520088661                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       256163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         256163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.102361                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.102361                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 210521.668167                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 210521.668167                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         1291                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           1291                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        24930                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        24930                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   5077286398                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   5077286398                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.097321                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.097321                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 203661.708704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 203661.708704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.929354                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  254872                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 24930                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 10.223506                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.929354                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.998896                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.998896                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              30                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              33                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                537256                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               537256                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       48693                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  114472                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  239                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 168                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  62504                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     16                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             558521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.712781                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.016529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 475934     85.21%     85.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                56341     10.09%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                24290      4.35%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1747      0.31%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  195      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               59                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               558521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  638350                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  268971                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3311                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2742                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  256516                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       771                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17557                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   443892                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  171939                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14577                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    637081                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                297280                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5083179                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 13299                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 204432                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  16776                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   9997                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              23                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            10241925                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18711706                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  6449406                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    197151                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               8471635                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1770222                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1043                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1028                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    831152                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          6126673                       # The number of ROB reads (Count)
system.cpu.rob.writes                        10000905                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2342642                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    4089975                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   101                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      5906.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     24925.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     46021.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002228483454                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           328                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           328                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               157945                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                5552                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        77718                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       10846                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      77718                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     10846                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    6772                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   4940                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  77718                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 10846                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    60326                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     9564                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      944                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       97                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     308                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     317                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     328                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     331                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     330                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     328                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     328                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          328                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      215.628049                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     138.146429                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     241.599744                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            145     44.21%     44.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           92     28.05%     72.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383           43     13.11%     85.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511           25      7.62%     92.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            9      2.74%     95.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            2      0.61%     96.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            5      1.52%     97.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            4      1.22%     99.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            1      0.30%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-2047            1      0.30%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            1      0.30%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            328                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          328                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.911585                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.905960                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.436962                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                13      3.96%      3.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 8      2.44%      6.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               302     92.07%     98.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      1.52%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            328                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   433408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  4973952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                694144                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               235238603.12673044                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               32828918.51968036                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    21143871390                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      238741.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      1595200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      2945344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       376000                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 75443554.684034019709                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 139297405.420819640160                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 17782583.100048139691                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        24925                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        52793                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        10846                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    806405932                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1669456295                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 519881199556                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     32353.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31622.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  47932989.08                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      1595200                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      3378752                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         4973952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      1595200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      1595200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       694144                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       694144                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         24925                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         52793                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            77718                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        10846                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           10846                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        75443555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       159795048                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          235238603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     75443555                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       75443555                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     32828919                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          32828919                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     32828919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       75443555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      159795048                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         268067522                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 70946                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 5875                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          6289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1674                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          6079                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          9766                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          6433                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          4410                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          5700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          4060                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2337                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1587                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         4608                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         5185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         5187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2314                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           143                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           427                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           563                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           330                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           458                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          300                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          217                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          360                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          246                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          232                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1145624727                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              354730000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2475862227                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16147.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34897.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                30657                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                5012                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             43.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        41147                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   119.465526                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    94.005081                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   125.468895                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        25821     62.75%     62.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        11767     28.60%     91.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1779      4.32%     95.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          702      1.71%     97.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          412      1.00%     98.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          215      0.52%     98.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          129      0.31%     99.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           90      0.22%     99.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          232      0.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        41147                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            4540544                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          376000                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               214.740960                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                17.782583                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.82                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                46.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        166440540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         88453860                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       285371520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       11196900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1668747600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   8685738660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    805099200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    11711048280                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    553.863535                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2015304186                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    705900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  18423080527                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        127384740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         67699005                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       221182920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       19470600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1668747600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   8494109220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    966471360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    11565065445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    546.959408                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2439394443                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    705900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  17998990270                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               69879                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         10846                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             66745                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 4                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               7844                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              7844                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          69879                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       158319                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       158319                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        74717                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        74717                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  233036                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      4072896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      4072896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      1595200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total      1595200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5668096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                5                       # Total snoops (Count)
system.membus.snoopTraffic                        320                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              77727                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.001531                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.039098                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    77608     99.85%     99.85% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      119      0.15%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                77727                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21144284713                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          2649293766                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         3576055471                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         1703672829                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         155318                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        77592                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
