forrtl: info: Fortran error message number is 29.
forrtl: warning: Could not open message catalog: for_msg.cat.
forrtl: info: Check environment variable NLSPATH and protection of /usr/lib/nls/msg/en_US.ISO8859-1/for_msg.cat.
forrtl: severe (29): Message not found
sim-cache: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ./sim-cache -redir:sim ../../test_results/wupwise_s1_a32.txt -max:inst 1000000000 -cache:dl1 dl1:1:32:32:l -cache:il1 il1:1:32:32:l -cache:dl2 dl2:1024:32:4:l -cache:il2 il2:1024:32:4:l ../benchmark/wupwise/wupwise00.peak.ev6 

sim: simulation started @ Fri Dec 12 10:15:04 2025, options follow:

sim-cache: This simulator implements a functional cache simulator.  Cache
statistics are generated for a user-selected cache and TLB configuration,
which may include up to two levels of instruction and data cache (with any
levels unified), and one level of instruction and data TLBs.  No timing
information is generated.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../../test_results/wupwise_s1_a32.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst          1000000000 # maximum number of inst's to execute
-cache:dl1       dl1:1:32:32:l # l1 data cache config, i.e., {<config>|none}
-cache:dl2       dl2:1024:32:4:l # l2 data cache config, i.e., {<config>|none}
-cache:il1       il1:1:32:32:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2       il2:1024:32:4:l # l2 instruction cache config, i.e., {<config>|dl2|none}
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-flush                  false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting functional simulation w/ caches **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...

sim: ** simulation statistics **
sim_num_insn                  48819 # total number of instructions executed
sim_num_refs                  16599 # total number of loads and stores executed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate            48819.0000 # simulation speed (in insts/sec)
il1.accesses                  48819 # total number of accesses
il1.hits                      45300 # total number of hits
il1.misses                     3519 # total number of misses
il1.replacements               3487 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0721 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0714 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
il2.accesses                   3519 # total number of accesses
il2.hits                       2301 # total number of hits
il2.misses                     1218 # total number of misses
il2.replacements                  3 # total number of replacements
il2.writebacks                    0 # total number of writebacks
il2.invalidations                 0 # total number of invalidations
il2.miss_rate                0.3461 # miss rate (i.e., misses/ref)
il2.repl_rate                0.0009 # replacement rate (i.e., repls/ref)
il2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                  19297 # total number of accesses
dl1.hits                      15692 # total number of hits
dl1.misses                     3605 # total number of misses
dl1.replacements               3573 # total number of replacements
dl1.writebacks                 2277 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1868 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1852 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.1180 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                   5882 # total number of accesses
dl2.hits                       3848 # total number of hits
dl2.misses                     2034 # total number of misses
dl2.replacements                  4 # total number of replacements
dl2.writebacks                    4 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3458 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.0007 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0007 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses                 48819 # total number of accesses
itlb.hits                     48769 # total number of hits
itlb.misses                      50 # total number of misses
itlb.replacements                 2 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                 19297 # total number of accesses
dtlb.hits                     19245 # total number of hits
dtlb.misses                      52 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0027 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  129 # total number of pages allocated
mem.page_mem                  1032k # total size of memory pages allocated
mem.ptab_misses                 211 # total first level page table misses
mem.ptab_accesses           1961742 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate

