LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY ex3_full_adder IS	
	PORT (SW: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		  LEDR: OUT STD_LOGIC_VECTOR(15 DOWNTO 0); -- red LEDs
		  LEDG: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)); -- Green LEDs
END ex3_full_adder;

ARCHITECTURE Structure OF ex3_full_adder IS
	COMPONENT test
		PORT (	A: in std_logic;
					B: in std_logic;
					Cin: in std_logic;
					X: out std_logic;
					Y: out std_logic;
					Z: out std_logic;					
					SUM: out std_logic;
					Carry: out std_logic
				 );
	END COMPONENT;

	BEGIN
		LEDR <= SW;
		DUT: test PORT MAP (SW(2),SW(1),SW(0),LEDG(4),LEDG(3),LEDG(2),LEDG(1),LEDG(0));
		
END Structure;

library ieee;
use ieee.std_logic_1164.all;

entity test is
port(	

A: in std_logic;
B: in std_logic;
Cin: in std_logic;
X: std_logic;
Y: std_logic;
Z: std_logic;
SUM: out std_logic;
Carry: out std_logic
);
end test;
  
architecture dataflow of test is
begin
   X <= A xnor B;
	SUM <= X xnor Cin;
	Y <= X and Cin;
	z <= A and Cin;
	Carry <= Y or Z;
end dataflow;