#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jan 10 11:13:01 2024
# Process ID: 21812
# Current directory: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15048 C:\Users\Dell4David\Desktop\A2S1\PCLP4_H\stanciuzip\project_1\project_1.xpr
# Log file: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/vivado.log
# Journal file: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1\vivado.jou
# Running On: DESKTOP-M8QO7FD, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1503.684 ; gain = 244.078
update_compile_order -fileset sources_1
synth_design -top AutomatRacoritoare -part xc7a12ticsg325-1L -lint 
Command: synth_design -top AutomatRacoritoare -part xc7a12ticsg325-1L -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2232.219 ; gain = 388.887
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'AutomatRacoritoare' [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd:41]
WARNING: [Synth 8-3848] Net rest_1lei_iesire in module/entity AutomatRacoritoare does not have driver. [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd:34]
WARNING: [Synth 8-3848] Net rest_5lei_iesire in module/entity AutomatRacoritoare does not have driver. [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'AutomatRacoritoare' (1#1) [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2355.141 ; gain = 511.809
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 10 11:28:46 2024
| Host         : DESKTOP-M8QO7FD running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-9 | 2            | 0        |
| RESET-2  | 2            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'rest_1lei_iesire' are not set. First unset bit index is 0. 
RTL Name 'rest_1lei_iesire', Hierarchy 'AutomatRacoritoare', File 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd', Line 34.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'rest_5lei_iesire' are not set. First unset bit index is 0. 
RTL Name 'rest_5lei_iesire', Hierarchy 'AutomatRacoritoare', File 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd', Line 35.
WARNING: [Synth 37-103] [RESET-2]Register produs_iesire_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'produs_iesire_reg', Hierarchy 'AutomatRacoritoare', File 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd', Line 50.
WARNING: [Synth 37-103] [RESET-2]Register stare_urmatoare_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'stare_urmatoare_reg', Hierarchy 'AutomatRacoritoare', File 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd', Line 50.
INFO: [Synth 37-85] Total of 4 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2355.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2358.965 ; gain = 831.398
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jan 10 11:28:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.runs/synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_AutomatRacoritoare_behav xil_defaultlib.Testbench_AutomatRacoritoare -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_AutomatRacoritoare_behav xil_defaultlib.Testbench_AutomatRacoritoare -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture mealybehavioral of entity xil_defaultlib.AutomatRacoritoare [automatracoritoare_default]
Compiling architecture tb of entity xil_defaultlib.testbench_automatracoritoare
Built simulation snapshot Testbench_AutomatRacoritoare_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_AutomatRacoritoare_behav -key {Behavioral:sim_1:Functional:Testbench_AutomatRacoritoare} -tclbatch {Testbench_AutomatRacoritoare.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Testbench_AutomatRacoritoare.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test 1 failed
Time: 120 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 2 failed
Time: 170 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 3 failed
Time: 270 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 4 failed
Time: 320 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_AutomatRacoritoare_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2358.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_AutomatRacoritoare_behav xil_defaultlib.Testbench_AutomatRacoritoare -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_AutomatRacoritoare_behav xil_defaultlib.Testbench_AutomatRacoritoare -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture mealybehavioral of entity xil_defaultlib.AutomatRacoritoare [automatracoritoare_default]
Compiling architecture tb of entity xil_defaultlib.testbench_automatracoritoare
Built simulation snapshot Testbench_AutomatRacoritoare_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_AutomatRacoritoare_behav -key {Behavioral:sim_1:Functional:Testbench_AutomatRacoritoare} -tclbatch {Testbench_AutomatRacoritoare.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Testbench_AutomatRacoritoare.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test 1 failed
Time: 120 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 2 failed
Time: 170 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 3 failed
Time: 270 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 4 failed
Time: 320 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_AutomatRacoritoare_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2358.965 ; gain = 0.000
add_bp {C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd} 82
remove_bps -file {C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd} -line 82
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
ERROR: [VRFC 10-719] formal port/generic <rest_1lei_iesire> is not declared in <automatracoritoare> [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:50]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:29]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
ERROR: [VRFC 10-719] formal port/generic <rest_1lei_iesire> is not declared in <automatracoritoare> [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:50]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:29]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
ERROR: [VRFC 10-719] formal port/generic <rest_1lei_iesire> is not declared in <automatracoritoare> [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:50]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:29]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -top AutomatRacoritoare -part xc7a12ticsg325-1L -lint 
Command: synth_design -top AutomatRacoritoare -part xc7a12ticsg325-1L -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2358.965 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'AutomatRacoritoare' [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'AutomatRacoritoare' (1#1) [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2391.277 ; gain = 32.312
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 10 11:58:24 2024
| Host         : DESKTOP-M8QO7FD running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+
| RESET-2 | 2            | 0        |
+---------+--------------+----------+


WARNING: [Synth 37-103] [RESET-2]Register produs_iesire_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'produs_iesire_reg', Hierarchy 'AutomatRacoritoare', File 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd', Line 48.
WARNING: [Synth 37-103] [RESET-2]Register stare_urmatoare_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'stare_urmatoare_reg', Hierarchy 'AutomatRacoritoare', File 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd', Line 48.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2391.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.781 ; gain = 113.816
launch_runs synth_1 -jobs 10
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jan 10 11:58:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Jan 10 11:59:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2472.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2472.781 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2472.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2790.508 ; gain = 317.727
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
ERROR: [VRFC 10-719] formal port/generic <rest_1lei_iesire> is not declared in <automatracoritoare> [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:50]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:29]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62]exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 12:06:24 2024...
 or 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a12ticsg325-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2855.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/synth/func/xsim/Testbench_AutomatRacoritoare_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/synth/func/xsim/Testbench_AutomatRacoritoare_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/synth/func/xsim/Testbench_AutomatRacoritoare_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
ERROR: [VRFC 10-719] formal port/generic <rest_1lei_iesire> is not declared in <automatracoritoare> [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:50]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:29]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/synth/func/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/synth/func/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type functional
Command: launch_simulation  -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/impl/func/xsim/Testbench_AutomatRacoritoare_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/impl/func/xsim/Testbench_AutomatRacoritoare_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/impl/func/xsim/Testbench_AutomatRacoritoare_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
ERROR: [VRFC 10-719] formal port/generic <rest_1lei_iesire> is not declared in <automatracoritoare> [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:50]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:29]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/impl/func/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/impl/func/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_design synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_AutomatRacoritoare_behav xil_defaultlib.Testbench_AutomatRacoritoare -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_AutomatRacoritoare_behav xil_defaultlib.Testbench_AutomatRacoritoare -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture mealybehavioral of entity xil_defaultlib.AutomatRacoritoare [automatracoritoare_default]
Compiling architecture tb of entity xil_defaultlib.testbench_automatracoritoare
Built simulation snapshot Testbench_AutomatRacoritoare_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_AutomatRacoritoare_behav -key {Behavioral:sim_1:Functional:Testbench_AutomatRacoritoare} -tclbatch {Testbench_AutomatRacoritoare.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Testbench_AutomatRacoritoare.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test 1 failed
Time: 120 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 2 failed
Time: 170 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 3 failed
Time: 270 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 4 failed
Time: 320 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_AutomatRacoritoare_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.957 ; gain = 31.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
ERROR: [VRFC 10-719] formal port/generic <rest_1lei_iesire> is not declared in <automatracoritoare> [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:50]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd:29]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Testbench_AutomatRacoritoare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench_AutomatRacoritoare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_AutomatRacoritoare_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sources_1/new/Proiect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AutomatRacoritoare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench_AutomatRacoritoare'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_AutomatRacoritoare_behav xil_defaultlib.Testbench_AutomatRacoritoare -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_AutomatRacoritoare_behav xil_defaultlib.Testbench_AutomatRacoritoare -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture mealybehavioral of entity xil_defaultlib.AutomatRacoritoare [automatracoritoare_default]
Compiling architecture tb of entity xil_defaultlib.testbench_automatracoritoare
Built simulation snapshot Testbench_AutomatRacoritoare_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_AutomatRacoritoare_behav -key {Behavioral:sim_1:Functional:Testbench_AutomatRacoritoare} -tclbatch {Testbench_AutomatRacoritoare.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Testbench_AutomatRacoritoare.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test 1 failed
Time: 120 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 2 failed
Time: 170 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 3 failed
Time: 270 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
Error: Test 4 failed
Time: 320 ns  Iteration: 0  Process: /Testbench_AutomatRacoritoare/line__67  File: C:/Users/Dell4David/Desktop/A2S1/PCLP4_H/stanciuzip/project_1/project_1.srcs/sim_1/new/Proiect_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_AutomatRacoritoare_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3050.738 ; gain = 2.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 12:39:47 2024...
