Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date              : Tue Jun 24 13:10:49 2025
| Host              : WD850X2TB running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xczu1cg-sbva484
| Speed File        : -1  PRODUCTION 1.30 03-25-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
BSCK-10    Warning           ISERDESE3_parallel_clock_nets                                     4           
BSCK-11    Warning           OSERDESE3_parallel_clock_nets                                     5           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      5           
TIMING-18  Warning           Missing input or output delay                                     14          
XDCB-5     Warning           Runtime inefficient way to find pin objects                       2           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                        2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (8)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: spi_1_sck (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.727        0.000                      0                18334        0.011        0.000                      0                18318       -0.164       -0.779                       5                  9145  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
  clkout0                                                                                            {0.000 3.200}        6.400           156.250         
  clkout1                                                                                            {0.000 0.800}        1.600           625.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
zmod_clk_in                                                                                          {0.000 0.800}        1.600           625.000         
  clkout0_1                                                                                          {0.000 0.800}        1.600           625.000         
    clkout0_1_DIV4_INV                                                                               {3.200 6.400}        6.400           156.250         
  clkout1_1                                                                                          {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   5.284        0.000                      0                 9729        0.011        0.000                      0                 9729        2.000        0.000                       0                  4148  
  clkout0                                                                                                  4.725        0.000                      0                   48        0.061        0.000                      0                   48        0.574        0.000                       0                    31  
  clkout1                                                                                                                                                                                                                                             -0.164       -0.779                       5                     7  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.562        0.000                      0                  992        0.020        0.000                      0                  992       24.427        0.000                       0                   479  
zmod_clk_in                                                                                                                                                                                                                                            0.080        0.000                       0                     2  
  clkout0_1                                                                                                0.727        0.000                      0                   31        0.046        0.000                      0                   31        0.000        0.000                       0                    41  
  clkout1_1                                                                                                2.735        0.000                      0                 7278        0.011        0.000                      0                 7278        1.760        0.000                       0                  4437  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1_1                                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        5.876        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clkout1_1                                                                                                 49.430        0.000                      0                    8                                                                        
clkout0_1_DIV4_INV                                                                                   clkout1_1                                                                                                  5.090        0.000                      0                   35        0.385        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clkout1_1                                                                                            clkout1_1                                                                                                  5.170        0.000                      0                  105        0.097        0.000                      0                  105  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.399        0.000                      0                  100        0.108        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.451ns (32.735%)  route 2.982ns (67.265%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 11.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.620ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.561ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4148, routed)        1.715     1.922    system_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2AWID[6])
                                                      0.701     2.623 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2AWID[6]
                         net (fo=17, routed)          1.676     4.299    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[6]
    SLICE_X0Y154         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     4.447 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_id[111]_i_7__0/O
                         net (fo=1, routed)           0.168     4.615    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_id[111]_i_7__0_n_0
    SLICE_X0Y153         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     4.713 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_id[111]_i_5__0/O
                         net (fo=1, routed)           0.110     4.823    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_id[111]_i_5__0_n_0
    SLICE_X1Y154         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.937 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_id[111]_i_4__0/O
                         net (fo=4, routed)           0.306     5.243    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_6__0
    SLICE_X2Y150         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.421 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_id[15]_i_2__0/O
                         net (fo=8, routed)           0.234     5.655    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X3Y152         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.719 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_id[15]_i_1__0/O
                         net (fo=23, routed)          0.177     5.896    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X4Y153         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     6.044 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.311     6.355    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_0_out[2]
    SLICE_X3Y153         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4148, routed)        1.526    11.693    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y153         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/C
                         clock pessimism              0.161    11.854    
                         clock uncertainty           -0.174    11.680    
    SLICE_X3Y153         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    11.638    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.638    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  5.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.072ns (43.373%)  route 0.094ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.562ns (routing 0.561ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.620ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4148, routed)        1.562     1.729    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X6Y123         FDRE                                         r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.801 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[13]/Q
                         net (fo=1, routed)           0.094     1.895    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[14]
    SLICE_X5Y122         SRLC32E                                      r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4148, routed)        1.852     2.059    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X5Y122         SRLC32E                                      r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.221     1.838    
    SLICE_X5Y122         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.046     1.884    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     PS8/MAXIGP2ACLK    n/a            3.000         10.000      7.000      PS8_X0Y0   system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 zmod_test_inst/txdata_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zmod_test_inst/txdata_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.425ns (27.663%)  route 1.111ns (72.337%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.484ns = ( 9.884 - 6.400 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.167ns (routing 0.185ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.170ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4148, routed)        1.595     1.802    zmod_test_inst/txdll_inst/axi_aclk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.696 r  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.953    zmod_test_inst/txdll_inst/clkout0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.981 r  zmod_test_inst/txdll_inst/clk0_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.167     3.148    zmod_test_inst/txdivclk
    SLICE_X25Y70         FDRE                                         r  zmod_test_inst/txdata_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.241 r  zmod_test_inst/txdata_reg[1][3]/Q
                         net (fo=2, routed)           0.670     3.911    zmod_test_inst/txdata[1]_4[3]
    SLICE_X25Y72         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203     4.114 r  zmod_test_inst/txdata_reg[1][7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.142    zmod_test_inst/txdata_reg[1][7]_i_1_n_0
    SLICE_X25Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.271 r  zmod_test_inst/txdata_reg[2][7]_i_1/O[6]
                         net (fo=1, routed)           0.413     4.684    zmod_test_inst/p_2_in__0[7]
    SLICE_X23Y73         FDRE                                         r  zmod_test_inst/txdata_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    PS8_X0Y0             PS8                          0.000     6.400 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.540    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.567 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4148, routed)        1.421     7.988    zmod_test_inst/txdll_inst/axi_aclk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.632 r  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.228     8.860    zmod_test_inst/txdll_inst/clkout0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.884 r  zmod_test_inst/txdll_inst/clk0_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.000     9.884    zmod_test_inst/txdivclk
    SLICE_X23Y73         FDRE                                         r  zmod_test_inst/txdata_reg[2][7]/C
                         clock pessimism             -0.439     9.445    
                         clock uncertainty           -0.063     9.382    
    SLICE_X23Y73         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     9.409    zmod_test_inst/txdata_reg[2][7]
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                  4.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zmod_test_inst/txdata_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zmod_test_inst/genblk1[1].OSERDESE3_txdata/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.039ns (17.443%)  route 0.185ns (82.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Net Delay (Source):      0.592ns (routing 0.097ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.730ns (routing 0.108ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4148, routed)        0.813     0.924    zmod_test_inst/txdll_inst/axi_aclk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.154 r  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.300    zmod_test_inst/txdll_inst/clkout0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  zmod_test_inst/txdll_inst/clk0_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=29, routed)          0.592     1.909    zmod_test_inst/txdivclk
    SLICE_X25Y70         FDRE                                         r  zmod_test_inst/txdata_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.948 r  zmod_test_inst/txdata_reg[1][0]/Q
                         net (fo=2, routed)           0.185     2.132    zmod_test_inst/txdata[1]_4[0]
    BITSLICE_RX_TX_X0Y62 OSERDESE3                                    r  zmod_test_inst/genblk1[1].OSERDESE3_txdata/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4148, routed)        0.913     1.051    zmod_test_inst/txdll_inst/axi_aclk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.756 r  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.922    zmod_test_inst/txdll_inst/clkout0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.941 r  zmod_test_inst/txdll_inst/clk0_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=29, routed)          0.730     1.671    zmod_test_inst/txdivclk
    BITSLICE_RX_TX_X0Y62 OSERDESE3                                    r  zmod_test_inst/genblk1[1].OSERDESE3_txdata/CLKDIV
                         clock pessimism              0.345     2.016    
    BITSLICE_RX_TX_X0Y62 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.056     2.072    zmod_test_inst/genblk1[1].OSERDESE3_txdata
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.200         6.400       3.200      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.440         3.200       1.760      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.440         3.200       1.760      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.049         0.475       0.574      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            5  Failing Endpoints,  Worst Slack       -0.164ns,  Total Violation       -0.779ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin        Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLK  n/a               1.600         1.600       0.000      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a               0.720         0.800       0.080      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a               0.720         0.800       0.080      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLK
Max Skew          Slow    OSERDESE3/CLK  OSERDESE3/CLKDIV  0.271         0.435       -0.164     BITSLICE_RX_TX_X0Y80   zmod_test_inst/genblk1[2].OSERDESE3_txdata/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.439ns (16.105%)  route 2.287ns (83.895%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.477ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.611ns (routing 0.629ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.538     5.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.611     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y104         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.343     7.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y101         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     7.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.239     8.221    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X8Y101         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     8.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.458     8.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X11Y103        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     8.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.247    10.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 14.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.213ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Net Delay (Source):      0.803ns (routing 0.319ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.355ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.736     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.803     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/Q
                         net (fo=4, routed)           0.034     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/Q[0]
    SLICE_X7Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.983     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.911     6.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism             -4.186     2.027    
    SLICE_X7Y94          FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y17  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X5Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X5Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zmod_clk_in
  To Clock:  zmod_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zmod_clk_in
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { zmod_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         1.600       0.101      BUFGCE_X0Y62  zmod_test_inst/rxdll_inst/clkin_ibuf/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       1.600       98.400     MMCM_X0Y2     zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.720         0.800       0.080      MMCM_X0Y2     zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.720         0.800       0.080      MMCM_X0Y2     zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 zmod_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            zmod_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout0_1 rise@1.600ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.395ns (48.886%)  route 0.413ns (51.114%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 4.653 - 1.600 ) 
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.185ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.170ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.481    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.509 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.288     2.797    zmod_rxclk
    SLICE_X25Y124        FDRE                                         r  zmod_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.892 r  zmod_count_reg[6]/Q
                         net (fo=1, routed)           0.297     3.189    zmod_count_reg_n_0_[6]
    SLICE_X25Y124        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.339 r  zmod_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.367    zmod_count_reg[0]_i_1_n_0
    SLICE_X25Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.390 r  zmod_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.418    zmod_count_reg[8]_i_1_n_0
    SLICE_X25Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.441 r  zmod_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.469    zmod_count_reg[16]_i_1_n_0
    SLICE_X25Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.573 r  zmod_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.032     3.605    zmod_count_reg[24]_i_1_n_12
    SLICE_X25Y127        FDRE                                         r  zmod_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      1.600     1.600 r  
    A4                                                0.000     1.600 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     1.679    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     2.248 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.288    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.288 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.590    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.614 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     3.149    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.144     3.293 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227     3.520    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.544 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.109     4.653    zmod_rxclk
    SLICE_X25Y127        FDRE                                         r  zmod_count_reg[27]/C
                         clock pessimism             -0.297     4.355    
                         clock uncertainty           -0.050     4.306    
    SLICE_X25Y127        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.333    zmod_count_reg[27]
  -------------------------------------------------------------------
                         required time                          4.333    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  0.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zmod_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            led2_blue_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.069ns (25.957%)  route 0.197ns (74.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      1.109ns (routing 0.170ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.185ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     0.648 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.688    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.990    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.014 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     1.549    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.144     1.693 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227     1.920    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.109     3.053    zmod_rxclk
    SLICE_X25Y127        FDRE                                         r  zmod_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y127        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     3.122 r  zmod_count_reg[25]/Q
                         net (fo=2, routed)           0.197     3.318    zmod_count_reg_n_0_[25]
    SLICE_X25Y118        FDRE                                         r  led2_blue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.481    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.509 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.291     2.800    zmod_rxclk
    SLICE_X25Y118        FDRE                                         r  led2_blue_reg/C
                         clock pessimism              0.419     3.220    
    SLICE_X25Y118        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     3.273    led2_blue_reg
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a            1.600         1.600       0.000      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLK
Low Pulse Width   Slow    ISERDESE3/CLK    n/a            0.720         0.800       0.080      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a            0.720         0.800       0.080      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK  0.300         0.039       0.261      BITSLICE_RX_TX_X0Y60  zmod_test_inst/genblk2[2].ISERDESE3_rxdata/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.735ns (21.197%)  route 2.733ns (78.803%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 10.142 - 6.400 ) 
    Source Clock Delay      (SCD):    3.547ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.922ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.838ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.488    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.516 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        2.031     3.547    <hidden>
    SLICE_X10Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.643 r  <hidden>
                         net (fo=64, routed)          0.813     4.456    <hidden>
    SLICE_X18Y78         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.630 r  <hidden>
                         net (fo=1, routed)           0.010     4.640    <hidden>
    SLICE_X18Y78         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     4.715 r  <hidden>
                         net (fo=1, routed)           0.000     4.715    <hidden>
    SLICE_X18Y78         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     4.742 r  <hidden>
                         net (fo=48, routed)          1.022     5.764    <hidden>
    SLICE_X14Y70         RAMD64E (Prop_A6LUT_SLICEM_RADR1_O)
                                                      0.150     5.914 r  <hidden>
                         net (fo=1, routed)           0.271     6.185    <hidden>
    SLICE_X10Y70         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.284 r  <hidden>
                         net (fo=1, routed)           0.165     6.449    <hidden>
    SLICE_X8Y71          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     6.563 r  <hidden>
                         net (fo=17, routed)          0.451     7.015    <hidden>
    SLICE_X6Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    A4                                                0.000     6.400 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     6.479    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     7.048 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.088    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.088 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.390    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.414 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     7.949    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.144     8.093 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     8.326    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.350 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.792    10.142    <hidden>
    SLICE_X6Y76          FDRE                                         r  <hidden>
                         clock pessimism             -0.291     9.850    
                         clock uncertainty           -0.058     9.792    
    SLICE_X6Y76          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     9.749    <hidden>
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  2.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E2 clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.072ns (41.379%)  route 0.102ns (58.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.818ns (routing 0.838ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.922ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     0.648 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.688    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.990    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.014 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     1.549    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.144     1.693 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     1.926    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.950 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.818     3.768    <hidden>
    SLICE_X14Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     3.840 r  <hidden>
                         net (fo=1, routed)           0.102     3.942    <hidden>
    RAMB18_X1Y24         RAMB18E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.488    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.516 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        2.154     3.671    <hidden>
    RAMB18_X1Y24         RAMB18E2                                     r  <hidden>
                         clock pessimism              0.289     3.959    
    RAMB18_X1Y24         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[13])
                                                     -0.029     3.930    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.930    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV  n/a            3.200         6.400       3.200      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV  n/a            1.440         3.200       1.760      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV  n/a            1.440         3.200       1.760      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.876ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.551ns  (logic 0.093ns (16.878%)  route 0.458ns (83.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X5Y86          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.458     0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X5Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X5Y86          FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     6.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  5.876    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack       49.430ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.597ns  (logic 0.099ns (16.583%)  route 0.498ns (83.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y84         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.498     0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X12Y84         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 49.430    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1_DIV4_INV
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 zmod_test_inst/ISERDESE3_rxsync/RX_DIV4_CLK_Q
                            (falling edge-triggered cell ISERDESE3 clocked by clkout0_1_DIV4_INV  {rise@3.200ns fall@6.400ns period=6.400ns})
  Destination:            zmod_test_inst/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout0_1_DIV4_INV fall@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.958ns (48.096%)  route 1.034ns (51.904%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 10.208 - 6.400 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.128ns (routing 0.185ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.838ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1_DIV4_INV fall edge)
                                                      0.000     0.000 f  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.481    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.509 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.128     2.637    zmod_test_inst/rxclk
    BITSLICE_RX_TX_X0Y52 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_RX_DIV2_CLK_Q)
                                                      0.257     2.894 r  zmod_test_inst/ISERDESE3_rxsync/RX_DIV2_CLK_Q
    BITSLICE_RX_TX_X0Y52 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.363     3.257 f  zmod_test_inst/ISERDESE3_rxsync/RX_DIV4_CLK_Q
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y52 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV4_CLK_Q_Q[3])
                                                      0.717     3.974 r  zmod_test_inst/ISERDESE3_rxsync/Q[3]
                         net (fo=4, routed)           0.879     4.853    zmod_test_inst/rxsync[3]
    SLICE_X20Y61         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.915 r  zmod_test_inst/shift[1]_i_2/O
                         net (fo=1, routed)           0.086     5.001    zmod_test_inst/shift[1]_i_2_n_0
    SLICE_X20Y61         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     5.180 r  zmod_test_inst/shift[1]_i_1/O
                         net (fo=1, routed)           0.069     5.249    zmod_test_inst/shift__0[1]
    SLICE_X20Y61         FDRE                                         r  zmod_test_inst/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    A4                                                0.000     6.400 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     6.479    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     7.048 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.088    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.088 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.390    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.414 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     7.949    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.144     8.093 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     8.326    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.350 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.858    10.208    zmod_test_inst/rxdivclk
    SLICE_X20Y61         FDRE                                         r  zmod_test_inst/shift_reg[1]/C
                         clock pessimism              0.283    10.490    
                         clock uncertainty           -0.178    10.313    
    SLICE_X20Y61         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.340    zmod_test_inst/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                  5.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 zmod_test_inst/genblk2[2].ISERDESE3_rxdata/RX_DIV4_CLK_Q
                            (falling edge-triggered cell ISERDESE3 clocked by clkout0_1_DIV4_INV  {rise@3.200ns fall@6.400ns period=6.400ns})
  Destination:            zmod_test_inst/rxshift_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout0_1_DIV4_INV fall@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.236ns (51.193%)  route 0.225ns (48.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.566ns (routing 0.096ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.524ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1_DIV4_INV fall edge)
                                                      0.000     0.000 f  
    A4                                                0.000     0.000 f  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 f  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 f  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.564    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.581 f  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.305     0.886    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.270     0.616 f  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.761    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.778 f  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.566     1.344    zmod_test_inst/rxclk
    BITSLICE_RX_TX_X0Y60 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_RX_DIV2_CLK_Q)
                                                      0.131     1.475 r  zmod_test_inst/genblk2[2].ISERDESE3_rxdata/RX_DIV2_CLK_Q
    BITSLICE_RX_TX_X0Y60 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.151     1.626 f  zmod_test_inst/genblk2[2].ISERDESE3_rxdata/RX_DIV4_CLK_Q
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y60 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV4_CLK_Q_Q[2])
                                                      0.236     1.862 r  zmod_test_inst/genblk2[2].ISERDESE3_rxdata/Q[2]
                         net (fo=1, routed)           0.225     2.087    zmod_test_inst/p_8_out[10]
    SLICE_X25Y69         FDRE                                         r  zmod_test_inst/rxshift_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.493 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.543    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.543 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.740    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.340     1.099    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.795     0.304 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.474    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.493 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.198     1.691    zmod_test_inst/rxdivclk
    SLICE_X25Y69         FDRE                                         r  zmod_test_inst/rxshift_reg[2][10]/C
                         clock pessimism             -0.214     1.478    
                         clock uncertainty            0.178     1.655    
    SLICE_X25Y69         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.701    zmod_test_inst/rxshift_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.096ns (9.492%)  route 0.915ns (90.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.720ns = ( 10.120 - 6.400 ) 
    Source Clock Delay      (SCD):    3.517ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.922ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.838ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.488    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.516 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        2.001     3.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X10Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.613 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.915     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X10Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    A4                                                0.000     6.400 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     6.479    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     7.048 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.088    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.088 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.390    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.414 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     7.949    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.144     8.093 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     8.326    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.350 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.770    10.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X10Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.291     9.828    
                         clock uncertainty           -0.058     9.771    
    SLICE_X10Y90         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     9.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  5.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.428%)  route 0.085ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.015ns (routing 0.470ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.524ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.564    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.581 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.305     0.886    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.270     0.616 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.765    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.782 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.015     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X12Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.085     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X8Y91          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.493 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.543    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.543 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.740    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.340     1.099    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.795     0.304 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.474    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.493 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.145     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X8Y91          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.205     1.844    
    SLICE_X8Y91          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.333ns (24.323%)  route 1.036ns (75.677%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 52.838 - 50.000 ) 
    Source Clock Delay      (SCD):    7.474ns
    Clock Pessimism Removal (CPR):    4.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.608ns (routing 0.629ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.574ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.538     5.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.608     7.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     7.573 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.254     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X10Y103        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     7.927 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.444     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y97          LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134     8.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.338     8.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X7Y94          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.964    51.429    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385    52.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X7Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.511    57.349    
                         clock uncertainty           -0.035    57.314    
    SLICE_X7Y94          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    57.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.242    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                 48.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.209ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    4.143ns
  Clock Net Delay (Source):      0.796ns (routing 0.319ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.355ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.736     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.796     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y89          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.101     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y89          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.983     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.907     6.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y89          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.143     2.066    
    SLICE_X4Y89          FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.108    





