

================================================================
== Vitis HLS Report for 'packet_handler'
================================================================
* Date:           Fri Sep  8 14:08:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        PKT_HANDLER_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  3.140 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4|  12.559 ns|  12.559 ns|    1|    1|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                          |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance         |         Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |packet_identification_U0  |packet_identification  |        1|        1|  3.100 ns|  3.100 ns|    1|    1|  yes(flp)|
        |ethernet_remover_U0       |ethernet_remover       |        2|        2|  6.279 ns|  6.279 ns|    1|    1|  yes(flp)|
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        0|     -|     3092|     1657|    -|
|Instance             |        -|     -|     3084|      994|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     6176|     2651|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+-----+-----+
    |ethernet_remover_U0       |ethernet_remover       |        0|   0|  2464|  764|    0|
    |packet_identification_U0  |packet_identification  |        0|   0|   620|  230|    0|
    +--------------------------+-----------------------+---------+----+------+-----+-----+
    |Total                     |                       |        0|   0|  3084|  994|    0|
    +--------------------------+-----------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+------+----+-----+------+------+---------+
    |       Name      | BRAM_18K|  FF  | LUT| URAM| Depth| Bits | Size:D*B|
    +-----------------+---------+------+----+-----+------+------+---------+
    |eth_level_pkt_U  |        0|  3092|   0|    -|    16|  1024|    16384|
    +-----------------+---------+------+----+-----+------+------+---------+
    |Total            |        0|  3092|   0|    0|    16|  1024|    16384|
    +-----------------+---------+------+----+-----+------+------+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|s_axis_TDATA   |   in|  512|          axis|  s_axis_V_data_V|       pointer|
|s_axis_TKEEP   |   in|   64|          axis|  s_axis_V_keep_V|       pointer|
|s_axis_TSTRB   |   in|   64|          axis|  s_axis_V_strb_V|       pointer|
|s_axis_TLAST   |   in|    1|          axis|  s_axis_V_last_V|       pointer|
|s_axis_TDEST   |   in|    3|          axis|  s_axis_V_dest_V|       pointer|
|s_axis_TVALID  |   in|    1|          axis|  s_axis_V_dest_V|       pointer|
|s_axis_TREADY  |  out|    1|          axis|  s_axis_V_dest_V|       pointer|
|m_axis_TDATA   |  out|  512|          axis|  m_axis_V_data_V|       pointer|
|m_axis_TKEEP   |  out|   64|          axis|  m_axis_V_keep_V|       pointer|
|m_axis_TSTRB   |  out|   64|          axis|  m_axis_V_strb_V|       pointer|
|m_axis_TLAST   |  out|    1|          axis|  m_axis_V_last_V|       pointer|
|m_axis_TDEST   |  out|    3|          axis|  m_axis_V_dest_V|       pointer|
|m_axis_TVALID  |  out|    1|          axis|  m_axis_V_dest_V|       pointer|
|m_axis_TREADY  |   in|    1|          axis|  m_axis_V_dest_V|       pointer|
|ap_clk         |   in|    1|  ap_ctrl_none|   packet_handler|  return value|
|ap_rst_n       |   in|    1|  ap_ctrl_none|   packet_handler|  return value|
+---------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln288 = call void @packet_identification, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i2 %pi_fsm_state, i1024 %eth_level_pkt, i2 %tdest_r" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:288]   --->   Operation 8 'call' 'call_ln288' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln288 = call void @packet_identification, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i2 %pi_fsm_state, i1024 %eth_level_pkt, i2 %tdest_r" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:288]   --->   Operation 9 'call' 'call_ln288' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [3/3] (0.00ns)   --->   "%call_ln292 = call void @ethernet_remover, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i2 %er_fsm_state, i512 %prevWord_data, i64 %prevWord_keep, i3 %prevWord_dest, i1024 %eth_level_pkt" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:292]   --->   Operation 10 'call' 'call_ln292' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.13>
ST_5 : Operation 11 [2/3] (3.13ns)   --->   "%call_ln292 = call void @ethernet_remover, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i2 %er_fsm_state, i512 %prevWord_data, i64 %prevWord_keep, i3 %prevWord_dest, i1024 %eth_level_pkt" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:292]   --->   Operation 11 'call' 'call_ln292' <Predicate = true> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 12 [1/3] (0.00ns)   --->   "%call_ln292 = call void @ethernet_remover, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i2 %er_fsm_state, i512 %prevWord_data, i64 %prevWord_keep, i3 %prevWord_dest, i1024 %eth_level_pkt" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:292]   --->   Operation 12 'call' 'call_ln292' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 13 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln280 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:280]   --->   Operation 13 'specdataflowpipeline' 'specdataflowpipeline_ln280' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 14 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @eth_level_pkt_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i1024 %eth_level_pkt, i1024 %eth_level_pkt"   --->   Operation 14 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln275 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:275]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln275 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:275]   --->   Operation 16 'specinterface' 'specinterface_ln275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %s_axis_V_data_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_V_keep_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_V_strb_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %s_axis_V_dest_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_V_dest_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln296 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 0, i1 %m_axis_V_last_V, i1 0, i3 %m_axis_V_dest_V, void @empty_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:296]   --->   Operation 30 'specaxissidechannel' 'specaxissidechannel_ln296' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln296 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 0, i1 %s_axis_V_last_V, i1 0, i3 %s_axis_V_dest_V, void @empty_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:296]   --->   Operation 31 'specaxissidechannel' 'specaxissidechannel_ln296' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln296 = ret" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:296]   --->   Operation 32 'ret' 'ret_ln296' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ s_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pi_fsm_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ eth_level_pkt]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ tdest_r]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ er_fsm_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ prevWord_data]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ prevWord_keep]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ prevWord_dest]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln288                 (call                ) [ 00000000]
call_ln292                 (call                ) [ 00000000]
specdataflowpipeline_ln280 (specdataflowpipeline) [ 00000000]
empty                      (specchannel         ) [ 00000000]
spectopmodule_ln275        (spectopmodule       ) [ 00000000]
specinterface_ln275        (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specaxissidechannel_ln296  (specaxissidechannel ) [ 00000000]
specaxissidechannel_ln296  (specaxissidechannel ) [ 00000000]
ret_ln296                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_V_dest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pi_fsm_state">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pi_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="eth_level_pkt">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_level_pkt"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tdest_r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tdest_r"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="er_fsm_state">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="er_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="prevWord_data">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="prevWord_keep">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="prevWord_dest">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_dest"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_identification"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_remover"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_level_pkt_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="grp_packet_identification_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="512" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="0" index="3" bw="64" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="0" index="5" bw="3" slack="0"/>
<pin id="87" dir="0" index="6" bw="2" slack="0"/>
<pin id="88" dir="0" index="7" bw="1024" slack="0"/>
<pin id="89" dir="0" index="8" bw="2" slack="0"/>
<pin id="90" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln288/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_ethernet_remover_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="512" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="0" index="3" bw="64" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="0" index="5" bw="3" slack="0"/>
<pin id="107" dir="0" index="6" bw="2" slack="0"/>
<pin id="108" dir="0" index="7" bw="512" slack="0"/>
<pin id="109" dir="0" index="8" bw="64" slack="0"/>
<pin id="110" dir="0" index="9" bw="3" slack="0"/>
<pin id="111" dir="0" index="10" bw="1024" slack="0"/>
<pin id="112" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln292/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="100" pin=9"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="100" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_V_data_V | {6 }
	Port: m_axis_V_keep_V | {6 }
	Port: m_axis_V_strb_V | {6 }
	Port: m_axis_V_last_V | {6 }
	Port: m_axis_V_dest_V | {6 }
	Port: pi_fsm_state | {2 }
	Port: eth_level_pkt | {3 }
	Port: tdest_r | {3 }
	Port: er_fsm_state | {4 }
	Port: prevWord_data | {4 }
	Port: prevWord_keep | {4 }
	Port: prevWord_dest | {4 }
 - Input state : 
	Port: packet_handler : s_axis_V_data_V | {2 }
	Port: packet_handler : s_axis_V_keep_V | {2 }
	Port: packet_handler : s_axis_V_strb_V | {2 }
	Port: packet_handler : s_axis_V_last_V | {2 }
	Port: packet_handler : s_axis_V_dest_V | {2 }
	Port: packet_handler : pi_fsm_state | {2 }
	Port: packet_handler : eth_level_pkt | {4 }
	Port: packet_handler : tdest_r | {3 }
	Port: packet_handler : er_fsm_state | {4 }
	Port: packet_handler : prevWord_data | {4 }
	Port: packet_handler : prevWord_keep | {4 }
	Port: packet_handler : prevWord_dest | {4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_packet_identification_fu_80 |  0.387  |   616   |    23   |
|          |   grp_ethernet_remover_fu_100   | 1.90943 |   3027  |   609   |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 | 2.29643 |   3643  |   632   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |  3643  |   632  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  3643  |   632  |
+-----------+--------+--------+--------+
