============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Nov 09 2025  05:13:19 pm
  Module:                 benes
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120107/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119970/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119457/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120309/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119965/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119455/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120150/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119808/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119453/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120334/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119823/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119451/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 5: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120474/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119847/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119447/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 6: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120281/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119943/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119445/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120394/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119939/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119443/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 8: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120315/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119815/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119439/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 9: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120385/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119845/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119434/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 10: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120050/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119924/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119432/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 11: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120166/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119819/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119094/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120454/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119917/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119423/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120010/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119793/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119401/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 14: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120350/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119840/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119399/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 15: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120372/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119838/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119138/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 16: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120104/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119835/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119397/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 17: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120224/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119832/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119395/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 18: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120046/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119868/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119394/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 19: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120244/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119872/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119179/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 20: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120127/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119855/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119391/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 21: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120374/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119674/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118996/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 22: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120391/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119870/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119304/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 23: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120368/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119946/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119389/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 24: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120095/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119464/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119388/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 25: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120455/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119660/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119003/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 26: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120054/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119654/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119385/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 27: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120390/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119493/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119384/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 28: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120076/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119905/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119382/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 29: MET (589 ps) Setup Check with Pin reg_latch_reg[3][31][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][31][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120153/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119893/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119028/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][31][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][31][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 30: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120250/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119945/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119037/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 31: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120140/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119804/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119024/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 32: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120316/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119788/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119195/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 33: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120291/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119895/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119378/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 34: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120310/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119630/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119064/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 35: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[15]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120326/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119797/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119070/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 36: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120164/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119742/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119099/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 37: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120358/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119652/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119119/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 38: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120362/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119791/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119375/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 39: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120337/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119580/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119373/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 40: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120384/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119784/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119371/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 41: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119998/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119781/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119168/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 42: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120465/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119778/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119369/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 43: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120434/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119610/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119189/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 44: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120396/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119761/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119368/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 45: MET (589 ps) Setup Check with Pin reg_latch_reg[3][30][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[15]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][30][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_802_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[15]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120425/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119783/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119034/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][30][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][30][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 46: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120015/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119647/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119013/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 47: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120288/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119657/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118956/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 48: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120435/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119771/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119442/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 49: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119977/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119959/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119422/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 50: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120278/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119767/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119418/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 51: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120236/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119506/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119362/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 52: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120388/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119756/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119360/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 53: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120141/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119661/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119209/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 54: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120242/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119753/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119356/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 55: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120081/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119934/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119355/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 56: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120178/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119685/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119353/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 57: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120359/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119744/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119351/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 58: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120282/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119717/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119349/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 59: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120355/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119740/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119232/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 60: MET (589 ps) Setup Check with Pin reg_latch_reg[3][29][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][29][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120234/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119672/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119346/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][29][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][29][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 61: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120247/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119733/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119344/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 62: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120264/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119729/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119247/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 63: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120270/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119726/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119248/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 64: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120189/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119722/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119252/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 65: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120460/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119825/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119341/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 66: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[14]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120018/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119713/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119340/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 67: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120341/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119710/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119261/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 68: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120353/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119706/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119339/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 69: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120209/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119703/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119267/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 70: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120099/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119954/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119269/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 71: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120171/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119492/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119073/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 72: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120041/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119967/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119335/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 73: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120200/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119900/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119275/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 74: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120377/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119910/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119276/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 75: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120472/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119681/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119330/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 76: MET (589 ps) Setup Check with Pin reg_latch_reg[3][28][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[14]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][28][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_803_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[14]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120476/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119678/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119328/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][28][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][28][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 77: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120194/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119575/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119292/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 78: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120389/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119841/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119410/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 79: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120064/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119822/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119322/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 80: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120108/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119839/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119321/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 81: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120110/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119865/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119336/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 82: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120409/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119846/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119318/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 83: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120117/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119854/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119316/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 84: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120165/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119826/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119367/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 85: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120432/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119821/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119197/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 86: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120262/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119673/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119312/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 87: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120162/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119857/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119309/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 88: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120203/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119634/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119307/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 89: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120176/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119874/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119305/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 90: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120191/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119875/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119303/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 91: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120445/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119901/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119416/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 92: MET (589 ps) Setup Check with Pin reg_latch_reg[3][27][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][27][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120473/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119806/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119299/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][27][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][27][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 93: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120245/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119950/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119297/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 94: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120097/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119481/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119296/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 95: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120277/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119918/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119294/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 96: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120032/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119526/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119038/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 97: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120298/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119798/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119291/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 98: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[13]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120343/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119902/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119103/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 99: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119988/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119752/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119289/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 100: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120475/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119916/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119287/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 101: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120367/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119789/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119285/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 102: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120381/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119785/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119283/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 103: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120302/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119782/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119282/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 104: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120407/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119807/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119281/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 105: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120190/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119668/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119257/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 106: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120450/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119623/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119266/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 107: MET (589 ps) Setup Check with Pin reg_latch_reg[3][26][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[13]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][26][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_804_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[13]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119996/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119776/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119278/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][26][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][26][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 108: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120086/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119477/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119274/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 109: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120289/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119844/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119347/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 110: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120101/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119886/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119268/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 111: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120415/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119931/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119096/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 112: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120280/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119768/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119263/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 113: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120112/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119765/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119260/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 114: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120123/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119521/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119043/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 115: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120468/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119757/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119258/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 116: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120156/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119877/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119256/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 117: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120172/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119741/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119219/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 118: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120174/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119479/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119428/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 119: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120257/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119748/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119207/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 120: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120313/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119745/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119228/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 121: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120169/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119687/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119214/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 122: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120356/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119739/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119245/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 123: MET (589 ps) Setup Check with Pin reg_latch_reg[3][25][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120223/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119671/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119242/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][25][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 124: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120134/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119734/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119240/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 125: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120195/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119749/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119238/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 126: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120227/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119560/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119235/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 127: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120287/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119723/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119233/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 128: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120330/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119718/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119231/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 129: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[12]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120319/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119715/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119229/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 130: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120115/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119711/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119227/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 131: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120088/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119708/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119225/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 132: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120418/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119704/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119223/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 133: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120369/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119697/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119450/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 134: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120266/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119694/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119220/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 135: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120187/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119863/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119216/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 136: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120193/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119876/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119212/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 137: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120370/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119864/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119208/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 138: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120481/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119682/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119204/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 139: MET (589 ps) Setup Check with Pin reg_latch_reg[3][24][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[12]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_805_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[12]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120075/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119679/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119201/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][24][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 140: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120002/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119777/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119402/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 141: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120096/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119511/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119124/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 142: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120401/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119817/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119398/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 143: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120065/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119859/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118974/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 144: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119974/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119834/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119396/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 145: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120177/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119851/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118983/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 146: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120138/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119677/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118995/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 147: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120147/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119818/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119390/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 148: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120151/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119669/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119000/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 149: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120344/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119667/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119387/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 150: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120228/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119810/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119194/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 151: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120144/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119898/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119383/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 152: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120126/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119505/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119031/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 153: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120286/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119800/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119051/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 154: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120173/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119763/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119448/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 155: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120336/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119796/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119377/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 156: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120217/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119794/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119415/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 157: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120444/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119564/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119376/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 158: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120366/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119790/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119374/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 159: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120143/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119820/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119313/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 160: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120379/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119786/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119372/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 161: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120198/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119596/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119175/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 162: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120405/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119737/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119370/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 163: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120218/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119620/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119200/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 164: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120322/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119802/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119048/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 165: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120024/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119775/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119002/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 166: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120094/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119836/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119198/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 167: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120034/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119772/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119366/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 168: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120479/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119856/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119431/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 169: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119985/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119474/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119365/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 170: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120092/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119828/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119315/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 171: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120116/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119805/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119409/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 172: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120122/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119759/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119361/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 173: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120447/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119894/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119358/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 174: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120142/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119751/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119357/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 175: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120121/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119700/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119217/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 176: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120043/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119960/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119354/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 177: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120273/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119755/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119348/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 178: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120087/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119766/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119319/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 179: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120146/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119735/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119345/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 180: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120259/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119731/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119342/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 181: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120049/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119724/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119343/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 182: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120327/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119720/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119253/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 183: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120440/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119705/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119338/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 184: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120199/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119692/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119045/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 185: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120056/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119911/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119332/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 186: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[9]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120084/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119862/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119042/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 187: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[9]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120091/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119883/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119325/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 188: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[9]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120100/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119913/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119311/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 189: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[9]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120102/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119837/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119317/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 190: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[9]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120283/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119684/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119333/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 191: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[9]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120113/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119848/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119320/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 192: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120293/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119829/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119230/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 193: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120413/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119852/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119359/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 194: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119989/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119824/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119314/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 195: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120158/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119816/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119310/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 196: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120464/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119665/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119104/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 197: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120167/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119814/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119306/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 198: MET (589 ps) Setup Check with Pin reg_latch_reg[3][19][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120128/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119809/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119302/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][19][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 199: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120149/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119866/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119327/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 200: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120357/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119871/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119290/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 201: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120411/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119843/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119288/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 202: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119986/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119792/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119438/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 203: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120466/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119696/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118990/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 204: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119980/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119484/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118979/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 205: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120412/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119617/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119280/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 206: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120017/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119758/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119279/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 207: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120457/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119773/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119273/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 208: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120067/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119639/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119055/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 209: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120400/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119909/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119334/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 210: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119976/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119873/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119323/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 211: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120333/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119712/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119329/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 212: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120077/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119686/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119277/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 213: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120062/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119867/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119271/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 214: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120375/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119460/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119337/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 215: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120426/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119770/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119437/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 216: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120206/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119699/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119270/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 217: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120361/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119849/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119264/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 218: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120211/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119513/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119262/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 219: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120351/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119709/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118961/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 220: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120114/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119604/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119007/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 221: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120188/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119760/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119057/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 222: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120335/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119769/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119254/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 223: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120392/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119716/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119255/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 224: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120069/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119842/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119259/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 225: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120000/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119664/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119005/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 226: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120098/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119750/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119251/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 227: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120012/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119631/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119196/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 228: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120354/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119714/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119300/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 229: MET (589 ps) Setup Check with Pin reg_latch_reg[3][20][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[10]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120308/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119727/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119249/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][20][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 230: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120205/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119695/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119250/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 231: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120230/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119743/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119244/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 232: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120159/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119780/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119246/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 233: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120239/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119736/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119241/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 234: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120263/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119732/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119239/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 235: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120185/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119728/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119237/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 236: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120131/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119799/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119234/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 237: MET (589 ps) Setup Check with Pin reg_latch_reg[3][6][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120109/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119561/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119145/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][6][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 238: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120261/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119598/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119272/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 239: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[8]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120296/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119811/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119308/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 240: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120014/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119725/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119211/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 241: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120383/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119812/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119403/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 242: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120219/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119885/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119226/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 243: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120213/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119914/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119224/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 244: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120303/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119721/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119350/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 245: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[9]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120306/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119787/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119284/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 246: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120272/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119701/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119222/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 247: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119973/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119858/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119352/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 248: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120371/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119964/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119221/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 249: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120038/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119693/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119218/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 250: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120441/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119691/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119215/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 251: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120414/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119688/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119210/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 252: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119994/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119683/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119206/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 253: MET (589 ps) Setup Check with Pin reg_latch_reg[3][16][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120456/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119680/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119202/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][16][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 254: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120078/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119651/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119191/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 255: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120037/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119932/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119159/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 256: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120055/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119644/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119187/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 257: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120462/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119640/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119185/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 258: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120207/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119635/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119184/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 259: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120003/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119626/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119180/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 260: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120241/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119536/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119177/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 261: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120461/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119514/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119199/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 262: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120192/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119936/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119173/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 263: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119981/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119615/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119170/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 264: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120072/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119611/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119205/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 265: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119972/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119608/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119167/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 266: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120124/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119666/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119165/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 267: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120030/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119601/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119164/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 268: MET (589 ps) Setup Check with Pin reg_latch_reg[3][15][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120170/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119738/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119162/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][15][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 269: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120339/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119594/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119158/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 270: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120215/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119869/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119156/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 271: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120387/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119584/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119154/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 272: MET (589 ps) Setup Check with Pin reg_latch_reg[3][21][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[10]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_807_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[10]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120125/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119525/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119363/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][21][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 273: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120197/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119581/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119152/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 274: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119983/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119576/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119150/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 275: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[7]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120304/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119571/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119148/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 276: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120040/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119566/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119146/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 277: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120345/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119558/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119236/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 278: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120360/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119922/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119143/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 279: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120246/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119554/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119141/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 280: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120312/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119860/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119139/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 281: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120321/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119548/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119243/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 282: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120212/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119663/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119135/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 283: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120471/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119538/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119133/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 284: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120021/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119534/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119130/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 285: MET (589 ps) Setup Check with Pin reg_latch_reg[3][14][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[7]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_810_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[7]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120001/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119880/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119128/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][14][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 286: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120256/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119746/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118950/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 287: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120047/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119527/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119126/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 288: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120132/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119892/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119123/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 289: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120033/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119899/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119121/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 290: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120196/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119510/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119265/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 291: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120208/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119504/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119117/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 292: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120222/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119501/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119115/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 293: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120006/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119496/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119113/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 294: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120235/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119488/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119112/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 295: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120135/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119482/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119110/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 296: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120260/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119473/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119108/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 297: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119982/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119470/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119106/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 298: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120071/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119465/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119404/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 299: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120297/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119587/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119101/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 300: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120060/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119966/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119405/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 301: MET (589 ps) Setup Check with Pin reg_latch_reg[3][13][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120129/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119958/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119097/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][13][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 302: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120338/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119951/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119092/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 303: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120363/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119947/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119091/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 304: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120380/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119940/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119089/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 305: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120323/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119935/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119087/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 306: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120080/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119930/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119085/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 307: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[6]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120059/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119926/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119083/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 308: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120039/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119544/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119080/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 309: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120240/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119702/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119420/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 310: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120437/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119707/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118947/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 311: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120225/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119801/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119072/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 312: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120451/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119689/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119419/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 313: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120416/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119942/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119424/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 314: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120175/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119547/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119068/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 315: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120136/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119475/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119066/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 316: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120480/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119698/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119063/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 317: MET (589 ps) Setup Check with Pin reg_latch_reg[3][12][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[6]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_811_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[6]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120036/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119487/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119430/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][12][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 318: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120048/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119653/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119059/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 319: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120300/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119648/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119441/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 320: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120279/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119645/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119054/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 321: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120433/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119641/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119050/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 322: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119993/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119636/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119047/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 323: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120026/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119944/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119044/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 324: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120007/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119628/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119041/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 325: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120237/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119494/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118965/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 326: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120378/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119543/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119036/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 327: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120255/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119882/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119033/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 328: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120267/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119616/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119029/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 329: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120070/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119612/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119026/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 330: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120093/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119459/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119023/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 331: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120305/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119605/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119021/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 332: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120320/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119602/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119019/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 333: MET (589 ps) Setup Check with Pin reg_latch_reg[3][11][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120331/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119850/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119017/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][11][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 334: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120342/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119595/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119015/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 335: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120329/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119586/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119010/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 336: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120204/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119884/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119009/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 337: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120083/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119577/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119008/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 338: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120431/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119572/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119004/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 339: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120453/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119568/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119001/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 340: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120073/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119559/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119425/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 341: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120258/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119555/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119435/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 342: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120252/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119937/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118992/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 343: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120005/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119549/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118989/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 344: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120152/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119545/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118987/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 345: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120201/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119539/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119406/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 346: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120477/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119881/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119408/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 347: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120161/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119528/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118980/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 348: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120184/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119518/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118976/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 349: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120027/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119512/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118973/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 350: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120009/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119507/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118970/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 351: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120220/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119903/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118968/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 352: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120229/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119497/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118966/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 353: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119995/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119490/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118964/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 354: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119990/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119483/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118960/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 355: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120160/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119476/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118958/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 356: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120269/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119471/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118953/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 357: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119978/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119466/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118949/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 358: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120290/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119461/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119075/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 359: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120120/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119779/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119456/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 360: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120318/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119961/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119454/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 361: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120155/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119955/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119452/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 362: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120340/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119952/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119449/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 363: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120352/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119948/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119446/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 364: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120382/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119774/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119444/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 365: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120402/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119938/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119440/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 366: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120082/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119831/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119436/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 367: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120395/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119927/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119433/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 368: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120463/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119887/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118998/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 369: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120254/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119747/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119172/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 370: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120157/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119889/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119326/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 371: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120074/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119606/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119301/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 372: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120295/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119690/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119379/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 373: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120068/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119879/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119458/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 374: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120421/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119531/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118994/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 375: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120249/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119719/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119161/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 376: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120181/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119906/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118963/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 377: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[3]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120417/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119655/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119192/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 378: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[3]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120044/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119649/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119190/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 379: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[3]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120430/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119646/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119188/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 380: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[3]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120011/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119642/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119186/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 381: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120420/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119675/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119183/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 382: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[3]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120022/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119637/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119193/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 383: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[3]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120016/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119632/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119182/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 384: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120008/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119629/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119181/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 385: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119997/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119624/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119178/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 386: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119991/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119542/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119176/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 387: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120139/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119908/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119324/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 388: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120253/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119621/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119174/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 389: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120265/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119618/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119171/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 390: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120274/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119613/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119331/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 391: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120020/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119609/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119169/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 392: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120311/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119619/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118957/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 393: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120119/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119590/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119166/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 394: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120118/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119762/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119213/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 395: MET (589 ps) Setup Check with Pin reg_latch_reg[3][7][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][7][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120328/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119599/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119163/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][7][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][7][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 396: MET (589 ps) Setup Check with Pin reg_latch_reg[3][6][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[3]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120422/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119658/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119160/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][6][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 397: MET (589 ps) Setup Check with Pin reg_latch_reg[3][6][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[3]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120348/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119591/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119157/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][6][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 398: MET (589 ps) Setup Check with Pin reg_latch_reg[3][6][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120226/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119925/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119142/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][6][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 399: MET (589 ps) Setup Check with Pin reg_latch_reg[3][6][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120025/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119552/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119140/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][6][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 400: MET (589 ps) Setup Check with Pin reg_latch_reg[3][6][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120137/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119550/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119137/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][6][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 401: MET (589 ps) Setup Check with Pin reg_latch_reg[3][6][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120202/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119546/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119136/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][6][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 402: MET (589 ps) Setup Check with Pin reg_latch_reg[3][6][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120386/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119540/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119134/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][6][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 403: MET (589 ps) Setup Check with Pin reg_latch_reg[3][6][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120133/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119537/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119131/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][6][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 404: MET (589 ps) Setup Check with Pin reg_latch_reg[3][6][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[3]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][6][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_814_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[3]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120085/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119532/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119129/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][6][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][6][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 405: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120419/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119529/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119127/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 406: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120423/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119888/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119125/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 407: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120429/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119519/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119122/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 408: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120028/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119515/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119120/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 409: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120459/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119508/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119118/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 410: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120442/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119912/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119116/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 411: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120052/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119499/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119114/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 412: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119999/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119730/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119203/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 413: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120019/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119485/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119111/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 414: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120233/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119478/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119109/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 415: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120045/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119472/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119107/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 416: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119979/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119467/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119105/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 417: MET (589 ps) Setup Check with Pin reg_latch_reg[3][8][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][8][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[4]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120314/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119597/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119032/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][8][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][8][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 418: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120285/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119462/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119102/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 419: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120482/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119968/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119100/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 420: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120238/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119962/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119098/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 421: MET (589 ps) Setup Check with Pin reg_latch_reg[3][5][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][5][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120154/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119957/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119095/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][5][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][5][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 422: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120090/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119953/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119093/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 423: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120130/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119949/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119412/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 424: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120376/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119941/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119090/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 425: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120399/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119562/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119088/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 426: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120406/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119933/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119417/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 427: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[2]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120467/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119928/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119084/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 428: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120035/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119923/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119082/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 429: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120449/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119524/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119078/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 430: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120148/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119498/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119076/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 431: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120317/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119907/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119079/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 432: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120307/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119662/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119074/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 433: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120292/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119659/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119071/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 434: MET (589 ps) Setup Check with Pin reg_latch_reg[3][17][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[8]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_809_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[8]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120163/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119919/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119086/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][17][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 435: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120470/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119489/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119069/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 436: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120478/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119522/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119427/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 437: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120251/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119670/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119067/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 438: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120458/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119890/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119132/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 439: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120004/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119754/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119065/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 440: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[9]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120397/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119915/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119081/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 441: MET (589 ps) Setup Check with Pin reg_latch_reg[3][4][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[2]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][4][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_815_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[2]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120243/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119896/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119062/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][4][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][4][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 442: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119971/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119656/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119060/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 443: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119984/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119650/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119058/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 444: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120179/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119491/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119056/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 445: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120031/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119643/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119053/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 446: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120275/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119633/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119061/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 447: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120013/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119638/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119049/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 448: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120439/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119969/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119046/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 449: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120066/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119803/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119380/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 450: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120216/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119468/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118954/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 451: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120231/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119625/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119039/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 452: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120186/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119503/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118972/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 453: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120365/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119622/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119035/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 454: MET (589 ps) Setup Check with Pin reg_latch_reg[3][22][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[11]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120089/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119897/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119040/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][22][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 455: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119987/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119565/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119030/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 456: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120061/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119614/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119027/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 457: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119975/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119676/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119025/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 458: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120346/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119607/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119022/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 459: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120332/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119920/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119381/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 460: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120301/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119603/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119020/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 461: MET (589 ps) Setup Check with Pin reg_latch_reg[3][3][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][3][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120324/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119833/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119018/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][3][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][3][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 462: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120183/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119853/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119400/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 463: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120349/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119593/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119014/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 464: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120105/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119589/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119011/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 465: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120393/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119583/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119407/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 466: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120410/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119579/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119413/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 467: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120403/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119813/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119386/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 468: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[1]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120469/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119574/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119006/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 469: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120053/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119570/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119411/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 470: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120424/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119600/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119077/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 471: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120398/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119563/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119421/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 472: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120221/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119921/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118999/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 473: MET (589 ps) Setup Check with Pin reg_latch_reg[3][18][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[9]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_808_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[9]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120029/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119592/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119293/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][18][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 474: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120299/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119556/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118997/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 475: MET (589 ps) Setup Check with Pin reg_latch_reg[3][0][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][0][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120446/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119585/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119016/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][0][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][0][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 476: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120408/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119553/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118993/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 477: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120436/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119551/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118991/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 478: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120248/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119956/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118988/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 479: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120428/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119541/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118986/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][2]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][2]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 480: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120271/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119827/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119392/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 481: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120325/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119878/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118985/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 482: MET (589 ps) Setup Check with Pin reg_latch_reg[3][23][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[11]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_806_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[11]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120111/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119830/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119393/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][23][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 483: MET (589 ps) Setup Check with Pin reg_latch_reg[3][2][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[1]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][2][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_816_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[1]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120103/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119533/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118982/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][2][0]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][2][0]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 484: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120051/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119530/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118981/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][15]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][15]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 485: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120079/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119795/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118978/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 486: MET (589 ps) Setup Check with Pin reg_latch_reg[3][9][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[4]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][9][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_813_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[4]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120042/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119523/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119414/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][9][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][9][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 487: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120284/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119535/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118984/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][1]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][1]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 488: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120180/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119520/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118977/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][13]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][13]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 489: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120168/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119516/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118975/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][12]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][12]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 490: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[5]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120182/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119891/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119429/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 491: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120023/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119904/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118971/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][11]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][11]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 492: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  control_bit[0]            -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120443/X                 -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119502/X                 -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118969/X                 -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][10]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][10]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 493: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120448/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119500/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118967/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][9]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][9]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 494: MET (589 ps) Setup Check with Pin reg_latch_reg[3][10][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[5]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][10][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_812_1   

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  control_bit[5]             -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120347/X                  -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119861/X                  -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119012/X                  -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][10][14]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][10][14]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 495: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120232/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119495/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g119426/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][8]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][8]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 496: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g119992/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119486/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118962/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][7]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][7]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 497: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120373/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119480/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118959/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][6]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][6]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 498: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120214/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119509/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118955/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][5]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][5]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 499: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120058/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119469/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118952/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][4]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][4]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 500: MET (589 ps) Setup Check with Pin reg_latch_reg[3][1][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) control_bit[0]
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][1][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
        Drv Adjust:+       0           50     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250           50     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-      50                  
       Input Delay:-       1                  
         Data Path:-     376                  
             Slack:=     589                  

Exceptions/Constraints:
  input_delay              1              benes.sdc_line_18_817_1   

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  control_bit[0]           -       -     R     (arrival)     32 143.0    87     0      51    (-,-) 
  g120063/X                -       S->X  R     muxi2_1x       2   4.8   133   134     185    (-,-) 
  g119463/X                -       D0->X F     muxi2_1x       2   5.0    92   113     298    (-,-) 
  g118948/X                -       D0->X F     mux2_1x        2   5.4    47   129     427    (-,-) 
  reg_latch_reg[3][1][3]/D -       -     F     sdffrq_1x      2     -     -     0     427    (-,-) 
#--------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   1024  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][1][3]/CLK <<<     -     R     sdffrq_1x   1024    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------


