

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9'
================================================================
* Date:           Tue Dec 17 08:57:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.923 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  38400024|  38400024|  0.154 sec|  0.154 sec|  38400024|  38400024|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9  |  38400022|  38400022|        27|          4|          4|  9600000|       yes|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      358|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      448|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      350|    -|
|Register             |        -|     -|     1391|      352|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|     1852|     1508|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U23  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |sparsemux_17_3_32_1_1_U25           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    |sparsemux_17_3_32_1_1_U26           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    |sparsemux_17_3_32_1_1_U27           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    |sparsemux_17_3_32_1_1_U28           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  448|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_5ns_5ns_13_4_1_U29  |mac_muladd_8ns_5ns_5ns_13_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln73_1_fu_503_p2     |         +|   0|  0|  31|          24|           1|
    |add_ln73_fu_638_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln74_1_fu_601_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln74_fu_547_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln75_fu_595_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln79_fu_762_p2       |         +|   0|  0|  17|          13|          13|
    |add_ln85_fu_756_p2       |         +|   0|  0|  17|          13|          13|
    |empty_23_fu_704_p2       |         -|   0|  0|  18|           9|           9|
    |empty_24_fu_718_p2       |         -|   0|  0|  15|           7|           8|
    |empty_fu_695_p2          |         -|   0|  0|  18|           8|           9|
    |sub_ln79_fu_747_p2       |         -|   0|  0|  17|          13|          13|
    |sub_ln85_fu_671_p2       |         -|   0|  0|  17|          13|          13|
    |and_ln73_fu_541_p2       |       and|   0|  0|   2|           1|           1|
    |cmp107_fu_575_p2         |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln73_fu_497_p2      |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln74_fu_515_p2      |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln75_fu_535_p2      |      icmp|   0|  0|  15|           8|           6|
    |or_ln74_fu_553_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln73_1_fu_644_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln73_fu_521_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln74_1_fu_567_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln74_2_fu_607_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln74_fu_559_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_fu_529_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 358|         205|         161|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |grp_fu_462_p0            |  14|          3|   32|         96|
    |grp_fu_462_p1            |  14|          3|   32|         96|
    |indvar_flatten13_fu_136  |   9|          2|   16|         32|
    |indvar_flatten26_fu_144  |   9|          2|   24|         48|
    |v2_1_address0            |  14|          3|   13|         39|
    |v2_1_address1            |  14|          3|   13|         39|
    |v2_2_address0            |  14|          3|   13|         39|
    |v2_2_address1            |  14|          3|   13|         39|
    |v2_3_address0            |  14|          3|   13|         39|
    |v2_3_address1            |  14|          3|   13|         39|
    |v2_4_address0            |  14|          3|   13|         39|
    |v2_4_address1            |  14|          3|   13|         39|
    |v2_5_address0            |  14|          3|   13|         39|
    |v2_5_address1            |  14|          3|   13|         39|
    |v2_6_address0            |  14|          3|   13|         39|
    |v2_6_address1            |  14|          3|   13|         39|
    |v2_7_address0            |  14|          3|   13|         39|
    |v2_7_address1            |  14|          3|   13|         39|
    |v2_address0              |  14|          3|   13|         39|
    |v2_address1              |  14|          3|   13|         39|
    |v3_fu_140                |   9|          2|    8|         16|
    |v4_fu_132                |   9|          2|    8|         16|
    |v5_fu_128                |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 350|         75|  340|        955|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln85_reg_1058                 |  13|   0|   13|          0|
    |add_ln85_reg_1058_pp0_iter1_reg   |  13|   0|   13|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |cmp107_reg_1023                   |   1|   0|    1|          0|
    |icmp_ln73_reg_1008                |   1|   0|    1|          0|
    |icmp_ln74_reg_1012                |   1|   0|    1|          0|
    |indvar_flatten13_fu_136           |  16|   0|   16|          0|
    |indvar_flatten26_fu_144           |  24|   0|   24|          0|
    |lshr_ln2_reg_1044                 |   5|   0|    5|          0|
    |lshr_ln3_reg_1034                 |   5|   0|    5|          0|
    |select_ln74_1_reg_1017            |   8|   0|    8|          0|
    |tmp_reg_1049                      |   1|   0|    1|          0|
    |trunc_ln73_reg_1039               |   3|   0|    3|          0|
    |trunc_ln75_reg_1027               |   3|   0|    3|          0|
    |v10_reg_1216                      |  32|   0|   32|          0|
    |v12_reg_1273                      |  32|   0|   32|          0|
    |v2_1_addr_reg_1164                |  13|   0|   13|          0|
    |v2_1_load_3_reg_1233              |  32|   0|   32|          0|
    |v2_2_addr_reg_1170                |  13|   0|   13|          0|
    |v2_2_load_3_reg_1238              |  32|   0|   32|          0|
    |v2_3_addr_reg_1176                |  13|   0|   13|          0|
    |v2_3_load_3_reg_1243              |  32|   0|   32|          0|
    |v2_4_addr_reg_1182                |  13|   0|   13|          0|
    |v2_4_load_3_reg_1248              |  32|   0|   32|          0|
    |v2_5_addr_reg_1188                |  13|   0|   13|          0|
    |v2_5_load_3_reg_1253              |  32|   0|   32|          0|
    |v2_6_addr_reg_1194                |  13|   0|   13|          0|
    |v2_6_load_3_reg_1258              |  32|   0|   32|          0|
    |v2_7_addr_reg_1200                |  13|   0|   13|          0|
    |v2_7_load_3_reg_1263              |  32|   0|   32|          0|
    |v2_addr_reg_1158                  |  13|   0|   13|          0|
    |v2_load_3_reg_1228                |  32|   0|   32|          0|
    |v3_fu_140                         |   8|   0|    8|          0|
    |v4_fu_132                         |   8|   0|    8|          0|
    |v5_fu_128                         |   8|   0|    8|          0|
    |v6_reg_1153                       |  32|   0|   32|          0|
    |v7_reg_1103                       |  32|   0|   32|          0|
    |v8_reg_1206                       |  32|   0|   32|          0|
    |v9_reg_1211                       |  32|   0|   32|          0|
    |cmp107_reg_1023                   |  64|  32|    1|          0|
    |tmp_reg_1049                      |  64|  32|    1|          0|
    |trunc_ln75_reg_1027               |  64|  32|    3|          0|
    |v2_1_addr_reg_1164                |  64|  32|   13|          0|
    |v2_2_addr_reg_1170                |  64|  32|   13|          0|
    |v2_3_addr_reg_1176                |  64|  32|   13|          0|
    |v2_4_addr_reg_1182                |  64|  32|   13|          0|
    |v2_5_addr_reg_1188                |  64|  32|   13|          0|
    |v2_6_addr_reg_1194                |  64|  32|   13|          0|
    |v2_7_addr_reg_1200                |  64|  32|   13|          0|
    |v2_addr_reg_1158                  |  64|  32|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1391| 352|  796|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9|  return value|
|v0             |   in|   32|     ap_none|                                                                   v0|        scalar|
|v1_address0    |  out|   13|   ap_memory|                                                                   v1|         array|
|v1_ce0         |  out|    1|   ap_memory|                                                                   v1|         array|
|v1_q0          |   in|   32|   ap_memory|                                                                   v1|         array|
|v1_1_address0  |  out|   13|   ap_memory|                                                                 v1_1|         array|
|v1_1_ce0       |  out|    1|   ap_memory|                                                                 v1_1|         array|
|v1_1_q0        |   in|   32|   ap_memory|                                                                 v1_1|         array|
|v1_2_address0  |  out|   13|   ap_memory|                                                                 v1_2|         array|
|v1_2_ce0       |  out|    1|   ap_memory|                                                                 v1_2|         array|
|v1_2_q0        |   in|   32|   ap_memory|                                                                 v1_2|         array|
|v1_3_address0  |  out|   13|   ap_memory|                                                                 v1_3|         array|
|v1_3_ce0       |  out|    1|   ap_memory|                                                                 v1_3|         array|
|v1_3_q0        |   in|   32|   ap_memory|                                                                 v1_3|         array|
|v1_4_address0  |  out|   13|   ap_memory|                                                                 v1_4|         array|
|v1_4_ce0       |  out|    1|   ap_memory|                                                                 v1_4|         array|
|v1_4_q0        |   in|   32|   ap_memory|                                                                 v1_4|         array|
|v1_5_address0  |  out|   13|   ap_memory|                                                                 v1_5|         array|
|v1_5_ce0       |  out|    1|   ap_memory|                                                                 v1_5|         array|
|v1_5_q0        |   in|   32|   ap_memory|                                                                 v1_5|         array|
|v1_6_address0  |  out|   13|   ap_memory|                                                                 v1_6|         array|
|v1_6_ce0       |  out|    1|   ap_memory|                                                                 v1_6|         array|
|v1_6_q0        |   in|   32|   ap_memory|                                                                 v1_6|         array|
|v1_7_address0  |  out|   13|   ap_memory|                                                                 v1_7|         array|
|v1_7_ce0       |  out|    1|   ap_memory|                                                                 v1_7|         array|
|v1_7_q0        |   in|   32|   ap_memory|                                                                 v1_7|         array|
|v2_address0    |  out|   13|   ap_memory|                                                                   v2|         array|
|v2_ce0         |  out|    1|   ap_memory|                                                                   v2|         array|
|v2_we0         |  out|    1|   ap_memory|                                                                   v2|         array|
|v2_d0          |  out|   32|   ap_memory|                                                                   v2|         array|
|v2_q0          |   in|   32|   ap_memory|                                                                   v2|         array|
|v2_address1    |  out|   13|   ap_memory|                                                                   v2|         array|
|v2_ce1         |  out|    1|   ap_memory|                                                                   v2|         array|
|v2_we1         |  out|    1|   ap_memory|                                                                   v2|         array|
|v2_d1          |  out|   32|   ap_memory|                                                                   v2|         array|
|v2_q1          |   in|   32|   ap_memory|                                                                   v2|         array|
|v2_1_address0  |  out|   13|   ap_memory|                                                                 v2_1|         array|
|v2_1_ce0       |  out|    1|   ap_memory|                                                                 v2_1|         array|
|v2_1_we0       |  out|    1|   ap_memory|                                                                 v2_1|         array|
|v2_1_d0        |  out|   32|   ap_memory|                                                                 v2_1|         array|
|v2_1_q0        |   in|   32|   ap_memory|                                                                 v2_1|         array|
|v2_1_address1  |  out|   13|   ap_memory|                                                                 v2_1|         array|
|v2_1_ce1       |  out|    1|   ap_memory|                                                                 v2_1|         array|
|v2_1_we1       |  out|    1|   ap_memory|                                                                 v2_1|         array|
|v2_1_d1        |  out|   32|   ap_memory|                                                                 v2_1|         array|
|v2_1_q1        |   in|   32|   ap_memory|                                                                 v2_1|         array|
|v2_2_address0  |  out|   13|   ap_memory|                                                                 v2_2|         array|
|v2_2_ce0       |  out|    1|   ap_memory|                                                                 v2_2|         array|
|v2_2_we0       |  out|    1|   ap_memory|                                                                 v2_2|         array|
|v2_2_d0        |  out|   32|   ap_memory|                                                                 v2_2|         array|
|v2_2_q0        |   in|   32|   ap_memory|                                                                 v2_2|         array|
|v2_2_address1  |  out|   13|   ap_memory|                                                                 v2_2|         array|
|v2_2_ce1       |  out|    1|   ap_memory|                                                                 v2_2|         array|
|v2_2_we1       |  out|    1|   ap_memory|                                                                 v2_2|         array|
|v2_2_d1        |  out|   32|   ap_memory|                                                                 v2_2|         array|
|v2_2_q1        |   in|   32|   ap_memory|                                                                 v2_2|         array|
|v2_3_address0  |  out|   13|   ap_memory|                                                                 v2_3|         array|
|v2_3_ce0       |  out|    1|   ap_memory|                                                                 v2_3|         array|
|v2_3_we0       |  out|    1|   ap_memory|                                                                 v2_3|         array|
|v2_3_d0        |  out|   32|   ap_memory|                                                                 v2_3|         array|
|v2_3_q0        |   in|   32|   ap_memory|                                                                 v2_3|         array|
|v2_3_address1  |  out|   13|   ap_memory|                                                                 v2_3|         array|
|v2_3_ce1       |  out|    1|   ap_memory|                                                                 v2_3|         array|
|v2_3_we1       |  out|    1|   ap_memory|                                                                 v2_3|         array|
|v2_3_d1        |  out|   32|   ap_memory|                                                                 v2_3|         array|
|v2_3_q1        |   in|   32|   ap_memory|                                                                 v2_3|         array|
|v2_4_address0  |  out|   13|   ap_memory|                                                                 v2_4|         array|
|v2_4_ce0       |  out|    1|   ap_memory|                                                                 v2_4|         array|
|v2_4_we0       |  out|    1|   ap_memory|                                                                 v2_4|         array|
|v2_4_d0        |  out|   32|   ap_memory|                                                                 v2_4|         array|
|v2_4_q0        |   in|   32|   ap_memory|                                                                 v2_4|         array|
|v2_4_address1  |  out|   13|   ap_memory|                                                                 v2_4|         array|
|v2_4_ce1       |  out|    1|   ap_memory|                                                                 v2_4|         array|
|v2_4_we1       |  out|    1|   ap_memory|                                                                 v2_4|         array|
|v2_4_d1        |  out|   32|   ap_memory|                                                                 v2_4|         array|
|v2_4_q1        |   in|   32|   ap_memory|                                                                 v2_4|         array|
|v2_5_address0  |  out|   13|   ap_memory|                                                                 v2_5|         array|
|v2_5_ce0       |  out|    1|   ap_memory|                                                                 v2_5|         array|
|v2_5_we0       |  out|    1|   ap_memory|                                                                 v2_5|         array|
|v2_5_d0        |  out|   32|   ap_memory|                                                                 v2_5|         array|
|v2_5_q0        |   in|   32|   ap_memory|                                                                 v2_5|         array|
|v2_5_address1  |  out|   13|   ap_memory|                                                                 v2_5|         array|
|v2_5_ce1       |  out|    1|   ap_memory|                                                                 v2_5|         array|
|v2_5_we1       |  out|    1|   ap_memory|                                                                 v2_5|         array|
|v2_5_d1        |  out|   32|   ap_memory|                                                                 v2_5|         array|
|v2_5_q1        |   in|   32|   ap_memory|                                                                 v2_5|         array|
|v2_6_address0  |  out|   13|   ap_memory|                                                                 v2_6|         array|
|v2_6_ce0       |  out|    1|   ap_memory|                                                                 v2_6|         array|
|v2_6_we0       |  out|    1|   ap_memory|                                                                 v2_6|         array|
|v2_6_d0        |  out|   32|   ap_memory|                                                                 v2_6|         array|
|v2_6_q0        |   in|   32|   ap_memory|                                                                 v2_6|         array|
|v2_6_address1  |  out|   13|   ap_memory|                                                                 v2_6|         array|
|v2_6_ce1       |  out|    1|   ap_memory|                                                                 v2_6|         array|
|v2_6_we1       |  out|    1|   ap_memory|                                                                 v2_6|         array|
|v2_6_d1        |  out|   32|   ap_memory|                                                                 v2_6|         array|
|v2_6_q1        |   in|   32|   ap_memory|                                                                 v2_6|         array|
|v2_7_address0  |  out|   13|   ap_memory|                                                                 v2_7|         array|
|v2_7_ce0       |  out|    1|   ap_memory|                                                                 v2_7|         array|
|v2_7_we0       |  out|    1|   ap_memory|                                                                 v2_7|         array|
|v2_7_d0        |  out|   32|   ap_memory|                                                                 v2_7|         array|
|v2_7_q0        |   in|   32|   ap_memory|                                                                 v2_7|         array|
|v2_7_address1  |  out|   13|   ap_memory|                                                                 v2_7|         array|
|v2_7_ce1       |  out|    1|   ap_memory|                                                                 v2_7|         array|
|v2_7_we1       |  out|    1|   ap_memory|                                                                 v2_7|         array|
|v2_7_d1        |  out|   32|   ap_memory|                                                                 v2_7|         array|
|v2_7_q1        |   in|   32|   ap_memory|                                                                 v2_7|         array|
+---------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

